#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Apr 21 16:39:06 2021
# Process ID: 13476
# Current directory: D:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.runs/design_1_cnn_fc_i50_o10_0_0_synth_1
# Command line: vivado.exe -log design_1_cnn_fc_i50_o10_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cnn_fc_i50_o10_0_0.tcl
# Log file: D:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.runs/design_1_cnn_fc_i50_o10_0_0_synth_1/design_1_cnn_fc_i50_o10_0_0.vds
# Journal file: D:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.runs/design_1_cnn_fc_i50_o10_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_cnn_fc_i50_o10_0_0.tcl -notrace
Command: synth_design -top design_1_cnn_fc_i50_o10_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 369.352 ; gain = 159.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_cnn_fc_i50_o10_0_0' [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i50_o10_0_0/synth/design_1_cnn_fc_i50_o10_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'cnn_fc_i50_o10' [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:12]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state16 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state20 bound to: 9'b100000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv4_A bound to: 4'b1010 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv4_8 bound to: 4'b1000 
	Parameter ap_const_lv4_7 bound to: 4'b0111 
	Parameter ap_const_lv4_6 bound to: 4'b0110 
	Parameter ap_const_lv4_5 bound to: 4'b0101 
	Parameter ap_const_lv4_4 bound to: 4'b0100 
	Parameter ap_const_lv4_3 bound to: 4'b0011 
	Parameter ap_const_lv4_2 bound to: 4'b0010 
	Parameter ap_const_lv6_32 bound to: 6'b110010 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv4_9 bound to: 4'b1001 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv31_0 bound to: 31'b0000000000000000000000000000000 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:144]
INFO: [Synth 8-638] synthesizing module 'cnn_fc_i50_o10_CTRL_s_axi' [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_CTRL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 12'b000000000000 
	Parameter ADDR_GIE bound to: 12'b000000000100 
	Parameter ADDR_IER bound to: 12'b000000001000 
	Parameter ADDR_ISR bound to: 12'b000000001100 
	Parameter ADDR_CTRL_DATA_0 bound to: 12'b101101000000 
	Parameter ADDR_CTRL_CTRL bound to: 12'b101101000100 
	Parameter ADDR_WEIGHT_0_BASE bound to: 12'b000100000000 
	Parameter ADDR_WEIGHT_0_HIGH bound to: 12'b000111111111 
	Parameter ADDR_WEIGHT_1_BASE bound to: 12'b001000000000 
	Parameter ADDR_WEIGHT_1_HIGH bound to: 12'b001011111111 
	Parameter ADDR_WEIGHT_2_BASE bound to: 12'b001100000000 
	Parameter ADDR_WEIGHT_2_HIGH bound to: 12'b001111111111 
	Parameter ADDR_WEIGHT_3_BASE bound to: 12'b010000000000 
	Parameter ADDR_WEIGHT_3_HIGH bound to: 12'b010011111111 
	Parameter ADDR_WEIGHT_4_BASE bound to: 12'b010100000000 
	Parameter ADDR_WEIGHT_4_HIGH bound to: 12'b010111111111 
	Parameter ADDR_WEIGHT_5_BASE bound to: 12'b011000000000 
	Parameter ADDR_WEIGHT_5_HIGH bound to: 12'b011011111111 
	Parameter ADDR_WEIGHT_6_BASE bound to: 12'b011100000000 
	Parameter ADDR_WEIGHT_6_HIGH bound to: 12'b011111111111 
	Parameter ADDR_WEIGHT_7_BASE bound to: 12'b100000000000 
	Parameter ADDR_WEIGHT_7_HIGH bound to: 12'b100011111111 
	Parameter ADDR_WEIGHT_8_BASE bound to: 12'b100100000000 
	Parameter ADDR_WEIGHT_8_HIGH bound to: 12'b100111111111 
	Parameter ADDR_WEIGHT_9_BASE bound to: 12'b101000000000 
	Parameter ADDR_WEIGHT_9_HIGH bound to: 12'b101011111111 
	Parameter ADDR_BIAS_BASE bound to: 12'b101100000000 
	Parameter ADDR_BIAS_HIGH bound to: 12'b101100111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_fc_i50_o10_CTRL_s_axi_ram' [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_CTRL_s_axi.v:1214]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 50 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnn_fc_i50_o10_CTRL_s_axi_ram' (1#1) [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_CTRL_s_axi.v:1214]
INFO: [Synth 8-638] synthesizing module 'cnn_fc_i50_o10_CTRL_s_axi_ram__parameterized0' [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_CTRL_s_axi.v:1214]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnn_fc_i50_o10_CTRL_s_axi_ram__parameterized0' (1#1) [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_CTRL_s_axi.v:1214]
INFO: [Synth 8-155] case statement is not full and has no default [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_CTRL_s_axi.v:657]
INFO: [Synth 8-256] done synthesizing module 'cnn_fc_i50_o10_CTRL_s_axi' (2#1) [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'fixed_point_mul' [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/fixed_point_mul.v:10]
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv23_0 bound to: 23'b00000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'cnn_fc_i50_o10_mubkb' [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_mubkb.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_fc_i50_o10_mubkb_MulnS_0' [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_mubkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'cnn_fc_i50_o10_mubkb_MulnS_0' (3#1) [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_mubkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'cnn_fc_i50_o10_mubkb' (4#1) [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_mubkb.v:41]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/fixed_point_mul.v:106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/fixed_point_mul.v:108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/fixed_point_mul.v:110]
INFO: [Synth 8-256] done synthesizing module 'fixed_point_mul' (5#1) [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/fixed_point_mul.v:10]
INFO: [Synth 8-638] synthesizing module 'cnn_fc_i50_o10_mucud' [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_mucud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnn_fc_i50_o10_mucud' (6#1) [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_mucud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1871]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1907]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1909]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1913]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1963]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1967]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1969]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1971]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:2099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:2105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:2135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:2137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:2139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:2141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:2143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:2149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:2151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:2153]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:2157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:2159]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:2161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:2201]
INFO: [Synth 8-256] done synthesizing module 'cnn_fc_i50_o10' (7#1) [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_cnn_fc_i50_o10_0_0' (8#1) [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i50_o10_0_0/synth/design_1_cnn_fc_i50_o10_0_0.v:57]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10_mubkb has unconnected port reset
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TKEEP[3]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TKEEP[2]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TKEEP[1]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TKEEP[0]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TSTRB[3]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TSTRB[2]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TSTRB[1]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TSTRB[0]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TUSER[1]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TUSER[0]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TLAST[0]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TID[4]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TID[3]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TID[2]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TID[1]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TID[0]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TDEST[5]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TDEST[4]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TDEST[3]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TDEST[2]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TDEST[1]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 412.211 ; gain = 202.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 412.211 ; gain = 202.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i50_o10_0_0/constraints/cnn_fc_i50_o10_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i50_o10_0_0/constraints/cnn_fc_i50_o10_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.runs/design_1_cnn_fc_i50_o10_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.runs/design_1_cnn_fc_i50_o10_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 751.086 ; gain = 1.039
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 751.086 ; gain = 541.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 751.086 ; gain = 541.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 751.086 ; gain = 541.453
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'ctrl_read_reg_1673_reg' and it is trimmed from '32' to '1' bits. [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v:1381]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_816_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_1116_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_1453_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1596_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp18_fu_1213_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp17_fu_1207_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp16_fu_1201_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp15_fu_1195_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp14_fu_1189_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp13_fu_1183_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp12_fu_1177_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp11_fu_1171_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_1165_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_last_V_fu_1608_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_876_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_870_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_864_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_858_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_852_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_846_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_840_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_834_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_828_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 751.086 ; gain = 541.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 20    
	   2 Input     23 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 268   
	               22 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 64    
+---Multipliers : 
	                32x32  Multipliers := 10    
+---RAMs : 
	               1K Bit         RAMs := 10    
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 53    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 10    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 155   
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnn_fc_i50_o10_CTRL_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module cnn_fc_i50_o10_CTRL_s_axi_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module cnn_fc_i50_o10_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module cnn_fc_i50_o10_mubkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i50_o10_mucud 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
Module cnn_fc_i50_o10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 24    
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 142   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '15' bits. [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_mubkb.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_mubkb.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_mubkb.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_mubkb.v:33]
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3331] design fixed_point_mul has unconnected port ap_rst
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TKEEP[3]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TKEEP[2]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TKEEP[1]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TKEEP[0]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TSTRB[3]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TSTRB[2]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TSTRB[1]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TSTRB[0]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TUSER[1]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TUSER[0]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TLAST[0]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TID[4]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TID[3]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TID[2]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TID[1]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TID[0]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TDEST[5]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TDEST[4]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TDEST[3]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TDEST[2]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TDEST[1]
WARNING: [Synth 8-3331] design cnn_fc_i50_o10 has unconnected port inStream_TDEST[0]
INFO: [Synth 8-3971] The signal int_weight_0/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_weight_1/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_weight_2/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_weight_3/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_weight_4/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_weight_5/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_weight_6/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_weight_7/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_weight_8/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_weight_9/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_bias/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[0]' (FDRE) to 'inst/result_9_reg_360_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[1]' (FDRE) to 'inst/result_9_reg_360_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[2]' (FDRE) to 'inst/result_9_reg_360_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[3]' (FDRE) to 'inst/result_9_reg_360_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[4]' (FDRE) to 'inst/result_9_reg_360_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[5]' (FDRE) to 'inst/result_9_reg_360_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[6]' (FDRE) to 'inst/result_9_reg_360_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[7]' (FDRE) to 'inst/result_9_reg_360_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[8]' (FDRE) to 'inst/result_9_reg_360_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[9]' (FDRE) to 'inst/result_9_reg_360_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[10]' (FDRE) to 'inst/result_9_reg_360_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[11]' (FDRE) to 'inst/result_9_reg_360_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[12]' (FDRE) to 'inst/result_9_reg_360_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[13]' (FDRE) to 'inst/result_9_reg_360_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[14]' (FDRE) to 'inst/result_9_reg_360_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[15]' (FDRE) to 'inst/result_9_reg_360_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[16]' (FDRE) to 'inst/result_9_reg_360_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[17]' (FDRE) to 'inst/result_9_reg_360_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[18]' (FDRE) to 'inst/result_9_reg_360_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[19]' (FDRE) to 'inst/result_9_reg_360_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[20]' (FDRE) to 'inst/result_9_reg_360_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[21]' (FDRE) to 'inst/result_9_reg_360_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[22]' (FDRE) to 'inst/result_9_reg_360_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[23]' (FDRE) to 'inst/result_9_reg_360_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[24]' (FDRE) to 'inst/result_9_reg_360_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[25]' (FDRE) to 'inst/result_9_reg_360_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[26]' (FDRE) to 'inst/result_9_reg_360_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[27]' (FDRE) to 'inst/result_9_reg_360_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[28]' (FDRE) to 'inst/result_9_reg_360_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[29]' (FDRE) to 'inst/result_9_reg_360_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/result_9_reg_360_reg[30]' (FDRE) to 'inst/result_9_reg_360_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\result_9_reg_360_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[0]' (FDRE) to 'inst/result_8_reg_372_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[1]' (FDRE) to 'inst/result_8_reg_372_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[2]' (FDRE) to 'inst/result_8_reg_372_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[3]' (FDRE) to 'inst/result_8_reg_372_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[4]' (FDRE) to 'inst/result_8_reg_372_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[5]' (FDRE) to 'inst/result_8_reg_372_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[6]' (FDRE) to 'inst/result_8_reg_372_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[7]' (FDRE) to 'inst/result_8_reg_372_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[8]' (FDRE) to 'inst/result_8_reg_372_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[9]' (FDRE) to 'inst/result_8_reg_372_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[10]' (FDRE) to 'inst/result_8_reg_372_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[11]' (FDRE) to 'inst/result_8_reg_372_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[12]' (FDRE) to 'inst/result_8_reg_372_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[13]' (FDRE) to 'inst/result_8_reg_372_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[14]' (FDRE) to 'inst/result_8_reg_372_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[15]' (FDRE) to 'inst/result_8_reg_372_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[16]' (FDRE) to 'inst/result_8_reg_372_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[17]' (FDRE) to 'inst/result_8_reg_372_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[18]' (FDRE) to 'inst/result_8_reg_372_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[19]' (FDRE) to 'inst/result_8_reg_372_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[20]' (FDRE) to 'inst/result_8_reg_372_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[21]' (FDRE) to 'inst/result_8_reg_372_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[22]' (FDRE) to 'inst/result_8_reg_372_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[23]' (FDRE) to 'inst/result_8_reg_372_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[24]' (FDRE) to 'inst/result_8_reg_372_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[25]' (FDRE) to 'inst/result_8_reg_372_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[26]' (FDRE) to 'inst/result_8_reg_372_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[27]' (FDRE) to 'inst/result_8_reg_372_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[28]' (FDRE) to 'inst/result_8_reg_372_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[29]' (FDRE) to 'inst/result_8_reg_372_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/result_8_reg_372_reg[30]' (FDRE) to 'inst/result_8_reg_372_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\result_8_reg_372_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[0]' (FDRE) to 'inst/result_7_reg_384_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[1]' (FDRE) to 'inst/result_7_reg_384_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[2]' (FDRE) to 'inst/result_7_reg_384_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[3]' (FDRE) to 'inst/result_7_reg_384_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[4]' (FDRE) to 'inst/result_7_reg_384_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[5]' (FDRE) to 'inst/result_7_reg_384_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[6]' (FDRE) to 'inst/result_7_reg_384_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[7]' (FDRE) to 'inst/result_7_reg_384_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[8]' (FDRE) to 'inst/result_7_reg_384_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[9]' (FDRE) to 'inst/result_7_reg_384_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[10]' (FDRE) to 'inst/result_7_reg_384_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[11]' (FDRE) to 'inst/result_7_reg_384_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[12]' (FDRE) to 'inst/result_7_reg_384_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[13]' (FDRE) to 'inst/result_7_reg_384_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[14]' (FDRE) to 'inst/result_7_reg_384_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[15]' (FDRE) to 'inst/result_7_reg_384_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[16]' (FDRE) to 'inst/result_7_reg_384_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[17]' (FDRE) to 'inst/result_7_reg_384_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[18]' (FDRE) to 'inst/result_7_reg_384_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[19]' (FDRE) to 'inst/result_7_reg_384_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[20]' (FDRE) to 'inst/result_7_reg_384_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[21]' (FDRE) to 'inst/result_7_reg_384_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[22]' (FDRE) to 'inst/result_7_reg_384_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[23]' (FDRE) to 'inst/result_7_reg_384_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[24]' (FDRE) to 'inst/result_7_reg_384_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[25]' (FDRE) to 'inst/result_7_reg_384_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[26]' (FDRE) to 'inst/result_7_reg_384_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[27]' (FDRE) to 'inst/result_7_reg_384_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[28]' (FDRE) to 'inst/result_7_reg_384_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[29]' (FDRE) to 'inst/result_7_reg_384_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/result_7_reg_384_reg[30]' (FDRE) to 'inst/result_7_reg_384_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\result_7_reg_384_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/result_6_reg_396_reg[0]' (FDRE) to 'inst/result_6_reg_396_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/result_6_reg_396_reg[1]' (FDRE) to 'inst/result_6_reg_396_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/result_6_reg_396_reg[2]' (FDRE) to 'inst/result_6_reg_396_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/result_6_reg_396_reg[3]' (FDRE) to 'inst/result_6_reg_396_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/result_6_reg_396_reg[4]' (FDRE) to 'inst/result_6_reg_396_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/result_6_reg_396_reg[5]' (FDRE) to 'inst/result_6_reg_396_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/result_6_reg_396_reg[6]' (FDRE) to 'inst/result_6_reg_396_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\result_6_reg_396_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\result_5_reg_408_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\result_4_reg_420_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\result_3_reg_432_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\result_2_reg_444_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\result_1_reg_456_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\result_0_reg_468_reg[31] )
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[30]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[29]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[28]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[27]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[26]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[25]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[24]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[23]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[22]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[21]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[20]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[19]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[18]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[17]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[16]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[15]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[14]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[13]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[12]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[11]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[10]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[9]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[8]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[7]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[6]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[5]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[4]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[3]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[2]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[1]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[0]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[30]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[29]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[28]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[27]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[26]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[25]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[24]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[23]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[22]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[21]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[20]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[19]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[18]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[17]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[16]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[15]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[14]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[13]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[12]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[11]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[10]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[9]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[8]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[7]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[6]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[5]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[4]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[3]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[2]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[1]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[0]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[30]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[29]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[28]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[27]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[26]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[25]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[24]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[23]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[22]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[21]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[20]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[19]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[18]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[17]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[16]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[15]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[14]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[13]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[12]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[11]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[10]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[9]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[8]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[7]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[6]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[5]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[4]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[3]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[2]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[1]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[0]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[30]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[29]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[28]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[27]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[26]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[25]) is unused and will be removed from module fixed_point_mul.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[24]) is unused and will be removed from module fixed_point_mul.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 751.086 ; gain = 541.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cnn_fc_i50_o10_CTRL_s_axi_ram | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i50_o10_CTRL_s_axi_ram | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i50_o10_CTRL_s_axi_ram | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i50_o10_CTRL_s_axi_ram | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i50_o10_CTRL_s_axi_ram | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i50_o10_CTRL_s_axi_ram | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i50_o10_CTRL_s_axi_ram | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i50_o10_CTRL_s_axi_ram | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i50_o10_CTRL_s_axi_ram | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i50_o10_CTRL_s_axi_ram | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i50_o10_CTRL_s_axi_ram | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 764.098 ; gain = 554.465
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal int_weight_9/gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 784.410 ; gain = 574.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_0/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_0/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_1/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_1/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_2/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_2/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_3/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_3/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_4/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_4/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_5/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_5/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_6/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_6/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_7/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_7/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_8/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_8/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_9/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_weight_9/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i50_o10_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 826.559 ; gain = 616.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 826.559 ; gain = 616.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 826.559 ; gain = 616.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 826.559 ; gain = 616.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 826.559 ; gain = 616.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 826.559 ; gain = 616.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 826.559 ; gain = 616.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_746/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_746/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_753/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_753/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_760/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_760/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_767/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_767/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_774/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_774/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_781/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_781/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_788/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_788/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_795/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_795/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_802/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_802/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_809/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_809/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i50_o10 | ap_pipeline_reg_pp2_iter7_exitcond3_reg_1800_reg[0]                         | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i50_o10 | grp_fixed_point_mul_fu_746/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   380|
|2     |DSP48E1   |    10|
|3     |DSP48E1_2 |    10|
|4     |DSP48E1_3 |    10|
|5     |LUT1      |   222|
|6     |LUT2      |    42|
|7     |LUT3      |   802|
|8     |LUT4      |   296|
|9     |LUT5      |   675|
|10    |LUT6      |  1245|
|11    |MUXF7     |    64|
|12    |RAMB36E1  |    11|
|13    |SRL16E    |    82|
|14    |FDRE      |  2838|
|15    |FDSE      |    12|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+----------------------------------------------+------+
|      |Instance                               |Module                                        |Cells |
+------+---------------------------------------+----------------------------------------------+------+
|1     |top                                    |                                              |  6699|
|2     |  inst                                 |cnn_fc_i50_o10                                |  6699|
|3     |    cnn_fc_i50_o10_CTRL_s_axi_U        |cnn_fc_i50_o10_CTRL_s_axi                     |  1427|
|4     |      int_bias                         |cnn_fc_i50_o10_CTRL_s_axi_ram__parameterized0 |    45|
|5     |      int_weight_0                     |cnn_fc_i50_o10_CTRL_s_axi_ram                 |   113|
|6     |      int_weight_1                     |cnn_fc_i50_o10_CTRL_s_axi_ram_28              |    84|
|7     |      int_weight_2                     |cnn_fc_i50_o10_CTRL_s_axi_ram_29              |   135|
|8     |      int_weight_3                     |cnn_fc_i50_o10_CTRL_s_axi_ram_30              |   112|
|9     |      int_weight_4                     |cnn_fc_i50_o10_CTRL_s_axi_ram_31              |    84|
|10    |      int_weight_5                     |cnn_fc_i50_o10_CTRL_s_axi_ram_32              |   163|
|11    |      int_weight_6                     |cnn_fc_i50_o10_CTRL_s_axi_ram_33              |   112|
|12    |      int_weight_7                     |cnn_fc_i50_o10_CTRL_s_axi_ram_34              |   111|
|13    |      int_weight_8                     |cnn_fc_i50_o10_CTRL_s_axi_ram_35              |   110|
|14    |      int_weight_9                     |cnn_fc_i50_o10_CTRL_s_axi_ram_36              |   112|
|15    |    cnn_fc_i50_o10_mucud_U3            |cnn_fc_i50_o10_mucud                          |   528|
|16    |    cnn_fc_i50_o10_mucud_U4            |cnn_fc_i50_o10_mucud_0                        |   133|
|17    |    grp_fixed_point_mul_fu_746         |fixed_point_mul                               |   387|
|18    |      cnn_fc_i50_o10_mubkb_U0          |cnn_fc_i50_o10_mubkb_26                       |    41|
|19    |        cnn_fc_i50_o10_mubkb_MulnS_0_U |cnn_fc_i50_o10_mubkb_MulnS_0_27               |    41|
|20    |    grp_fixed_point_mul_fu_753         |fixed_point_mul_1                             |   279|
|21    |      cnn_fc_i50_o10_mubkb_U0          |cnn_fc_i50_o10_mubkb_24                       |    40|
|22    |        cnn_fc_i50_o10_mubkb_MulnS_0_U |cnn_fc_i50_o10_mubkb_MulnS_0_25               |    40|
|23    |    grp_fixed_point_mul_fu_760         |fixed_point_mul_2                             |   278|
|24    |      cnn_fc_i50_o10_mubkb_U0          |cnn_fc_i50_o10_mubkb_22                       |    40|
|25    |        cnn_fc_i50_o10_mubkb_MulnS_0_U |cnn_fc_i50_o10_mubkb_MulnS_0_23               |    40|
|26    |    grp_fixed_point_mul_fu_767         |fixed_point_mul_3                             |   278|
|27    |      cnn_fc_i50_o10_mubkb_U0          |cnn_fc_i50_o10_mubkb_20                       |    40|
|28    |        cnn_fc_i50_o10_mubkb_MulnS_0_U |cnn_fc_i50_o10_mubkb_MulnS_0_21               |    40|
|29    |    grp_fixed_point_mul_fu_774         |fixed_point_mul_4                             |   278|
|30    |      cnn_fc_i50_o10_mubkb_U0          |cnn_fc_i50_o10_mubkb_18                       |    40|
|31    |        cnn_fc_i50_o10_mubkb_MulnS_0_U |cnn_fc_i50_o10_mubkb_MulnS_0_19               |    40|
|32    |    grp_fixed_point_mul_fu_781         |fixed_point_mul_5                             |   278|
|33    |      cnn_fc_i50_o10_mubkb_U0          |cnn_fc_i50_o10_mubkb_16                       |    40|
|34    |        cnn_fc_i50_o10_mubkb_MulnS_0_U |cnn_fc_i50_o10_mubkb_MulnS_0_17               |    40|
|35    |    grp_fixed_point_mul_fu_788         |fixed_point_mul_6                             |   278|
|36    |      cnn_fc_i50_o10_mubkb_U0          |cnn_fc_i50_o10_mubkb_14                       |    40|
|37    |        cnn_fc_i50_o10_mubkb_MulnS_0_U |cnn_fc_i50_o10_mubkb_MulnS_0_15               |    40|
|38    |    grp_fixed_point_mul_fu_795         |fixed_point_mul_7                             |   278|
|39    |      cnn_fc_i50_o10_mubkb_U0          |cnn_fc_i50_o10_mubkb_12                       |    40|
|40    |        cnn_fc_i50_o10_mubkb_MulnS_0_U |cnn_fc_i50_o10_mubkb_MulnS_0_13               |    40|
|41    |    grp_fixed_point_mul_fu_802         |fixed_point_mul_8                             |   278|
|42    |      cnn_fc_i50_o10_mubkb_U0          |cnn_fc_i50_o10_mubkb_10                       |    40|
|43    |        cnn_fc_i50_o10_mubkb_MulnS_0_U |cnn_fc_i50_o10_mubkb_MulnS_0_11               |    40|
|44    |    grp_fixed_point_mul_fu_809         |fixed_point_mul_9                             |   278|
|45    |      cnn_fc_i50_o10_mubkb_U0          |cnn_fc_i50_o10_mubkb                          |    40|
|46    |        cnn_fc_i50_o10_mubkb_MulnS_0_U |cnn_fc_i50_o10_mubkb_MulnS_0                  |    40|
+------+---------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 826.559 ; gain = 616.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 536 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 826.559 ; gain = 196.387
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 826.559 ; gain = 616.926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i50_o10_0_0/constraints/cnn_fc_i50_o10_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i50_o10_0_0/constraints/cnn_fc_i50_o10_ooc.xdc:6]
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i50_o10_0_0/constraints/cnn_fc_i50_o10_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
207 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 826.559 ; gain = 535.262
INFO: [Common 17-1381] The checkpoint 'D:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.runs/design_1_cnn_fc_i50_o10_0_0_synth_1/design_1_cnn_fc_i50_o10_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i50_o10_0_0/design_1_cnn_fc_i50_o10_0_0.xci
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.runs/design_1_cnn_fc_i50_o10_0_0_synth_1/design_1_cnn_fc_i50_o10_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 826.559 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 21 16:40:37 2021...
