// Seed: 2525161975
module module_0 (
    output tri1  id_0,
    input  uwire id_1,
    output wand  id_2,
    output wire  id_3
    , id_5
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_8 = 32'd99,
    parameter id_9 = 32'd11
) (
    input tri0 id_0,
    input wor id_1,
    output wand id_2,
    output tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    output supply1 id_6
);
  module_0(
      id_3, id_5, id_6, id_2
  ); defparam id_8.id_9 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    output supply1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output uwire id_5,
    output tri0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output uwire id_9,
    input tri id_10,
    input tri1 id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply1 id_14,
    output uwire id_15,
    input supply0 module_2,
    output uwire id_17
);
  wire id_19;
  wire id_20;
  module_0(
      id_0, id_10, id_6, id_5
  );
  wire id_21;
  assign id_3 = id_10;
  wire id_22;
  id_23(
      .id_0(id_11), .id_1(id_20), .id_2(1), .id_3()
  );
endmodule
