/****************************************************************************
 *     Copyright (c) 1999-2016, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Feb  8 12:53:14 2016
 *                 Full Compile MD5 Checksum  7c463a9180016920b3e03273285ff33d
 *                     (minus title and desc)
 *                 MD5 Checksum               30fed0099690880293569d98807ed1d8
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     749
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_SID_ARC_DBG_H__
#define BCHP_SID_ARC_DBG_H__

/***************************************************************************
 *SID_ARC_DBG - SID_ARC_DBG  registers
 ***************************************************************************/
#define BCHP_SID_ARC_DBG_SDRAM_INC               0x00bd1000 /* [RW] Auto Address Increment */
#define BCHP_SID_ARC_DBG_SDRAM_ADDR              0x00bd1004 /* [RW] Sdram Address */
#define BCHP_SID_ARC_DBG_SDRAM_DATA              0x00bd1008 /* [RW] Sdram Data */
#define BCHP_SID_ARC_DBG_CPU_DBG                 0x00bd1010 /* [RW] CPU Host-Debug Mode */

/***************************************************************************
 *SDRAM_INC - Auto Address Increment
 ***************************************************************************/
/* SID_ARC_DBG :: SDRAM_INC :: reserved0 [31:01] */
#define BCHP_SID_ARC_DBG_SDRAM_INC_reserved0_MASK                  0xfffffffe
#define BCHP_SID_ARC_DBG_SDRAM_INC_reserved0_SHIFT                 1

/* SID_ARC_DBG :: SDRAM_INC :: INC [00:00] */
#define BCHP_SID_ARC_DBG_SDRAM_INC_INC_MASK                        0x00000001
#define BCHP_SID_ARC_DBG_SDRAM_INC_INC_SHIFT                       0
#define BCHP_SID_ARC_DBG_SDRAM_INC_INC_DEFAULT                     0x00000000

/***************************************************************************
 *SDRAM_ADDR - Sdram Address
 ***************************************************************************/
/* SID_ARC_DBG :: SDRAM_ADDR :: ADDR [31:02] */
#define BCHP_SID_ARC_DBG_SDRAM_ADDR_ADDR_MASK                      0xfffffffc
#define BCHP_SID_ARC_DBG_SDRAM_ADDR_ADDR_SHIFT                     2
#define BCHP_SID_ARC_DBG_SDRAM_ADDR_ADDR_DEFAULT                   0x00000000

/* SID_ARC_DBG :: SDRAM_ADDR :: reserved0 [01:00] */
#define BCHP_SID_ARC_DBG_SDRAM_ADDR_reserved0_MASK                 0x00000003
#define BCHP_SID_ARC_DBG_SDRAM_ADDR_reserved0_SHIFT                0

/***************************************************************************
 *SDRAM_DATA - Sdram Data
 ***************************************************************************/
/* SID_ARC_DBG :: SDRAM_DATA :: DATA [31:00] */
#define BCHP_SID_ARC_DBG_SDRAM_DATA_DATA_MASK                      0xffffffff
#define BCHP_SID_ARC_DBG_SDRAM_DATA_DATA_SHIFT                     0

/***************************************************************************
 *CPU_DBG - CPU Host-Debug Mode
 ***************************************************************************/
/* SID_ARC_DBG :: CPU_DBG :: reserved0 [31:01] */
#define BCHP_SID_ARC_DBG_CPU_DBG_reserved0_MASK                    0xfffffffe
#define BCHP_SID_ARC_DBG_CPU_DBG_reserved0_SHIFT                   1

/* SID_ARC_DBG :: CPU_DBG :: HST [00:00] */
#define BCHP_SID_ARC_DBG_CPU_DBG_HST_MASK                          0x00000001
#define BCHP_SID_ARC_DBG_CPU_DBG_HST_SHIFT                         0
#define BCHP_SID_ARC_DBG_CPU_DBG_HST_DEFAULT                       0x00000000

#endif /* #ifndef BCHP_SID_ARC_DBG_H__ */

/* End of File */
