<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="axi_bram_ctrl_funcs" />
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
            <top_module name="tb" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="19018000000fs"></ZoomStartTime>
      <ZoomEndTime time="19416400001fs"></ZoomEndTime>
      <Cursor1Time time="19176600000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="289"></NameColumnWidth>
      <ValueColumnWidth column_width="372"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="920" />
   <wave_markers>
      <marker time="2354880000" label="" />
      <marker time="2874633000" label="" />
      <marker time="5756029000" label="" />
      <marker time="12710100000" label="" />
      <marker time="13276400000" label="" />
      <marker time="9105338000" label="" />
      <marker time="9066310000" label="" />
      <marker time="4840000000" label="" />
      <marker time="27080000000" label="" />
      <marker time="11570000000" label="" />
      <marker time="26600000000" label="" />
      <marker time="20619241000" label="" />
   </wave_markers>
   <wvobject fp_name="/tb/clk_50M" type="logic">
      <obj_property name="ElementShortName">clk_50M</obj_property>
      <obj_property name="ObjectShortName">clk_50M</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/clk_11M0592" type="logic">
      <obj_property name="ElementShortName">clk_11M0592</obj_property>
      <obj_property name="ObjectShortName">clk_11M0592</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/clock_btn" type="logic">
      <obj_property name="ElementShortName">clock_btn</obj_property>
      <obj_property name="ObjectShortName">clock_btn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/reset_btn" type="logic">
      <obj_property name="ElementShortName">reset_btn</obj_property>
      <obj_property name="ObjectShortName">reset_btn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/touch_btn" type="array">
      <obj_property name="ElementShortName">touch_btn[3:0]</obj_property>
      <obj_property name="ObjectShortName">touch_btn[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dip_sw" type="array">
      <obj_property name="ElementShortName">dip_sw[31:0]</obj_property>
      <obj_property name="ObjectShortName">dip_sw[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="vbus14454" type="vbus">
      <obj_property name="label">gpio_out</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/tb/dpy0" type="array">
         <obj_property name="ElementShortName">dpy0[7:0]</obj_property>
         <obj_property name="ObjectShortName">dpy0[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb/dpy1" type="array">
         <obj_property name="ElementShortName">dpy1[7:0]</obj_property>
         <obj_property name="ObjectShortName">dpy1[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb/leds" type="array">
         <obj_property name="ElementShortName">leds[15:0]</obj_property>
         <obj_property name="ObjectShortName">leds[15:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/tb/txd" type="logic">
      <obj_property name="ElementShortName">txd</obj_property>
      <obj_property name="ObjectShortName">txd</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/rxd" type="logic">
      <obj_property name="ElementShortName">rxd</obj_property>
      <obj_property name="ObjectShortName">rxd</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/base_ram_data" type="array">
      <obj_property name="ElementShortName">base_ram_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">base_ram_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/base_ram_addr" type="array">
      <obj_property name="ElementShortName">base_ram_addr[19:0]</obj_property>
      <obj_property name="ObjectShortName">base_ram_addr[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/base_ram_be_n" type="array">
      <obj_property name="ElementShortName">base_ram_be_n[3:0]</obj_property>
      <obj_property name="ObjectShortName">base_ram_be_n[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/base_ram_ce_n" type="logic">
      <obj_property name="ElementShortName">base_ram_ce_n</obj_property>
      <obj_property name="ObjectShortName">base_ram_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/base_ram_oe_n" type="logic">
      <obj_property name="ElementShortName">base_ram_oe_n</obj_property>
      <obj_property name="ObjectShortName">base_ram_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/base_ram_we_n" type="logic">
      <obj_property name="ElementShortName">base_ram_we_n</obj_property>
      <obj_property name="ObjectShortName">base_ram_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ext_ram_data" type="array">
      <obj_property name="ElementShortName">ext_ram_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">ext_ram_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ext_ram_addr" type="array">
      <obj_property name="ElementShortName">ext_ram_addr[19:0]</obj_property>
      <obj_property name="ObjectShortName">ext_ram_addr[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ext_ram_be_n" type="array">
      <obj_property name="ElementShortName">ext_ram_be_n[3:0]</obj_property>
      <obj_property name="ObjectShortName">ext_ram_be_n[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ext_ram_ce_n" type="logic">
      <obj_property name="ElementShortName">ext_ram_ce_n</obj_property>
      <obj_property name="ObjectShortName">ext_ram_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ext_ram_oe_n" type="logic">
      <obj_property name="ElementShortName">ext_ram_oe_n</obj_property>
      <obj_property name="ObjectShortName">ext_ram_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ext_ram_we_n" type="logic">
      <obj_property name="ElementShortName">ext_ram_we_n</obj_property>
      <obj_property name="ObjectShortName">ext_ram_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/flash_a" type="array">
      <obj_property name="ElementShortName">flash_a[22:0]</obj_property>
      <obj_property name="ObjectShortName">flash_a[22:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/flash_d" type="array">
      <obj_property name="ElementShortName">flash_d[15:0]</obj_property>
      <obj_property name="ObjectShortName">flash_d[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/flash_rp_n" type="logic">
      <obj_property name="ElementShortName">flash_rp_n</obj_property>
      <obj_property name="ObjectShortName">flash_rp_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/flash_vpen" type="logic">
      <obj_property name="ElementShortName">flash_vpen</obj_property>
      <obj_property name="ObjectShortName">flash_vpen</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/flash_ce_n" type="logic">
      <obj_property name="ElementShortName">flash_ce_n</obj_property>
      <obj_property name="ObjectShortName">flash_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/flash_oe_n" type="logic">
      <obj_property name="ElementShortName">flash_oe_n</obj_property>
      <obj_property name="ObjectShortName">flash_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/flash_we_n" type="logic">
      <obj_property name="ElementShortName">flash_we_n</obj_property>
      <obj_property name="ObjectShortName">flash_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/flash_byte_n" type="logic">
      <obj_property name="ElementShortName">flash_byte_n</obj_property>
      <obj_property name="ObjectShortName">flash_byte_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/BASE_RAM_INIT_FILE" type="array">
      <obj_property name="ElementShortName">BASE_RAM_INIT_FILE[103:0]</obj_property>
      <obj_property name="ObjectShortName">BASE_RAM_INIT_FILE[103:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/EXT_RAM_INIT_FILE" type="array">
      <obj_property name="ElementShortName">EXT_RAM_INIT_FILE[103:0]</obj_property>
      <obj_property name="ObjectShortName">EXT_RAM_INIT_FILE[103:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/RAM_INIT_FILE" type="array">
      <obj_property name="ElementShortName">RAM_INIT_FILE[199:0]</obj_property>
      <obj_property name="ObjectShortName">RAM_INIT_FILE[199:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/FLASH_INIT_FILE" type="array">
      <obj_property name="ElementShortName">FLASH_INIT_FILE[119:0]</obj_property>
      <obj_property name="ObjectShortName">FLASH_INIT_FILE[119:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider141">
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/clk_wiz_0/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/clk_wiz_0/clk_in1" type="logic">
      <obj_property name="ElementShortName">clk_in1</obj_property>
      <obj_property name="ObjectShortName">clk_in1</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/proc_sys_reset_0/ext_reset_in" type="logic">
      <obj_property name="ElementShortName">ext_reset_in</obj_property>
      <obj_property name="ObjectShortName">ext_reset_in</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/proc_sys_reset_0/aux_reset_in" type="logic">
      <obj_property name="ElementShortName">aux_reset_in</obj_property>
      <obj_property name="ObjectShortName">aux_reset_in</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/proc_sys_reset_0/dcm_locked" type="logic">
      <obj_property name="ElementShortName">dcm_locked</obj_property>
      <obj_property name="ObjectShortName">dcm_locked</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/proc_sys_reset_0/bus_struct_reset" type="array">
      <obj_property name="ElementShortName">bus_struct_reset[0:0]</obj_property>
      <obj_property name="ObjectShortName">bus_struct_reset[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/proc_sys_reset_0/peripheral_reset" type="array">
      <obj_property name="ElementShortName">peripheral_reset[0:0]</obj_property>
      <obj_property name="ObjectShortName">peripheral_reset[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/proc_sys_reset_0/interconnect_aresetn" type="array">
      <obj_property name="ElementShortName">interconnect_aresetn[0:0]</obj_property>
      <obj_property name="ObjectShortName">interconnect_aresetn[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/proc_sys_reset_0/peripheral_aresetn" type="array">
      <obj_property name="ElementShortName">peripheral_aresetn[0:0]</obj_property>
      <obj_property name="ObjectShortName">peripheral_aresetn[0:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider241">
      <obj_property name="label">IF_PC</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/pc_counter_0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/pc_counter_0/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/pc_counter_0/PC" type="array">
      <obj_property name="ElementShortName">PC[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/pc_counter_0/flush" type="logic">
      <obj_property name="ElementShortName">flush</obj_property>
      <obj_property name="ObjectShortName">flush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/pc_counter_0/new_pc" type="array">
      <obj_property name="ElementShortName">new_pc[63:0]</obj_property>
      <obj_property name="ObjectShortName">new_pc[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/pc_counter_0/out_ready" type="logic">
      <obj_property name="ElementShortName">out_ready</obj_property>
      <obj_property name="ObjectShortName">out_ready</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider248">
      <obj_property name="label">IF_TLB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/flush" type="logic">
      <obj_property name="ElementShortName">flush</obj_property>
      <obj_property name="ObjectShortName">flush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/PC" type="array">
      <obj_property name="ElementShortName">PC[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/outPC_physical" type="array">
      <obj_property name="ElementShortName">outPC_physical[63:0]</obj_property>
      <obj_property name="ObjectShortName">outPC_physical[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/outPC_virtual" type="array">
      <obj_property name="ElementShortName">outPC_virtual[63:0]</obj_property>
      <obj_property name="ObjectShortName">outPC_virtual[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/memoryattr" type="array">
      <obj_property name="ElementShortName">memoryattr[1:0]</obj_property>
      <obj_property name="ObjectShortName">memoryattr[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/out_tlbmiss" type="array">
      <obj_property name="ElementShortName">out_tlbmiss[1:0]</obj_property>
      <obj_property name="ObjectShortName">out_tlbmiss[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/in_ready" type="logic">
      <obj_property name="ElementShortName">in_ready</obj_property>
      <obj_property name="ObjectShortName">in_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/out_valid" type="logic">
      <obj_property name="ElementShortName">out_valid</obj_property>
      <obj_property name="ObjectShortName">out_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/out_ready" type="logic">
      <obj_property name="ElementShortName">out_ready</obj_property>
      <obj_property name="ObjectShortName">out_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/in_valid" type="logic">
      <obj_property name="ElementShortName">in_valid</obj_property>
      <obj_property name="ObjectShortName">in_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/state" type="array">
      <obj_property name="ElementShortName">state[3:0]</obj_property>
      <obj_property name="ObjectShortName">state[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/stored_cancelled" type="logic">
      <obj_property name="ElementShortName">stored_cancelled</obj_property>
      <obj_property name="ObjectShortName">stored_cancelled</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/stored_PC" type="array">
      <obj_property name="ElementShortName">stored_PC[63:0]</obj_property>
      <obj_property name="ObjectShortName">stored_PC[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/calculated_PC_physical" type="array">
      <obj_property name="ElementShortName">calculated_PC_physical[0:1][63:0]</obj_property>
      <obj_property name="ObjectShortName">calculated_PC_physical[0:1][63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/calculated_PC_virtual" type="array">
      <obj_property name="ElementShortName">calculated_PC_virtual[0:1][63:0]</obj_property>
      <obj_property name="ObjectShortName">calculated_PC_virtual[0:1][63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/mattr_out" type="array">
      <obj_property name="ElementShortName">mattr_out[1:0]</obj_property>
      <obj_property name="ObjectShortName">mattr_out[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/calculated_memoryattr" type="array">
      <obj_property name="ElementShortName">calculated_memoryattr[0:1][1:0]</obj_property>
      <obj_property name="ObjectShortName">calculated_memoryattr[0:1][1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/calculation_done" type="logic">
      <obj_property name="ElementShortName">calculation_done</obj_property>
      <obj_property name="ObjectShortName">calculation_done</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/calculated_tlbmiss" type="array">
      <obj_property name="ElementShortName">calculated_tlbmiss[0:1][1:0]</obj_property>
      <obj_property name="ObjectShortName">calculated_tlbmiss[0:1][1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/calculation_enabled" type="logic">
      <obj_property name="ElementShortName">calculation_enabled</obj_property>
      <obj_property name="ObjectShortName">calculation_enabled</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider260">
      <obj_property name="label">IF_MEM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/flush" type="logic">
      <obj_property name="ElementShortName">flush</obj_property>
      <obj_property name="ObjectShortName">flush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/PC_physical" type="array">
      <obj_property name="ElementShortName">PC_physical[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC_physical[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/PC_virtual" type="array">
      <obj_property name="ElementShortName">PC_virtual[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC_virtual[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/tlbmiss" type="array">
      <obj_property name="ElementShortName">tlbmiss[1:0]</obj_property>
      <obj_property name="ObjectShortName">tlbmiss[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/memoryattr" type="array">
      <obj_property name="ElementShortName">memoryattr[1:0]</obj_property>
      <obj_property name="ObjectShortName">memoryattr[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/outInstruction" type="array">
      <obj_property name="ElementShortName">outInstruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">outInstruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/outPC" type="array">
      <obj_property name="ElementShortName">outPC[63:0]</obj_property>
      <obj_property name="ObjectShortName">outPC[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/outException" type="array">
      <obj_property name="ElementShortName">outException[7:0]</obj_property>
      <obj_property name="ObjectShortName">outException[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/in_ready" type="logic">
      <obj_property name="ElementShortName">in_ready</obj_property>
      <obj_property name="ObjectShortName">in_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/in_valid" type="logic">
      <obj_property name="ElementShortName">in_valid</obj_property>
      <obj_property name="ObjectShortName">in_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/out_valid" type="logic">
      <obj_property name="ElementShortName">out_valid</obj_property>
      <obj_property name="ObjectShortName">out_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/out_ready" type="logic">
      <obj_property name="ElementShortName">out_ready</obj_property>
      <obj_property name="ObjectShortName">out_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/axi_master" type="array">
      <obj_property name="ElementShortName">axi_master[231:0]</obj_property>
      <obj_property name="ObjectShortName">axi_master[231:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/axi_slave" type="array">
      <obj_property name="ElementShortName">axi_slave[73:0]</obj_property>
      <obj_property name="ObjectShortName">axi_slave[73:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/state" type="array">
      <obj_property name="ElementShortName">state[3:0]</obj_property>
      <obj_property name="ObjectShortName">state[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/stored_PC_physical" type="array">
      <obj_property name="ElementShortName">stored_PC_physical[63:0]</obj_property>
      <obj_property name="ObjectShortName">stored_PC_physical[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/stored_PC_virtual" type="array">
      <obj_property name="ElementShortName">stored_PC_virtual[63:0]</obj_property>
      <obj_property name="ObjectShortName">stored_PC_virtual[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/stored_tlbmiss" type="array">
      <obj_property name="ElementShortName">stored_tlbmiss[1:0]</obj_property>
      <obj_property name="ObjectShortName">stored_tlbmiss[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/stored_memoryattr" type="array">
      <obj_property name="ElementShortName">stored_memoryattr[1:0]</obj_property>
      <obj_property name="ObjectShortName">stored_memoryattr[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/calculated_outInstruction" type="array">
      <obj_property name="ElementShortName">calculated_outInstruction[0:1][31:0]</obj_property>
      <obj_property name="ObjectShortName">calculated_outInstruction[0:1][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/calculated_outPC" type="array">
      <obj_property name="ElementShortName">calculated_outPC[0:1][63:0]</obj_property>
      <obj_property name="ObjectShortName">calculated_outPC[0:1][63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/calculated_outException" type="array">
      <obj_property name="ElementShortName">calculated_outException[0:1][7:0]</obj_property>
      <obj_property name="ObjectShortName">calculated_outException[0:1][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/calculation_done" type="logic">
      <obj_property name="ElementShortName">calculation_done</obj_property>
      <obj_property name="ObjectShortName">calculation_done</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/stored_cancelled" type="logic">
      <obj_property name="ElementShortName">stored_cancelled</obj_property>
      <obj_property name="ObjectShortName">stored_cancelled</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/start_burst" type="logic">
      <obj_property name="ElementShortName">start_burst</obj_property>
      <obj_property name="ObjectShortName">start_burst</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider310">
      <obj_property name="label">IF_INSN_QUEUE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/rst_bpfailed" type="logic">
      <obj_property name="ElementShortName">rst_bpfailed</obj_property>
      <obj_property name="ObjectShortName">rst_bpfailed</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/inInstruction" type="array">
      <obj_property name="ElementShortName">inInstruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">inInstruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/inPC" type="array">
      <obj_property name="ElementShortName">inPC[63:0]</obj_property>
      <obj_property name="ObjectShortName">inPC[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/inException" type="array">
      <obj_property name="ElementShortName">inException[7:0]</obj_property>
      <obj_property name="ObjectShortName">inException[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/in_valid" type="logic">
      <obj_property name="ElementShortName">in_valid</obj_property>
      <obj_property name="ObjectShortName">in_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/in_ready" type="logic">
      <obj_property name="ElementShortName">in_ready</obj_property>
      <obj_property name="ObjectShortName">in_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/out_bpjump" type="logic">
      <obj_property name="ElementShortName">out_bpjump</obj_property>
      <obj_property name="ObjectShortName">out_bpjump</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/out_bptarget" type="array">
      <obj_property name="ElementShortName">out_bptarget[63:0]</obj_property>
      <obj_property name="ObjectShortName">out_bptarget[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/out_valid" type="logic">
      <obj_property name="ElementShortName">out_valid</obj_property>
      <obj_property name="ObjectShortName">out_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/out_ready" type="logic">
      <obj_property name="ElementShortName">out_ready</obj_property>
      <obj_property name="ObjectShortName">out_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/decoding_instruction" type="array">
      <obj_property name="ElementShortName">decoding_instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">decoding_instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/decode_result" type="array">
      <obj_property name="ElementShortName">decode_result[229:0]</obj_property>
      <obj_property name="ObjectShortName">decode_result[229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/next_insn" type="array">
      <obj_property name="ElementShortName">next_insn[229:0]</obj_property>
      <obj_property name="ObjectShortName">next_insn[229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/decoding_pc" type="array">
      <obj_property name="ElementShortName">decoding_pc[63:0]</obj_property>
      <obj_property name="ObjectShortName">decoding_pc[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/decoding_exception" type="array">
      <obj_property name="ElementShortName">decoding_exception[7:0]</obj_property>
      <obj_property name="ObjectShortName">decoding_exception[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue" type="array">
      <obj_property name="ElementShortName">insn_queue[0:15][229:0]</obj_property>
      <obj_property name="ObjectShortName">insn_queue[0:15][229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/head" type="array">
      <obj_property name="ElementShortName">head[3:0]</obj_property>
      <obj_property name="ObjectShortName">head[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/tail" type="array">
      <obj_property name="ElementShortName">tail[3:0]</obj_property>
      <obj_property name="ObjectShortName">tail[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/size" type="array">
      <obj_property name="ElementShortName">size[3:0]</obj_property>
      <obj_property name="ObjectShortName">size[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/decoding_valid" type="logic">
      <obj_property name="ElementShortName">decoding_valid</obj_property>
      <obj_property name="ObjectShortName">decoding_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/q_push" type="logic">
      <obj_property name="ElementShortName">q_push</obj_property>
      <obj_property name="ObjectShortName">q_push</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/q_pop" type="logic">
      <obj_property name="ElementShortName">q_pop</obj_property>
      <obj_property name="ObjectShortName">q_pop</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1285">
      <obj_property name="label">BUS</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/axi_interconnect_0/M00_AXI" type="protoinst">
      <obj_property name="ElementShortName">M00_AXI</obj_property>
      <obj_property name="ObjectShortName">M00_AXI</obj_property>
      <obj_property name="children_use_element_short_name">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
      <obj_property name="EnumTransactionColorTable">0=blank 1=#D399FF 2=pink</obj_property>
      <obj_property name="EnumTransactionValueTable">0=blank;1=Read;2=Write;3=Read/Write</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="CustomSignalColor">turquoise</obj_property>
      <obj_property name="Render_Data">/tb/dut/cpu/cpu_design_i/axi_interconnect_0/M00_AXI.readWriteSummary</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="CellHeight">36</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/axi_interconnect_0/M01_AXI" type="protoinst">
      <obj_property name="ElementShortName">M01_AXI</obj_property>
      <obj_property name="ObjectShortName">M01_AXI</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/axi_interconnect_0/S00_AXI" type="protoinst">
      <obj_property name="ElementShortName">S00_AXI</obj_property>
      <obj_property name="ObjectShortName">S00_AXI</obj_property>
      <obj_property name="children_use_element_short_name">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
      <obj_property name="EnumTransactionColorTable">0=blank 1=#D399FF 2=pink</obj_property>
      <obj_property name="EnumTransactionValueTable">0=blank;1=Read;2=Write;3=Read/Write</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="CustomSignalColor">turquoise</obj_property>
      <obj_property name="Render_Data">/tb/dut/cpu/cpu_design_i/axi_interconnect_0/S00_AXI.readWriteSummary</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="CellHeight">36</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/axi_interconnect_0/S01_AXI" type="protoinst">
      <obj_property name="ElementShortName">S01_AXI</obj_property>
      <obj_property name="ObjectShortName">S01_AXI</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/axi_interconnect_0/S02_AXI" type="protoinst">
      <obj_property name="ElementShortName">S02_AXI</obj_property>
      <obj_property name="ObjectShortName">S02_AXI</obj_property>
      <obj_property name="children_use_element_short_name">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
      <obj_property name="EnumTransactionColorTable">0=blank 1=#D399FF 2=pink</obj_property>
      <obj_property name="EnumTransactionValueTable">0=blank;1=Read;2=Write;3=Read/Write</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="CustomSignalColor">turquoise</obj_property>
      <obj_property name="Render_Data">/tb/dut/cpu/cpu_design_i/axi_interconnect_0/S02_AXI.readWriteSummary</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="CellHeight">36</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider2691">
      <obj_property name="label">SRAM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/din" type="array">
      <obj_property name="ElementShortName">din[63:0]</obj_property>
      <obj_property name="ObjectShortName">din[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/dout" type="array">
      <obj_property name="ElementShortName">dout[63:0]</obj_property>
      <obj_property name="ObjectShortName">dout[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/bidir" type="logic">
      <obj_property name="ElementShortName">bidir</obj_property>
      <obj_property name="ObjectShortName">bidir</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/sram_be" type="array">
      <obj_property name="ElementShortName">sram_be[7:0]</obj_property>
      <obj_property name="ObjectShortName">sram_be[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/sram_ce" type="logic">
      <obj_property name="ElementShortName">sram_ce</obj_property>
      <obj_property name="ObjectShortName">sram_ce</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/sram_oe" type="logic">
      <obj_property name="ElementShortName">sram_oe</obj_property>
      <obj_property name="ObjectShortName">sram_oe</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/sram_we" type="logic">
      <obj_property name="ElementShortName">sram_we</obj_property>
      <obj_property name="ObjectShortName">sram_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/sram_addr" type="array">
      <obj_property name="ElementShortName">sram_addr[19:0]</obj_property>
      <obj_property name="ObjectShortName">sram_addr[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ACLK" type="logic">
      <obj_property name="ElementShortName">S_AXI_ACLK</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ACLK</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ARESETN" type="logic">
      <obj_property name="ElementShortName">S_AXI_ARESETN</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ARESETN</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_AWID" type="array">
      <obj_property name="ElementShortName">S_AXI_AWID[2:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWID[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_AWADDR" type="array">
      <obj_property name="ElementShortName">S_AXI_AWADDR[22:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWADDR[22:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_AWLEN" type="array">
      <obj_property name="ElementShortName">S_AXI_AWLEN[7:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWLEN[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_AWSIZE" type="array">
      <obj_property name="ElementShortName">S_AXI_AWSIZE[2:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWSIZE[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_AWBURST" type="array">
      <obj_property name="ElementShortName">S_AXI_AWBURST[1:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWBURST[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_AWLOCK" type="logic">
      <obj_property name="ElementShortName">S_AXI_AWLOCK</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWLOCK</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_AWCACHE" type="array">
      <obj_property name="ElementShortName">S_AXI_AWCACHE[3:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWCACHE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_AWPROT" type="array">
      <obj_property name="ElementShortName">S_AXI_AWPROT[2:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWPROT[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_AWQOS" type="array">
      <obj_property name="ElementShortName">S_AXI_AWQOS[3:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWQOS[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_AWREGION" type="array">
      <obj_property name="ElementShortName">S_AXI_AWREGION[3:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWREGION[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_AWUSER" type="array">
      <obj_property name="ElementShortName">S_AXI_AWUSER[0:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWUSER[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_AWVALID" type="logic">
      <obj_property name="ElementShortName">S_AXI_AWVALID</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_AWREADY" type="logic">
      <obj_property name="ElementShortName">S_AXI_AWREADY</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_WDATA" type="array">
      <obj_property name="ElementShortName">S_AXI_WDATA[63:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_WDATA[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_WSTRB" type="array">
      <obj_property name="ElementShortName">S_AXI_WSTRB[7:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_WSTRB[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_WLAST" type="logic">
      <obj_property name="ElementShortName">S_AXI_WLAST</obj_property>
      <obj_property name="ObjectShortName">S_AXI_WLAST</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_WUSER" type="array">
      <obj_property name="ElementShortName">S_AXI_WUSER[0:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_WUSER[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_WVALID" type="logic">
      <obj_property name="ElementShortName">S_AXI_WVALID</obj_property>
      <obj_property name="ObjectShortName">S_AXI_WVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_WREADY" type="logic">
      <obj_property name="ElementShortName">S_AXI_WREADY</obj_property>
      <obj_property name="ObjectShortName">S_AXI_WREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_BID" type="array">
      <obj_property name="ElementShortName">S_AXI_BID[2:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_BID[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_BRESP" type="array">
      <obj_property name="ElementShortName">S_AXI_BRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_BRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_BUSER" type="array">
      <obj_property name="ElementShortName">S_AXI_BUSER[0:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_BUSER[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_BVALID" type="logic">
      <obj_property name="ElementShortName">S_AXI_BVALID</obj_property>
      <obj_property name="ObjectShortName">S_AXI_BVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_BREADY" type="logic">
      <obj_property name="ElementShortName">S_AXI_BREADY</obj_property>
      <obj_property name="ObjectShortName">S_AXI_BREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ARID" type="array">
      <obj_property name="ElementShortName">S_AXI_ARID[2:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ARID[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ARADDR" type="array">
      <obj_property name="ElementShortName">S_AXI_ARADDR[22:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ARADDR[22:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ARLEN" type="array">
      <obj_property name="ElementShortName">S_AXI_ARLEN[7:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ARLEN[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ARSIZE" type="array">
      <obj_property name="ElementShortName">S_AXI_ARSIZE[2:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ARSIZE[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ARBURST" type="array">
      <obj_property name="ElementShortName">S_AXI_ARBURST[1:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ARBURST[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ARLOCK" type="logic">
      <obj_property name="ElementShortName">S_AXI_ARLOCK</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ARLOCK</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ARCACHE" type="array">
      <obj_property name="ElementShortName">S_AXI_ARCACHE[3:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ARCACHE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ARPROT" type="array">
      <obj_property name="ElementShortName">S_AXI_ARPROT[2:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ARPROT[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ARQOS" type="array">
      <obj_property name="ElementShortName">S_AXI_ARQOS[3:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ARQOS[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ARREGION" type="array">
      <obj_property name="ElementShortName">S_AXI_ARREGION[3:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ARREGION[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ARUSER" type="array">
      <obj_property name="ElementShortName">S_AXI_ARUSER[0:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ARUSER[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ARVALID" type="logic">
      <obj_property name="ElementShortName">S_AXI_ARVALID</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ARVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_ARREADY" type="logic">
      <obj_property name="ElementShortName">S_AXI_ARREADY</obj_property>
      <obj_property name="ObjectShortName">S_AXI_ARREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_RID" type="array">
      <obj_property name="ElementShortName">S_AXI_RID[2:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_RID[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_RDATA" type="array">
      <obj_property name="ElementShortName">S_AXI_RDATA[63:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_RDATA[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_RRESP" type="array">
      <obj_property name="ElementShortName">S_AXI_RRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_RRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_RLAST" type="logic">
      <obj_property name="ElementShortName">S_AXI_RLAST</obj_property>
      <obj_property name="ObjectShortName">S_AXI_RLAST</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_RUSER" type="array">
      <obj_property name="ElementShortName">S_AXI_RUSER[0:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_RUSER[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_RVALID" type="logic">
      <obj_property name="ElementShortName">S_AXI_RVALID</obj_property>
      <obj_property name="ObjectShortName">S_AXI_RVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/S_AXI_RREADY" type="logic">
      <obj_property name="ElementShortName">S_AXI_RREADY</obj_property>
      <obj_property name="ObjectShortName">S_AXI_RREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_awaddr" type="array">
      <obj_property name="ElementShortName">axi_awaddr[22:0]</obj_property>
      <obj_property name="ObjectShortName">axi_awaddr[22:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_awready" type="logic">
      <obj_property name="ElementShortName">axi_awready</obj_property>
      <obj_property name="ObjectShortName">axi_awready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_wready" type="logic">
      <obj_property name="ElementShortName">axi_wready</obj_property>
      <obj_property name="ObjectShortName">axi_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_bresp" type="array">
      <obj_property name="ElementShortName">axi_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">axi_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_buser" type="array">
      <obj_property name="ElementShortName">axi_buser[0:0]</obj_property>
      <obj_property name="ObjectShortName">axi_buser[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_bvalid" type="logic">
      <obj_property name="ElementShortName">axi_bvalid</obj_property>
      <obj_property name="ObjectShortName">axi_bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_araddr" type="array">
      <obj_property name="ElementShortName">axi_araddr[22:0]</obj_property>
      <obj_property name="ObjectShortName">axi_araddr[22:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_arready" type="logic">
      <obj_property name="ElementShortName">axi_arready</obj_property>
      <obj_property name="ObjectShortName">axi_arready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_rdata" type="array">
      <obj_property name="ElementShortName">axi_rdata[63:0]</obj_property>
      <obj_property name="ObjectShortName">axi_rdata[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_rresp" type="array">
      <obj_property name="ElementShortName">axi_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">axi_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_rlast" type="logic">
      <obj_property name="ElementShortName">axi_rlast</obj_property>
      <obj_property name="ObjectShortName">axi_rlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_ruser" type="array">
      <obj_property name="ElementShortName">axi_ruser[0:0]</obj_property>
      <obj_property name="ObjectShortName">axi_ruser[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_rvalid" type="logic">
      <obj_property name="ElementShortName">axi_rvalid</obj_property>
      <obj_property name="ObjectShortName">axi_rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/aw_wrap_en" type="logic">
      <obj_property name="ElementShortName">aw_wrap_en</obj_property>
      <obj_property name="ObjectShortName">aw_wrap_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/ar_wrap_en" type="logic">
      <obj_property name="ElementShortName">ar_wrap_en</obj_property>
      <obj_property name="ObjectShortName">ar_wrap_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/aw_wrap_size" type="array">
      <obj_property name="ElementShortName">aw_wrap_size[31:0]</obj_property>
      <obj_property name="ObjectShortName">aw_wrap_size[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/ar_wrap_size" type="array">
      <obj_property name="ElementShortName">ar_wrap_size[31:0]</obj_property>
      <obj_property name="ObjectShortName">ar_wrap_size[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_awv_awr_flag" type="logic">
      <obj_property name="ElementShortName">axi_awv_awr_flag</obj_property>
      <obj_property name="ObjectShortName">axi_awv_awr_flag</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_arv_arr_flag" type="logic">
      <obj_property name="ElementShortName">axi_arv_arr_flag</obj_property>
      <obj_property name="ObjectShortName">axi_arv_arr_flag</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_awlen_cntr" type="array">
      <obj_property name="ElementShortName">axi_awlen_cntr[7:0]</obj_property>
      <obj_property name="ObjectShortName">axi_awlen_cntr[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_arlen_cntr" type="array">
      <obj_property name="ElementShortName">axi_arlen_cntr[7:0]</obj_property>
      <obj_property name="ObjectShortName">axi_arlen_cntr[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_arburst" type="array">
      <obj_property name="ElementShortName">axi_arburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">axi_arburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_awburst" type="array">
      <obj_property name="ElementShortName">axi_awburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">axi_awburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_arlen" type="array">
      <obj_property name="ElementShortName">axi_arlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">axi_arlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_awlen" type="array">
      <obj_property name="ElementShortName">axi_awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">axi_awlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/state" type="array">
      <obj_property name="ElementShortName">state[1:0]</obj_property>
      <obj_property name="ObjectShortName">state[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/next_address" type="logic">
      <obj_property name="ElementShortName">next_address</obj_property>
      <obj_property name="ObjectShortName">next_address</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/sram_address" type="array">
      <obj_property name="ElementShortName">sram_address[19:0]</obj_property>
      <obj_property name="ObjectShortName">sram_address[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/start_read" type="logic">
      <obj_property name="ElementShortName">start_read</obj_property>
      <obj_property name="ObjectShortName">start_read</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/start_write" type="logic">
      <obj_property name="ElementShortName">start_write</obj_property>
      <obj_property name="ObjectShortName">start_write</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/final_addr" type="logic">
      <obj_property name="ElementShortName">final_addr</obj_property>
      <obj_property name="ObjectShortName">final_addr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/sram_writing" type="logic">
      <obj_property name="ElementShortName">sram_writing</obj_property>
      <obj_property name="ObjectShortName">sram_writing</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/sram_writing_data" type="array">
      <obj_property name="ElementShortName">sram_writing_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">sram_writing_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/axi_sram_mask" type="array">
      <obj_property name="ElementShortName">axi_sram_mask[7:0]</obj_property>
      <obj_property name="ObjectShortName">axi_sram_mask[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/sram_state" type="array">
      <obj_property name="ElementShortName">sram_state[4:0]</obj_property>
      <obj_property name="ObjectShortName">sram_state[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/stored_be" type="array">
      <obj_property name="ElementShortName">stored_be[7:0]</obj_property>
      <obj_property name="ObjectShortName">stored_be[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/last_read_data" type="array">
      <obj_property name="ElementShortName">last_read_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">last_read_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/last_is_last" type="logic">
      <obj_property name="ElementShortName">last_is_last</obj_property>
      <obj_property name="ObjectShortName">last_is_last</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/C_S_AXI_ID_WIDTH" type="array">
      <obj_property name="ElementShortName">C_S_AXI_ID_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">C_S_AXI_ID_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/fin_to_idle" type="logic">
      <obj_property name="ElementShortName">fin_to_idle</obj_property>
      <obj_property name="ObjectShortName">fin_to_idle</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider19487">
      <obj_property name="label">getaddr</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/awaddr" type="array">
      <obj_property name="ElementShortName">awaddr[22:0]</obj_property>
      <obj_property name="ObjectShortName">awaddr[22:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/awlen" type="array">
      <obj_property name="ElementShortName">awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/awsize" type="array">
      <obj_property name="ElementShortName">awsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/awburst" type="array">
      <obj_property name="ElementShortName">awburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">awburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/awvalid" type="logic">
      <obj_property name="ElementShortName">awvalid</obj_property>
      <obj_property name="ObjectShortName">awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/awready" type="logic">
      <obj_property name="ElementShortName">awready</obj_property>
      <obj_property name="ObjectShortName">awready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/araddr" type="array">
      <obj_property name="ElementShortName">araddr[22:0]</obj_property>
      <obj_property name="ObjectShortName">araddr[22:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/arlen" type="array">
      <obj_property name="ElementShortName">arlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/arsize" type="array">
      <obj_property name="ElementShortName">arsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/arburst" type="array">
      <obj_property name="ElementShortName">arburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">arburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/arvalid" type="logic">
      <obj_property name="ElementShortName">arvalid</obj_property>
      <obj_property name="ObjectShortName">arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/arready" type="logic">
      <obj_property name="ElementShortName">arready</obj_property>
      <obj_property name="ObjectShortName">arready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/next_address" type="logic">
      <obj_property name="ElementShortName">next_address</obj_property>
      <obj_property name="ObjectShortName">next_address</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/sram_address" type="array">
      <obj_property name="ElementShortName">sram_address[19:0]</obj_property>
      <obj_property name="ObjectShortName">sram_address[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/sram_be" type="array">
      <obj_property name="ElementShortName">sram_be[7:0]</obj_property>
      <obj_property name="ObjectShortName">sram_be[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/start_read" type="logic">
      <obj_property name="ElementShortName">start_read</obj_property>
      <obj_property name="ObjectShortName">start_read</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/start_write" type="logic">
      <obj_property name="ElementShortName">start_write</obj_property>
      <obj_property name="ObjectShortName">start_write</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/final_addr" type="logic">
      <obj_property name="ElementShortName">final_addr</obj_property>
      <obj_property name="ObjectShortName">final_addr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/fin_to_idle" type="logic">
      <obj_property name="ElementShortName">fin_to_idle</obj_property>
      <obj_property name="ObjectShortName">fin_to_idle</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/state" type="array">
      <obj_property name="ElementShortName">state[7:0]</obj_property>
      <obj_property name="ObjectShortName">state[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/curr_addr" type="array">
      <obj_property name="ElementShortName">curr_addr[22:0]</obj_property>
      <obj_property name="ObjectShortName">curr_addr[22:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/next_step_addr" type="array">
      <obj_property name="ElementShortName">next_step_addr[22:0]</obj_property>
      <obj_property name="ObjectShortName">next_step_addr[22:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/addr" type="array">
      <obj_property name="ElementShortName">addr[22:0]</obj_property>
      <obj_property name="ObjectShortName">addr[22:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/burst" type="array">
      <obj_property name="ElementShortName">burst[1:0]</obj_property>
      <obj_property name="ObjectShortName">burst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/size" type="array">
      <obj_property name="ElementShortName">size[2:0]</obj_property>
      <obj_property name="ObjectShortName">size[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/len" type="array">
      <obj_property name="ElementShortName">len[7:0]</obj_property>
      <obj_property name="ObjectShortName">len[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/orig_len" type="array">
      <obj_property name="ElementShortName">orig_len[7:0]</obj_property>
      <obj_property name="ObjectShortName">orig_len[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/wrap_mask" type="array">
      <obj_property name="ElementShortName">wrap_mask[22:0]</obj_property>
      <obj_property name="ObjectShortName">wrap_mask[22:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/IDLE" type="array">
      <obj_property name="ElementShortName">IDLE[31:0]</obj_property>
      <obj_property name="ObjectShortName">IDLE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/ACT" type="array">
      <obj_property name="ElementShortName">ACT[31:0]</obj_property>
      <obj_property name="ObjectShortName">ACT[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/FIN" type="array">
      <obj_property name="ElementShortName">FIN[31:0]</obj_property>
      <obj_property name="ObjectShortName">FIN[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/FIX" type="array">
      <obj_property name="ElementShortName">FIX[31:0]</obj_property>
      <obj_property name="ObjectShortName">FIX[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/INCR" type="array">
      <obj_property name="ElementShortName">INCR[31:0]</obj_property>
      <obj_property name="ObjectShortName">INCR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/WRAP" type="array">
      <obj_property name="ElementShortName">WRAP[31:0]</obj_property>
      <obj_property name="ObjectShortName">WRAP[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider14842">
      <obj_property name="label">IFControl</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_controller_0/inst/rob_commit" type="logic">
      <obj_property name="ElementShortName">rob_commit</obj_property>
      <obj_property name="ObjectShortName">rob_commit</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_controller_0/inst/rob_bpfail" type="logic">
      <obj_property name="ElementShortName">rob_bpfail</obj_property>
      <obj_property name="ObjectShortName">rob_bpfail</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_controller_0/inst/rob_bpfail_target" type="array">
      <obj_property name="ElementShortName">rob_bpfail_target[63:0]</obj_property>
      <obj_property name="ObjectShortName">rob_bpfail_target[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_controller_0/inst/bp_needjump" type="logic">
      <obj_property name="ElementShortName">bp_needjump</obj_property>
      <obj_property name="ObjectShortName">bp_needjump</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_controller_0/inst/bp_jump_target" type="array">
      <obj_property name="ElementShortName">bp_jump_target[63:0]</obj_property>
      <obj_property name="ObjectShortName">bp_jump_target[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_controller_0/inst/pc_flush" type="logic">
      <obj_property name="ElementShortName">pc_flush</obj_property>
      <obj_property name="ObjectShortName">pc_flush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_controller_0/inst/pc_flush_addr" type="array">
      <obj_property name="ElementShortName">pc_flush_addr[63:0]</obj_property>
      <obj_property name="ObjectShortName">pc_flush_addr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_controller_0/inst/if_tlb_flush" type="logic">
      <obj_property name="ElementShortName">if_tlb_flush</obj_property>
      <obj_property name="ObjectShortName">if_tlb_flush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_controller_0/inst/if_mem_flush" type="logic">
      <obj_property name="ElementShortName">if_mem_flush</obj_property>
      <obj_property name="ObjectShortName">if_mem_flush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/if_controller_0/inst/if_queue_flush" type="logic">
      <obj_property name="ElementShortName">if_queue_flush</obj_property>
      <obj_property name="ObjectShortName">if_queue_flush</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider11556">
      <obj_property name="label">JumpPred</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/do_jp" type="logic">
      <obj_property name="ElementShortName">do_jp</obj_property>
      <obj_property name="ObjectShortName">do_jp</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/is_jal" type="logic">
      <obj_property name="ElementShortName">is_jal</obj_property>
      <obj_property name="ObjectShortName">is_jal</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/is_jalr" type="logic">
      <obj_property name="ElementShortName">is_jalr</obj_property>
      <obj_property name="ObjectShortName">is_jalr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/val_rs1" type="array">
      <obj_property name="ElementShortName">val_rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">val_rs1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/val_rd" type="array">
      <obj_property name="ElementShortName">val_rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">val_rd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras_push_item" type="array">
      <obj_property name="ElementShortName">ras_push_item[63:0]</obj_property>
      <obj_property name="ObjectShortName">ras_push_item[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras_next_address" type="array">
      <obj_property name="ElementShortName">ras_next_address[63:0]</obj_property>
      <obj_property name="ObjectShortName">ras_next_address[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/forward_index" type="array">
      <obj_property name="ElementShortName">forward_index[4:0]</obj_property>
      <obj_property name="ObjectShortName">forward_index[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/forward_value" type="array">
      <obj_property name="ElementShortName">forward_value[63:0]</obj_property>
      <obj_property name="ObjectShortName">forward_value[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/do_commit" type="logic">
      <obj_property name="ElementShortName">do_commit</obj_property>
      <obj_property name="ObjectShortName">do_commit</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/commit_is_jal" type="logic">
      <obj_property name="ElementShortName">commit_is_jal</obj_property>
      <obj_property name="ObjectShortName">commit_is_jal</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/commit_is_jalr" type="logic">
      <obj_property name="ElementShortName">commit_is_jalr</obj_property>
      <obj_property name="ObjectShortName">commit_is_jalr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/commit_val_rs1" type="array">
      <obj_property name="ElementShortName">commit_val_rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">commit_val_rs1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/commit_val_rd" type="array">
      <obj_property name="ElementShortName">commit_val_rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">commit_val_rd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras_commit_push_item" type="array">
      <obj_property name="ElementShortName">ras_commit_push_item[63:0]</obj_property>
      <obj_property name="ObjectShortName">ras_commit_push_item[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras_commit_flush" type="logic">
      <obj_property name="ElementShortName">ras_commit_flush</obj_property>
      <obj_property name="ObjectShortName">ras_commit_flush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras_pop" type="logic">
      <obj_property name="ElementShortName">ras_pop</obj_property>
      <obj_property name="ObjectShortName">ras_pop</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras_push" type="logic">
      <obj_property name="ElementShortName">ras_push</obj_property>
      <obj_property name="ObjectShortName">ras_push</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras_pop" type="logic">
      <obj_property name="ElementShortName">shadow_ras_pop</obj_property>
      <obj_property name="ObjectShortName">shadow_ras_pop</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras_push" type="logic">
      <obj_property name="ElementShortName">shadow_ras_push</obj_property>
      <obj_property name="ObjectShortName">shadow_ras_push</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/rd_link" type="logic">
      <obj_property name="ElementShortName">rd_link</obj_property>
      <obj_property name="ObjectShortName">rd_link</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/rs1_link" type="logic">
      <obj_property name="ElementShortName">rs1_link</obj_property>
      <obj_property name="ObjectShortName">rs1_link</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/commit_rd_link" type="logic">
      <obj_property name="ElementShortName">commit_rd_link</obj_property>
      <obj_property name="ObjectShortName">commit_rd_link</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/commit_rs1_link" type="logic">
      <obj_property name="ElementShortName">commit_rs1_link</obj_property>
      <obj_property name="ObjectShortName">commit_rs1_link</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras" type="array">
      <obj_property name="ElementShortName">ras[0:31][63:0]</obj_property>
      <obj_property name="ObjectShortName">ras[0:31][63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras_top" type="array">
      <obj_property name="ElementShortName">ras_top[4:0]</obj_property>
      <obj_property name="ObjectShortName">ras_top[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras_counter" type="array">
      <obj_property name="ElementShortName">ras_counter[5:0]</obj_property>
      <obj_property name="ObjectShortName">ras_counter[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras" type="array">
      <obj_property name="ElementShortName">shadow_ras[0:31][63:0]</obj_property>
      <obj_property name="ObjectShortName">shadow_ras[0:31][63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras_top" type="array">
      <obj_property name="ElementShortName">shadow_ras_top[4:0]</obj_property>
      <obj_property name="ObjectShortName">shadow_ras_top[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras_counter" type="array">
      <obj_property name="ElementShortName">shadow_ras_counter[5:0]</obj_property>
      <obj_property name="ObjectShortName">shadow_ras_counter[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider343">
      <obj_property name="label">Decoder</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/current_inst" type="array">
      <obj_property name="ElementShortName">current_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">current_inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/pc" type="array">
      <obj_property name="ElementShortName">pc[63:0]</obj_property>
      <obj_property name="ObjectShortName">pc[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/exception" type="array">
      <obj_property name="ElementShortName">exception[7:0]</obj_property>
      <obj_property name="ObjectShortName">exception[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/bp_result_branch" type="logic">
      <obj_property name="ElementShortName">bp_result_branch</obj_property>
      <obj_property name="ObjectShortName">bp_result_branch</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/bp_result_jump" type="array">
      <obj_property name="ElementShortName">bp_result_jump[63:0]</obj_property>
      <obj_property name="ObjectShortName">bp_result_jump[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded" type="array">
      <obj_property name="ElementShortName">decoded[229:0]</obj_property>
      <obj_property name="ObjectShortName">decoded[229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/do_jp" type="logic">
      <obj_property name="ElementShortName">do_jp</obj_property>
      <obj_property name="ObjectShortName">do_jp</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/jp_is_jal" type="logic">
      <obj_property name="ElementShortName">jp_is_jal</obj_property>
      <obj_property name="ObjectShortName">jp_is_jal</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/jp_is_jalr" type="logic">
      <obj_property name="ElementShortName">jp_is_jalr</obj_property>
      <obj_property name="ObjectShortName">jp_is_jalr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/bp_branch_taken_target" type="array">
      <obj_property name="ElementShortName">bp_branch_taken_target[63:0]</obj_property>
      <obj_property name="ObjectShortName">bp_branch_taken_target[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/jp_val_rs1" type="array">
      <obj_property name="ElementShortName">jp_val_rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">jp_val_rs1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/jp_val_rd" type="array">
      <obj_property name="ElementShortName">jp_val_rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">jp_val_rd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/bp_need_jump" type="logic">
      <obj_property name="ElementShortName">bp_need_jump</obj_property>
      <obj_property name="ObjectShortName">bp_need_jump</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/bp_result" type="array">
      <obj_property name="ElementShortName">bp_result[63:0]</obj_property>
      <obj_property name="ObjectShortName">bp_result[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/inst" type="array">
      <obj_property name="ElementShortName">inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/immediate" type="array">
      <obj_property name="ElementShortName">immediate[63:0]</obj_property>
      <obj_property name="ObjectShortName">immediate[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/imm_i" type="array">
      <obj_property name="ElementShortName">imm_i[63:0]</obj_property>
      <obj_property name="ObjectShortName">imm_i[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/imm_s" type="array">
      <obj_property name="ElementShortName">imm_s[63:0]</obj_property>
      <obj_property name="ObjectShortName">imm_s[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/imm_b" type="array">
      <obj_property name="ElementShortName">imm_b[63:0]</obj_property>
      <obj_property name="ObjectShortName">imm_b[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/imm_u" type="array">
      <obj_property name="ElementShortName">imm_u[63:0]</obj_property>
      <obj_property name="ObjectShortName">imm_u[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/imm_j" type="array">
      <obj_property name="ElementShortName">imm_j[63:0]</obj_property>
      <obj_property name="ObjectShortName">imm_j[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/imm_type" type="array">
      <obj_property name="ElementShortName">imm_type[2:0]</obj_property>
      <obj_property name="ObjectShortName">imm_type[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/bp_is_branch" type="logic">
      <obj_property name="ElementShortName">bp_is_branch</obj_property>
      <obj_property name="ObjectShortName">bp_is_branch</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/rd" type="array">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/rs1" type="array">
      <obj_property name="ElementShortName">rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/rs2" type="array">
      <obj_property name="ElementShortName">rs2[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/rs3" type="array">
      <obj_property name="ElementShortName">rs3[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs3[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/aqrl" type="array">
      <obj_property name="ElementShortName">aqrl[1:0]</obj_property>
      <obj_property name="ObjectShortName">aqrl[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/fm" type="array">
      <obj_property name="ElementShortName">fm[3:0]</obj_property>
      <obj_property name="ObjectShortName">fm[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/pred" type="array">
      <obj_property name="ElementShortName">pred[3:0]</obj_property>
      <obj_property name="ObjectShortName">pred[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/succ" type="array">
      <obj_property name="ElementShortName">succ[3:0]</obj_property>
      <obj_property name="ObjectShortName">succ[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/rm" type="array">
      <obj_property name="ElementShortName">rm[2:0]</obj_property>
      <obj_property name="ObjectShortName">rm[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/funct3" type="array">
      <obj_property name="ElementShortName">funct3[2:0]</obj_property>
      <obj_property name="ObjectShortName">funct3[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/imm20" type="array">
      <obj_property name="ElementShortName">imm20[19:0]</obj_property>
      <obj_property name="ObjectShortName">imm20[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/jimm20" type="array">
      <obj_property name="ElementShortName">jimm20[19:0]</obj_property>
      <obj_property name="ObjectShortName">jimm20[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/imm12" type="array">
      <obj_property name="ElementShortName">imm12[11:0]</obj_property>
      <obj_property name="ObjectShortName">imm12[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/imm12hi" type="array">
      <obj_property name="ElementShortName">imm12hi[6:0]</obj_property>
      <obj_property name="ObjectShortName">imm12hi[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/bimm12hi" type="array">
      <obj_property name="ElementShortName">bimm12hi[6:0]</obj_property>
      <obj_property name="ObjectShortName">bimm12hi[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/imm12lo" type="array">
      <obj_property name="ElementShortName">imm12lo[4:0]</obj_property>
      <obj_property name="ObjectShortName">imm12lo[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/bimm12lo" type="array">
      <obj_property name="ElementShortName">bimm12lo[4:0]</obj_property>
      <obj_property name="ObjectShortName">bimm12lo[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/zimm" type="array">
      <obj_property name="ElementShortName">zimm[4:0]</obj_property>
      <obj_property name="ObjectShortName">zimm[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/shamt" type="array">
      <obj_property name="ElementShortName">shamt[5:0]</obj_property>
      <obj_property name="ObjectShortName">shamt[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/shamtw" type="array">
      <obj_property name="ElementShortName">shamtw[4:0]</obj_property>
      <obj_property name="ObjectShortName">shamtw[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded_rs_type" type="array">
      <obj_property name="ElementShortName">decoded_rs_type[7:0]</obj_property>
      <obj_property name="ObjectShortName">decoded_rs_type[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded_fu_type" type="array">
      <obj_property name="ElementShortName">decoded_fu_type[7:0]</obj_property>
      <obj_property name="ObjectShortName">decoded_fu_type[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded_rs" type="array">
      <obj_property name="ElementShortName">decoded_rs[15:0]</obj_property>
      <obj_property name="ObjectShortName">decoded_rs[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded_rt" type="array">
      <obj_property name="ElementShortName">decoded_rt[15:0]</obj_property>
      <obj_property name="ObjectShortName">decoded_rt[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded_immediate" type="array">
      <obj_property name="ElementShortName">decoded_immediate[63:0]</obj_property>
      <obj_property name="ObjectShortName">decoded_immediate[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded_rd" type="array">
      <obj_property name="ElementShortName">decoded_rd[15:0]</obj_property>
      <obj_property name="ObjectShortName">decoded_rd[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded_flags_valid" type="logic">
      <obj_property name="ElementShortName">decoded_flags_valid</obj_property>
      <obj_property name="ObjectShortName">decoded_flags_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded_flags_branch" type="logic">
      <obj_property name="ElementShortName">decoded_flags_branch</obj_property>
      <obj_property name="ObjectShortName">decoded_flags_branch</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded_flags_jump" type="logic">
      <obj_property name="ElementShortName">decoded_flags_jump</obj_property>
      <obj_property name="ObjectShortName">decoded_flags_jump</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded_flags_bp" type="logic">
      <obj_property name="ElementShortName">decoded_flags_bp</obj_property>
      <obj_property name="ObjectShortName">decoded_flags_bp</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded_flags_write_csr_float" type="logic">
      <obj_property name="ElementShortName">decoded_flags_write_csr_float</obj_property>
      <obj_property name="ObjectShortName">decoded_flags_write_csr_float</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded_flags_load" type="logic">
      <obj_property name="ElementShortName">decoded_flags_load</obj_property>
      <obj_property name="ObjectShortName">decoded_flags_load</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded_flags_store" type="logic">
      <obj_property name="ElementShortName">decoded_flags_store</obj_property>
      <obj_property name="ObjectShortName">decoded_flags_store</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/decoded_flags_wordop" type="logic">
      <obj_property name="ElementShortName">decoded_flags_wordop</obj_property>
      <obj_property name="ObjectShortName">decoded_flags_wordop</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/ImmI" type="array">
      <obj_property name="ElementShortName">ImmI[31:0]</obj_property>
      <obj_property name="ObjectShortName">ImmI[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/ImmS" type="array">
      <obj_property name="ElementShortName">ImmS[31:0]</obj_property>
      <obj_property name="ObjectShortName">ImmS[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/ImmB" type="array">
      <obj_property name="ElementShortName">ImmB[31:0]</obj_property>
      <obj_property name="ObjectShortName">ImmB[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/ImmU" type="array">
      <obj_property name="ElementShortName">ImmU[31:0]</obj_property>
      <obj_property name="ObjectShortName">ImmU[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/decoder_0/inst/ImmJ" type="array">
      <obj_property name="ElementShortName">ImmJ[31:0]</obj_property>
      <obj_property name="ObjectShortName">ImmJ[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider2259">
      <obj_property name="label">BP</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/branch_predictor_0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/branch_predictor_0/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/branch_predictor_0/bp" type="logic">
      <obj_property name="ElementShortName">bp</obj_property>
      <obj_property name="ObjectShortName">bp</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/branch_predictor_0/bp_commit" type="logic">
      <obj_property name="ElementShortName">bp_commit</obj_property>
      <obj_property name="ObjectShortName">bp_commit</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/branch_predictor_0/bp_isbranch" type="logic">
      <obj_property name="ElementShortName">bp_isbranch</obj_property>
      <obj_property name="ObjectShortName">bp_isbranch</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUFrontEnd/branch_predictor_0/bp_commit_result" type="logic">
      <obj_property name="ElementShortName">bp_commit_result</obj_property>
      <obj_property name="ObjectShortName">bp_commit_result</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider4182">
      <obj_property name="label">Dispatcher</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_input" type="array">
      <obj_property name="ElementShortName">decoder_input[229:0]</obj_property>
      <obj_property name="ObjectShortName">decoder_input[229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_valid" type="logic">
      <obj_property name="ElementShortName">decoder_valid</obj_property>
      <obj_property name="ObjectShortName">decoder_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decoder_pop" type="logic">
      <obj_property name="ElementShortName">decoder_pop</obj_property>
      <obj_property name="ObjectShortName">decoder_pop</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/reissue_input" type="array">
      <obj_property name="ElementShortName">reissue_input[229:0]</obj_property>
      <obj_property name="ObjectShortName">reissue_input[229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/reissue_valid" type="logic">
      <obj_property name="ElementShortName">reissue_valid</obj_property>
      <obj_property name="ObjectShortName">reissue_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/reissue_next" type="logic">
      <obj_property name="ElementShortName">reissue_next</obj_property>
      <obj_property name="ObjectShortName">reissue_next</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/can_dispatch" type="logic">
      <obj_property name="ElementShortName">can_dispatch</obj_property>
      <obj_property name="ObjectShortName">can_dispatch</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rob_ready" type="logic">
      <obj_property name="ElementShortName">rob_ready</obj_property>
      <obj_property name="ObjectShortName">rob_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_ready" type="logic">
      <obj_property name="ElementShortName">rs_ready</obj_property>
      <obj_property name="ObjectShortName">rs_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/decode_result" type="array">
      <obj_property name="ElementShortName">decode_result[229:0]</obj_property>
      <obj_property name="ObjectShortName">decode_result[229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_dependency" type="array">
      <obj_property name="ElementShortName">rs_register_dependency[5:0]</obj_property>
      <obj_property name="ObjectShortName">rs_register_dependency[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rt_register_dependency" type="array">
      <obj_property name="ElementShortName">rt_register_dependency[5:0]</obj_property>
      <obj_property name="ObjectShortName">rt_register_dependency[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rd_register_target" type="array">
      <obj_property name="ElementShortName">rd_register_target[5:0]</obj_property>
      <obj_property name="ObjectShortName">rd_register_target[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_register_value" type="array">
      <obj_property name="ElementShortName">rs_register_value[63:0]</obj_property>
      <obj_property name="ObjectShortName">rs_register_value[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rt_register_value" type="array">
      <obj_property name="ElementShortName">rt_register_value[63:0]</obj_property>
      <obj_property name="ObjectShortName">rt_register_value[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rs_value" type="array">
      <obj_property name="ElementShortName">rs_value[63:0]</obj_property>
      <obj_property name="ObjectShortName">rs_value[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rt_value" type="array">
      <obj_property name="ElementShortName">rt_value[63:0]</obj_property>
      <obj_property name="ObjectShortName">rt_value[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/start_reissue" type="logic">
      <obj_property name="ElementShortName">start_reissue</obj_property>
      <obj_property name="ObjectShortName">start_reissue</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/rob_empty" type="logic">
      <obj_property name="ElementShortName">rob_empty</obj_property>
      <obj_property name="ObjectShortName">rob_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/dispatcher_0/store_queue_ready" type="logic">
      <obj_property name="ElementShortName">store_queue_ready</obj_property>
      <obj_property name="ObjectShortName">store_queue_ready</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider4143">
      <obj_property name="label">ROB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/cdb" type="array">
      <obj_property name="ElementShortName">cdb[149:0]</obj_property>
      <obj_property name="ObjectShortName">cdb[149:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/din" type="array">
      <obj_property name="ElementShortName">din[229:0]</obj_property>
      <obj_property name="ObjectShortName">din[229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/new_dependency_mask" type="array">
      <obj_property name="ElementShortName">new_dependency_mask[15:0]</obj_property>
      <obj_property name="ObjectShortName">new_dependency_mask[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/push" type="logic">
      <obj_property name="ElementShortName">push</obj_property>
      <obj_property name="ObjectShortName">push</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_full" type="logic">
      <obj_property name="ElementShortName">rob_full</obj_property>
      <obj_property name="ObjectShortName">rob_full</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_empty" type="logic">
      <obj_property name="ElementShortName">rob_empty</obj_property>
      <obj_property name="ObjectShortName">rob_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/search_line_0" type="array">
      <obj_property name="ElementShortName">search_line_0[3:0]</obj_property>
      <obj_property name="ObjectShortName">search_line_0[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/search_result_0" type="array">
      <obj_property name="ElementShortName">search_result_0[63:0]</obj_property>
      <obj_property name="ObjectShortName">search_result_0[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/search_ready_0" type="logic">
      <obj_property name="ElementShortName">search_ready_0</obj_property>
      <obj_property name="ObjectShortName">search_ready_0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/search_line_1" type="array">
      <obj_property name="ElementShortName">search_line_1[3:0]</obj_property>
      <obj_property name="ObjectShortName">search_line_1[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/search_result_1" type="array">
      <obj_property name="ElementShortName">search_result_1[63:0]</obj_property>
      <obj_property name="ObjectShortName">search_result_1[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/search_ready_1" type="logic">
      <obj_property name="ElementShortName">search_ready_1</obj_property>
      <obj_property name="ObjectShortName">search_ready_1</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/start_reissue" type="logic">
      <obj_property name="ElementShortName">start_reissue</obj_property>
      <obj_property name="ObjectShortName">start_reissue</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/reissue" type="logic">
      <obj_property name="ElementShortName">reissue</obj_property>
      <obj_property name="ObjectShortName">reissue</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/reissue_next" type="logic">
      <obj_property name="ElementShortName">reissue_next</obj_property>
      <obj_property name="ObjectShortName">reissue_next</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/reissue_args" type="array">
      <obj_property name="ElementShortName">reissue_args[229:0]</obj_property>
      <obj_property name="ObjectShortName">reissue_args[229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/do_commit" type="logic">
      <obj_property name="ElementShortName">do_commit</obj_property>
      <obj_property name="ObjectShortName">do_commit</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_regwrite_index" type="array">
      <obj_property name="ElementShortName">commit_regwrite_index[5:0]</obj_property>
      <obj_property name="ObjectShortName">commit_regwrite_index[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_regwrite_value" type="array">
      <obj_property name="ElementShortName">commit_regwrite_value[63:0]</obj_property>
      <obj_property name="ObjectShortName">commit_regwrite_value[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_line" type="array">
      <obj_property name="ElementShortName">commit_line[3:0]</obj_property>
      <obj_property name="ObjectShortName">commit_line[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_jump_address" type="array">
      <obj_property name="ElementShortName">commit_jump_address[63:0]</obj_property>
      <obj_property name="ObjectShortName">commit_jump_address[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_float_exception" type="array">
      <obj_property name="ElementShortName">commit_float_exception[4:0]</obj_property>
      <obj_property name="ObjectShortName">commit_float_exception[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_exception" type="array">
      <obj_property name="ElementShortName">commit_exception[7:0]</obj_property>
      <obj_property name="ObjectShortName">commit_exception[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_load_speculation_failed" type="logic">
      <obj_property name="ElementShortName">commit_load_speculation_failed</obj_property>
      <obj_property name="ObjectShortName">commit_load_speculation_failed</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_store" type="logic">
      <obj_property name="ElementShortName">commit_store</obj_property>
      <obj_property name="ObjectShortName">commit_store</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/can_commit_storequeue" type="logic">
      <obj_property name="ElementShortName">can_commit_storequeue</obj_property>
      <obj_property name="ObjectShortName">can_commit_storequeue</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_bpfailed" type="logic">
      <obj_property name="ElementShortName">commit_bpfailed</obj_property>
      <obj_property name="ObjectShortName">commit_bpfailed</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_next_item" type="array">
      <obj_property name="ElementShortName">rob_next_item[3:0]</obj_property>
      <obj_property name="ObjectShortName">rob_next_item[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_not_full" type="logic">
      <obj_property name="ElementShortName">rob_not_full</obj_property>
      <obj_property name="ObjectShortName">rob_not_full</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_isbranch" type="logic">
      <obj_property name="ElementShortName">commit_isbranch</obj_property>
      <obj_property name="ObjectShortName">commit_isbranch</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_branchret" type="logic">
      <obj_property name="ElementShortName">commit_branchret</obj_property>
      <obj_property name="ObjectShortName">commit_branchret</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_isjal" type="logic">
      <obj_property name="ElementShortName">commit_isjal</obj_property>
      <obj_property name="ObjectShortName">commit_isjal</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_isjalr" type="logic">
      <obj_property name="ElementShortName">commit_isjalr</obj_property>
      <obj_property name="ObjectShortName">commit_isjalr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_val_rs1" type="array">
      <obj_property name="ElementShortName">commit_val_rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">commit_val_rs1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_val_rd" type="array">
      <obj_property name="ElementShortName">commit_val_rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">commit_val_rd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/commit_ras_commit_push_item" type="array">
      <obj_property name="ElementShortName">commit_ras_commit_push_item[63:0]</obj_property>
      <obj_property name="ObjectShortName">commit_ras_commit_push_item[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded" type="array">
      <obj_property name="ElementShortName">rob_items_decoded[0:15][229:0]</obj_property>
      <obj_property name="ObjectShortName">rob_items_decoded[0:15][229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra" type="array">
      <obj_property name="ElementShortName">rob_items_extra[0:15][160:0]</obj_property>
      <obj_property name="ObjectShortName">rob_items_extra[0:15][160:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/pop" type="logic">
      <obj_property name="ElementShortName">pop</obj_property>
      <obj_property name="ObjectShortName">pop</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head" type="array">
      <obj_property name="ElementShortName">rob_head[3:0]</obj_property>
      <obj_property name="ObjectShortName">rob_head[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_tail" type="array">
      <obj_property name="ElementShortName">rob_tail[3:0]</obj_property>
      <obj_property name="ObjectShortName">rob_tail[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_size" type="array">
      <obj_property name="ElementShortName">rob_size[3:0]</obj_property>
      <obj_property name="ObjectShortName">rob_size[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/dependency_remover" type="array">
      <obj_property name="ElementShortName">dependency_remover[15:0]</obj_property>
      <obj_property name="ObjectShortName">dependency_remover[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/dependency_checker" type="array">
      <obj_property name="ElementShortName">dependency_checker[15:0]</obj_property>
      <obj_property name="ObjectShortName">dependency_checker[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/rob_0/inst/can_commit" type="logic">
      <obj_property name="ElementShortName">can_commit</obj_property>
      <obj_property name="ObjectShortName">can_commit</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider5756">
      <obj_property name="label">ReserveStation</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/rst_startreissue" type="logic">
      <obj_property name="ElementShortName">rst_startreissue</obj_property>
      <obj_property name="ObjectShortName">rst_startreissue</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/try_reserve" type="logic">
      <obj_property name="ElementShortName">try_reserve</obj_property>
      <obj_property name="ObjectShortName">try_reserve</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/din" type="array">
      <obj_property name="ElementShortName">din[229:0]</obj_property>
      <obj_property name="ObjectShortName">din[229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/svalue" type="array">
      <obj_property name="ElementShortName">svalue[63:0]</obj_property>
      <obj_property name="ObjectShortName">svalue[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/tvalue" type="array">
      <obj_property name="ElementShortName">tvalue[63:0]</obj_property>
      <obj_property name="ObjectShortName">tvalue[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/s_isval" type="logic">
      <obj_property name="ElementShortName">s_isval</obj_property>
      <obj_property name="ObjectShortName">s_isval</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/t_isval" type="logic">
      <obj_property name="ElementShortName">t_isval</obj_property>
      <obj_property name="ObjectShortName">t_isval</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/rob_free_item" type="array">
      <obj_property name="ElementShortName">rob_free_item[3:0]</obj_property>
      <obj_property name="ObjectShortName">rob_free_item[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/known_load_mask" type="array">
      <obj_property name="ElementShortName">known_load_mask[15:0]</obj_property>
      <obj_property name="ObjectShortName">known_load_mask[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/can_reserve" type="logic">
      <obj_property name="ElementShortName">can_reserve</obj_property>
      <obj_property name="ObjectShortName">can_reserve</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/do_commit" type="logic">
      <obj_property name="ElementShortName">do_commit</obj_property>
      <obj_property name="ObjectShortName">do_commit</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/commit_loadspec_failed" type="logic">
      <obj_property name="ElementShortName">commit_loadspec_failed</obj_property>
      <obj_property name="ObjectShortName">commit_loadspec_failed</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/commit_index" type="array">
      <obj_property name="ElementShortName">commit_index[3:0]</obj_property>
      <obj_property name="ObjectShortName">commit_index[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb" type="array">
      <obj_property name="ElementShortName">cdb[149:0]</obj_property>
      <obj_property name="ObjectShortName">cdb[149:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu_din" type="array">
      <obj_property name="ElementShortName">lsu_din[301:0]</obj_property>
      <obj_property name="ObjectShortName">lsu_din[301:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu_dout" type="array">
      <obj_property name="ElementShortName">lsu_dout[145:0]</obj_property>
      <obj_property name="ObjectShortName">lsu_dout[145:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_has_data" type="array">
      <obj_property name="ElementShortName">cdb_has_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">cdb_has_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_send_data" type="array">
      <obj_property name="ElementShortName">cdb_send_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">cdb_send_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_data" type="array">
      <obj_property name="ElementShortName">cdb_data[0:15][149:0]</obj_property>
      <obj_property name="ObjectShortName">cdb_data[0:15][149:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/index" type="array">
      <obj_property name="ElementShortName">index[31:0]</obj_property>
      <obj_property name="ObjectShortName">index[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/index2" type="array">
      <obj_property name="ElementShortName">index2[31:0]</obj_property>
      <obj_property name="ObjectShortName">index2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/temp" type="array">
      <obj_property name="ElementShortName">temp[15:0]</obj_property>
      <obj_property name="ObjectShortName">temp[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu_free" type="array">
      <obj_property name="ElementShortName">alu_free[3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_free[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu_selector" type="array">
      <obj_property name="ElementShortName">alu_selector[3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_selector[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/ls_free" type="logic">
      <obj_property name="ElementShortName">ls_free</obj_property>
      <obj_property name="ObjectShortName">ls_free</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/ls_selected" type="logic">
      <obj_property name="ElementShortName">ls_selected</obj_property>
      <obj_property name="ObjectShortName">ls_selected</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/fu_input" type="array">
      <obj_property name="ElementShortName">fu_input[15:0][301:0]</obj_property>
      <obj_property name="ObjectShortName">fu_input[15:0][301:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/fu_output" type="array">
      <obj_property name="ElementShortName">fu_output[15:0][145:0]</obj_property>
      <obj_property name="ObjectShortName">fu_output[15:0][145:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider3685">
      <obj_property name="label">ALU1-fu</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/din" type="array">
      <obj_property name="ElementShortName">din[301:0]</obj_property>
      <obj_property name="ObjectShortName">din[301:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/dout" type="array">
      <obj_property name="ElementShortName">dout[145:0]</obj_property>
      <obj_property name="ObjectShortName">dout[145:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/stored_input" type="array">
      <obj_property name="ElementShortName">stored_input[301:0]</obj_property>
      <obj_property name="ObjectShortName">stored_input[301:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/rs" type="array">
      <obj_property name="ElementShortName">rs[63:0]</obj_property>
      <obj_property name="ObjectShortName">rs[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/rt" type="array">
      <obj_property name="ElementShortName">rt[63:0]</obj_property>
      <obj_property name="ObjectShortName">rt[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/value" type="array">
      <obj_property name="ElementShortName">value[63:0]</obj_property>
      <obj_property name="ObjectShortName">value[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/temp" type="array">
      <obj_property name="ElementShortName">temp[31:0]</obj_property>
      <obj_property name="ObjectShortName">temp[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider7886">
      <obj_property name="label">ALU1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/din" type="array">
      <obj_property name="ElementShortName">din[229:0]</obj_property>
      <obj_property name="ObjectShortName">din[229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/do_commit" type="logic">
      <obj_property name="ElementShortName">do_commit</obj_property>
      <obj_property name="ObjectShortName">do_commit</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/commit_loadspec_failed" type="logic">
      <obj_property name="ElementShortName">commit_loadspec_failed</obj_property>
      <obj_property name="ObjectShortName">commit_loadspec_failed</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/commit_index" type="array">
      <obj_property name="ElementShortName">commit_index[3:0]</obj_property>
      <obj_property name="ObjectShortName">commit_index[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/svalue" type="array">
      <obj_property name="ElementShortName">svalue[63:0]</obj_property>
      <obj_property name="ObjectShortName">svalue[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/tvalue" type="array">
      <obj_property name="ElementShortName">tvalue[63:0]</obj_property>
      <obj_property name="ObjectShortName">tvalue[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/s_isval" type="logic">
      <obj_property name="ElementShortName">s_isval</obj_property>
      <obj_property name="ObjectShortName">s_isval</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/t_isval" type="logic">
      <obj_property name="ElementShortName">t_isval</obj_property>
      <obj_property name="ObjectShortName">t_isval</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/rob_free_item" type="array">
      <obj_property name="ElementShortName">rob_free_item[3:0]</obj_property>
      <obj_property name="ObjectShortName">rob_free_item[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/known_load_mask" type="array">
      <obj_property name="ElementShortName">known_load_mask[15:0]</obj_property>
      <obj_property name="ObjectShortName">known_load_mask[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/can_accept" type="logic">
      <obj_property name="ElementShortName">can_accept</obj_property>
      <obj_property name="ObjectShortName">can_accept</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/will_accept" type="logic">
      <obj_property name="ElementShortName">will_accept</obj_property>
      <obj_property name="ObjectShortName">will_accept</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/emit_to_cdb" type="logic">
      <obj_property name="ElementShortName">emit_to_cdb</obj_property>
      <obj_property name="ObjectShortName">emit_to_cdb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/will_emit_to_cdb" type="logic">
      <obj_property name="ElementShortName">will_emit_to_cdb</obj_property>
      <obj_property name="ObjectShortName">will_emit_to_cdb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/cdb_in" type="array">
      <obj_property name="ElementShortName">cdb_in[149:0]</obj_property>
      <obj_property name="ObjectShortName">cdb_in[149:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/cdb_out" type="array">
      <obj_property name="ElementShortName">cdb_out[149:0]</obj_property>
      <obj_property name="ObjectShortName">cdb_out[149:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/fuinput" type="array">
      <obj_property name="ElementShortName">fuinput[301:0]</obj_property>
      <obj_property name="ObjectShortName">fuinput[301:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/fuoutput" type="array">
      <obj_property name="ElementShortName">fuoutput[145:0]</obj_property>
      <obj_property name="ObjectShortName">fuoutput[145:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/stored_output" type="array">
      <obj_property name="ElementShortName">stored_output[145:0]</obj_property>
      <obj_property name="ObjectShortName">stored_output[145:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/CalcType" type="array">
      <obj_property name="ElementShortName">CalcType[7:0]</obj_property>
      <obj_property name="ObjectShortName">CalcType[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Dependencies" type="array">
      <obj_property name="ElementShortName">Dependencies[15:0]</obj_property>
      <obj_property name="ObjectShortName">Dependencies[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs" type="array">
      <obj_property name="ElementShortName">Vs[63:0]</obj_property>
      <obj_property name="ObjectShortName">Vs[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vt" type="array">
      <obj_property name="ElementShortName">Vt[63:0]</obj_property>
      <obj_property name="ObjectShortName">Vt[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Qs" type="array">
      <obj_property name="ElementShortName">Qs[3:0]</obj_property>
      <obj_property name="ObjectShortName">Qs[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Qt" type="array">
      <obj_property name="ElementShortName">Qt[3:0]</obj_property>
      <obj_property name="ObjectShortName">Qt[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/ReadyS" type="logic">
      <obj_property name="ElementShortName">ReadyS</obj_property>
      <obj_property name="ObjectShortName">ReadyS</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/ReadyT" type="logic">
      <obj_property name="ElementShortName">ReadyT</obj_property>
      <obj_property name="ObjectShortName">ReadyT</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Qd" type="array">
      <obj_property name="ElementShortName">Qd[3:0]</obj_property>
      <obj_property name="ObjectShortName">Qd[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Status" type="array">
      <obj_property name="ElementShortName">Status[1:0]</obj_property>
      <obj_property name="ObjectShortName">Status[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/need_reset" type="logic">
      <obj_property name="ElementShortName">need_reset</obj_property>
      <obj_property name="ObjectShortName">need_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/kill_by_mask" type="array">
      <obj_property name="ElementShortName">kill_by_mask[15:0]</obj_property>
      <obj_property name="ObjectShortName">kill_by_mask[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/RESERVE_STATION_TYPE" type="array">
      <obj_property name="ElementShortName">RESERVE_STATION_TYPE[31:0]</obj_property>
      <obj_property name="ObjectShortName">RESERVE_STATION_TYPE[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider7887">
      <obj_property name="label">ALU2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/din" type="array">
      <obj_property name="ElementShortName">din[229:0]</obj_property>
      <obj_property name="ObjectShortName">din[229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/do_commit" type="logic">
      <obj_property name="ElementShortName">do_commit</obj_property>
      <obj_property name="ObjectShortName">do_commit</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/commit_loadspec_failed" type="logic">
      <obj_property name="ElementShortName">commit_loadspec_failed</obj_property>
      <obj_property name="ObjectShortName">commit_loadspec_failed</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/commit_index" type="array">
      <obj_property name="ElementShortName">commit_index[3:0]</obj_property>
      <obj_property name="ObjectShortName">commit_index[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/svalue" type="array">
      <obj_property name="ElementShortName">svalue[63:0]</obj_property>
      <obj_property name="ObjectShortName">svalue[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/tvalue" type="array">
      <obj_property name="ElementShortName">tvalue[63:0]</obj_property>
      <obj_property name="ObjectShortName">tvalue[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/s_isval" type="logic">
      <obj_property name="ElementShortName">s_isval</obj_property>
      <obj_property name="ObjectShortName">s_isval</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/t_isval" type="logic">
      <obj_property name="ElementShortName">t_isval</obj_property>
      <obj_property name="ObjectShortName">t_isval</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/rob_free_item" type="array">
      <obj_property name="ElementShortName">rob_free_item[3:0]</obj_property>
      <obj_property name="ObjectShortName">rob_free_item[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/known_load_mask" type="array">
      <obj_property name="ElementShortName">known_load_mask[15:0]</obj_property>
      <obj_property name="ObjectShortName">known_load_mask[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/can_accept" type="logic">
      <obj_property name="ElementShortName">can_accept</obj_property>
      <obj_property name="ObjectShortName">can_accept</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/will_accept" type="logic">
      <obj_property name="ElementShortName">will_accept</obj_property>
      <obj_property name="ObjectShortName">will_accept</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/emit_to_cdb" type="logic">
      <obj_property name="ElementShortName">emit_to_cdb</obj_property>
      <obj_property name="ObjectShortName">emit_to_cdb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/will_emit_to_cdb" type="logic">
      <obj_property name="ElementShortName">will_emit_to_cdb</obj_property>
      <obj_property name="ObjectShortName">will_emit_to_cdb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/cdb_in" type="array">
      <obj_property name="ElementShortName">cdb_in[149:0]</obj_property>
      <obj_property name="ObjectShortName">cdb_in[149:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/cdb_out" type="array">
      <obj_property name="ElementShortName">cdb_out[149:0]</obj_property>
      <obj_property name="ObjectShortName">cdb_out[149:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/fuinput" type="array">
      <obj_property name="ElementShortName">fuinput[301:0]</obj_property>
      <obj_property name="ObjectShortName">fuinput[301:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/fuoutput" type="array">
      <obj_property name="ElementShortName">fuoutput[145:0]</obj_property>
      <obj_property name="ObjectShortName">fuoutput[145:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/stored_output" type="array">
      <obj_property name="ElementShortName">stored_output[145:0]</obj_property>
      <obj_property name="ObjectShortName">stored_output[145:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/CalcType" type="array">
      <obj_property name="ElementShortName">CalcType[7:0]</obj_property>
      <obj_property name="ObjectShortName">CalcType[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Dependencies" type="array">
      <obj_property name="ElementShortName">Dependencies[15:0]</obj_property>
      <obj_property name="ObjectShortName">Dependencies[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs" type="array">
      <obj_property name="ElementShortName">Vs[63:0]</obj_property>
      <obj_property name="ObjectShortName">Vs[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vt" type="array">
      <obj_property name="ElementShortName">Vt[63:0]</obj_property>
      <obj_property name="ObjectShortName">Vt[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Qs" type="array">
      <obj_property name="ElementShortName">Qs[3:0]</obj_property>
      <obj_property name="ObjectShortName">Qs[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Qt" type="array">
      <obj_property name="ElementShortName">Qt[3:0]</obj_property>
      <obj_property name="ObjectShortName">Qt[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/ReadyS" type="logic">
      <obj_property name="ElementShortName">ReadyS</obj_property>
      <obj_property name="ObjectShortName">ReadyS</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/ReadyT" type="logic">
      <obj_property name="ElementShortName">ReadyT</obj_property>
      <obj_property name="ObjectShortName">ReadyT</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Qd" type="array">
      <obj_property name="ElementShortName">Qd[3:0]</obj_property>
      <obj_property name="ObjectShortName">Qd[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Status" type="array">
      <obj_property name="ElementShortName">Status[1:0]</obj_property>
      <obj_property name="ObjectShortName">Status[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/need_reset" type="logic">
      <obj_property name="ElementShortName">need_reset</obj_property>
      <obj_property name="ObjectShortName">need_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/kill_by_mask" type="array">
      <obj_property name="ElementShortName">kill_by_mask[15:0]</obj_property>
      <obj_property name="ObjectShortName">kill_by_mask[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/RESERVE_STATION_TYPE" type="array">
      <obj_property name="ElementShortName">RESERVE_STATION_TYPE[31:0]</obj_property>
      <obj_property name="ObjectShortName">RESERVE_STATION_TYPE[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider6803">
      <obj_property name="label">ALU Arbit</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu_input/requests" type="array">
      <obj_property name="ElementShortName">requests[3:0]</obj_property>
      <obj_property name="ObjectShortName">requests[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu_input/enable" type="logic">
      <obj_property name="ElementShortName">enable</obj_property>
      <obj_property name="ObjectShortName">enable</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu_input/responses" type="array">
      <obj_property name="ElementShortName">responses[3:0]</obj_property>
      <obj_property name="ObjectShortName">responses[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu_input/mask" type="array">
      <obj_property name="ElementShortName">mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu_input/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu_input/j" type="array">
      <obj_property name="ElementShortName">j[31:0]</obj_property>
      <obj_property name="ObjectShortName">j[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu_input/has_responded" type="logic">
      <obj_property name="ElementShortName">has_responded</obj_property>
      <obj_property name="ObjectShortName">has_responded</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu_input/SIZE_LOG2" type="array">
      <obj_property name="ElementShortName">SIZE_LOG2[31:0]</obj_property>
      <obj_property name="ObjectShortName">SIZE_LOG2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/din" type="array">
      <obj_property name="ElementShortName">din[301:0]</obj_property>
      <obj_property name="ObjectShortName">din[301:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/dout" type="array">
      <obj_property name="ElementShortName">dout[145:0]</obj_property>
      <obj_property name="ObjectShortName">dout[145:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/stored_input" type="array">
      <obj_property name="ElementShortName">stored_input[301:0]</obj_property>
      <obj_property name="ObjectShortName">stored_input[301:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/rs" type="array">
      <obj_property name="ElementShortName">rs[63:0]</obj_property>
      <obj_property name="ObjectShortName">rs[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/rt" type="array">
      <obj_property name="ElementShortName">rt[63:0]</obj_property>
      <obj_property name="ObjectShortName">rt[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/value" type="array">
      <obj_property name="ElementShortName">value[63:0]</obj_property>
      <obj_property name="ObjectShortName">value[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/temp" type="array">
      <obj_property name="ElementShortName">temp[31:0]</obj_property>
      <obj_property name="ObjectShortName">temp[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider10681">
      <obj_property name="label">LSU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/din" type="array">
      <obj_property name="ElementShortName">din[229:0]</obj_property>
      <obj_property name="ObjectShortName">din[229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/do_commit" type="logic">
      <obj_property name="ElementShortName">do_commit</obj_property>
      <obj_property name="ObjectShortName">do_commit</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/commit_loadspec_failed" type="logic">
      <obj_property name="ElementShortName">commit_loadspec_failed</obj_property>
      <obj_property name="ObjectShortName">commit_loadspec_failed</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/commit_index" type="array">
      <obj_property name="ElementShortName">commit_index[3:0]</obj_property>
      <obj_property name="ObjectShortName">commit_index[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/svalue" type="array">
      <obj_property name="ElementShortName">svalue[63:0]</obj_property>
      <obj_property name="ObjectShortName">svalue[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/tvalue" type="array">
      <obj_property name="ElementShortName">tvalue[63:0]</obj_property>
      <obj_property name="ObjectShortName">tvalue[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/s_isval" type="logic">
      <obj_property name="ElementShortName">s_isval</obj_property>
      <obj_property name="ObjectShortName">s_isval</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/t_isval" type="logic">
      <obj_property name="ElementShortName">t_isval</obj_property>
      <obj_property name="ObjectShortName">t_isval</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/rob_free_item" type="array">
      <obj_property name="ElementShortName">rob_free_item[3:0]</obj_property>
      <obj_property name="ObjectShortName">rob_free_item[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/known_load_mask" type="array">
      <obj_property name="ElementShortName">known_load_mask[15:0]</obj_property>
      <obj_property name="ObjectShortName">known_load_mask[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/can_accept" type="logic">
      <obj_property name="ElementShortName">can_accept</obj_property>
      <obj_property name="ObjectShortName">can_accept</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/will_accept" type="logic">
      <obj_property name="ElementShortName">will_accept</obj_property>
      <obj_property name="ObjectShortName">will_accept</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/emit_to_cdb" type="logic">
      <obj_property name="ElementShortName">emit_to_cdb</obj_property>
      <obj_property name="ObjectShortName">emit_to_cdb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/will_emit_to_cdb" type="logic">
      <obj_property name="ElementShortName">will_emit_to_cdb</obj_property>
      <obj_property name="ObjectShortName">will_emit_to_cdb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/cdb_in" type="array">
      <obj_property name="ElementShortName">cdb_in[149:0]</obj_property>
      <obj_property name="ObjectShortName">cdb_in[149:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/cdb_out" type="array">
      <obj_property name="ElementShortName">cdb_out[149:0]</obj_property>
      <obj_property name="ObjectShortName">cdb_out[149:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/fuinput" type="array">
      <obj_property name="ElementShortName">fuinput[301:0]</obj_property>
      <obj_property name="ObjectShortName">fuinput[301:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/fuoutput" type="array">
      <obj_property name="ElementShortName">fuoutput[145:0]</obj_property>
      <obj_property name="ObjectShortName">fuoutput[145:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/stored_output" type="array">
      <obj_property name="ElementShortName">stored_output[145:0]</obj_property>
      <obj_property name="ObjectShortName">stored_output[145:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/CalcType" type="array">
      <obj_property name="ElementShortName">CalcType[7:0]</obj_property>
      <obj_property name="ObjectShortName">CalcType[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Dependencies" type="array">
      <obj_property name="ElementShortName">Dependencies[15:0]</obj_property>
      <obj_property name="ObjectShortName">Dependencies[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs" type="array">
      <obj_property name="ElementShortName">Vs[63:0]</obj_property>
      <obj_property name="ObjectShortName">Vs[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vt" type="array">
      <obj_property name="ElementShortName">Vt[63:0]</obj_property>
      <obj_property name="ObjectShortName">Vt[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Qs" type="array">
      <obj_property name="ElementShortName">Qs[3:0]</obj_property>
      <obj_property name="ObjectShortName">Qs[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Qt" type="array">
      <obj_property name="ElementShortName">Qt[3:0]</obj_property>
      <obj_property name="ObjectShortName">Qt[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/ReadyS" type="logic">
      <obj_property name="ElementShortName">ReadyS</obj_property>
      <obj_property name="ObjectShortName">ReadyS</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/ReadyT" type="logic">
      <obj_property name="ElementShortName">ReadyT</obj_property>
      <obj_property name="ObjectShortName">ReadyT</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Qd" type="array">
      <obj_property name="ElementShortName">Qd[3:0]</obj_property>
      <obj_property name="ObjectShortName">Qd[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Status" type="array">
      <obj_property name="ElementShortName">Status[1:0]</obj_property>
      <obj_property name="ObjectShortName">Status[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/need_reset" type="logic">
      <obj_property name="ElementShortName">need_reset</obj_property>
      <obj_property name="ObjectShortName">need_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/kill_by_mask" type="array">
      <obj_property name="ElementShortName">kill_by_mask[15:0]</obj_property>
      <obj_property name="ObjectShortName">kill_by_mask[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/RESERVE_STATION_TYPE" type="array">
      <obj_property name="ElementShortName">RESERVE_STATION_TYPE[31:0]</obj_property>
      <obj_property name="ObjectShortName">RESERVE_STATION_TYPE[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider5787">
      <obj_property name="label">RenameBuffer</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rst_startreissue" type="logic">
      <obj_property name="ElementShortName">rst_startreissue</obj_property>
      <obj_property name="ObjectShortName">rst_startreissue</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/new_rename" type="array">
      <obj_property name="ElementShortName">new_rename[7:0]</obj_property>
      <obj_property name="ObjectShortName">new_rename[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/new_rob_item" type="array">
      <obj_property name="ElementShortName">new_rob_item[3:0]</obj_property>
      <obj_property name="ObjectShortName">new_rob_item[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/do_rename" type="logic">
      <obj_property name="ElementShortName">do_rename</obj_property>
      <obj_property name="ObjectShortName">do_rename</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/commit_register" type="array">
      <obj_property name="ElementShortName">commit_register[7:0]</obj_property>
      <obj_property name="ObjectShortName">commit_register[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/commit_robitem" type="array">
      <obj_property name="ElementShortName">commit_robitem[3:0]</obj_property>
      <obj_property name="ObjectShortName">commit_robitem[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/do_commit" type="logic">
      <obj_property name="ElementShortName">do_commit</obj_property>
      <obj_property name="ObjectShortName">do_commit</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_dep" type="array">
      <obj_property name="ElementShortName">rs_dep[5:0]</obj_property>
      <obj_property name="ObjectShortName">rs_dep[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rt_dep" type="array">
      <obj_property name="ElementShortName">rt_dep[5:0]</obj_property>
      <obj_property name="ObjectShortName">rt_dep[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/combine_dep" type="array">
      <obj_property name="ElementShortName">combine_dep[15:0]</obj_property>
      <obj_property name="ObjectShortName">combine_dep[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_value" type="array">
      <obj_property name="ElementShortName">rs_value[63:0]</obj_property>
      <obj_property name="ObjectShortName">rs_value[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rs_is_value" type="logic">
      <obj_property name="ElementShortName">rs_is_value</obj_property>
      <obj_property name="ObjectShortName">rs_is_value</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rt_value" type="array">
      <obj_property name="ElementShortName">rt_value[63:0]</obj_property>
      <obj_property name="ObjectShortName">rt_value[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/rt_is_value" type="logic">
      <obj_property name="ElementShortName">rt_is_value</obj_property>
      <obj_property name="ObjectShortName">rt_is_value</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/register_result_rs" type="array">
      <obj_property name="ElementShortName">register_result_rs[63:0]</obj_property>
      <obj_property name="ObjectShortName">register_result_rs[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/register_result_rt" type="array">
      <obj_property name="ElementShortName">register_result_rt[63:0]</obj_property>
      <obj_property name="ObjectShortName">register_result_rt[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cdb" type="array">
      <obj_property name="ElementShortName">cdb[149:0]</obj_property>
      <obj_property name="ObjectShortName">cdb[149:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames" type="array">
      <obj_property name="ElementShortName">renames[0:63][3:0]</obj_property>
      <obj_property name="ObjectShortName">renames[0:63][3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renamed" type="array">
      <obj_property name="ElementShortName">renamed[0:63]</obj_property>
      <obj_property name="ObjectShortName">renamed[0:63]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/dependency_mask" type="array">
      <obj_property name="ElementShortName">dependency_mask[0:63][15:0]</obj_property>
      <obj_property name="ObjectShortName">dependency_mask[0:63][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value" type="array">
      <obj_property name="ElementShortName">cached_value[0:63][63:0]</obj_property>
      <obj_property name="ObjectShortName">cached_value[0:63][63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached" type="array">
      <obj_property name="ElementShortName">cached[0:63]</obj_property>
      <obj_property name="ObjectShortName">cached[0:63]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/query_result_rs" type="array">
      <obj_property name="ElementShortName">query_result_rs[63:0]</obj_property>
      <obj_property name="ObjectShortName">query_result_rs[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/query_ready_rs" type="logic">
      <obj_property name="ElementShortName">query_ready_rs</obj_property>
      <obj_property name="ObjectShortName">query_ready_rs</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/query_ready_rt" type="logic">
      <obj_property name="ElementShortName">query_ready_rt</obj_property>
      <obj_property name="ObjectShortName">query_ready_rt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/query_result_rt" type="array">
      <obj_property name="ElementShortName">query_result_rt[63:0]</obj_property>
      <obj_property name="ObjectShortName">query_result_rt[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/l" type="array">
      <obj_property name="ElementShortName">l[31:0]</obj_property>
      <obj_property name="ObjectShortName">l[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1984">
      <obj_property name="label">LSU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/flush_bpfail" type="logic">
      <obj_property name="ElementShortName">flush_bpfail</obj_property>
      <obj_property name="ObjectShortName">flush_bpfail</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/rst_reissue" type="logic">
      <obj_property name="ElementShortName">rst_reissue</obj_property>
      <obj_property name="ObjectShortName">rst_reissue</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/store_queue_available" type="logic">
      <obj_property name="ElementShortName">store_queue_available</obj_property>
      <obj_property name="ObjectShortName">store_queue_available</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/do_issue" type="logic">
      <obj_property name="ElementShortName">do_issue</obj_property>
      <obj_property name="ObjectShortName">do_issue</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/store_queue_push" type="logic">
      <obj_property name="ElementShortName">store_queue_push</obj_property>
      <obj_property name="ObjectShortName">store_queue_push</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/do_commit" type="logic">
      <obj_property name="ElementShortName">do_commit</obj_property>
      <obj_property name="ObjectShortName">do_commit</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/store_queue_pop" type="logic">
      <obj_property name="ElementShortName">store_queue_pop</obj_property>
      <obj_property name="ObjectShortName">store_queue_pop</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sqitem_index" type="array">
      <obj_property name="ElementShortName">sqitem_index[3:0]</obj_property>
      <obj_property name="ObjectShortName">sqitem_index[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_store" type="logic">
      <obj_property name="ElementShortName">sq_store</obj_property>
      <obj_property name="ObjectShortName">sq_store</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_store_addr" type="array">
      <obj_property name="ElementShortName">sq_store_addr[63:0]</obj_property>
      <obj_property name="ObjectShortName">sq_store_addr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_store_index" type="array">
      <obj_property name="ElementShortName">sq_store_index[3:0]</obj_property>
      <obj_property name="ObjectShortName">sq_store_index[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_store_mask" type="array">
      <obj_property name="ElementShortName">sq_store_mask[7:0]</obj_property>
      <obj_property name="ObjectShortName">sq_store_mask[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_store_value" type="array">
      <obj_property name="ElementShortName">sq_store_value[63:0]</obj_property>
      <obj_property name="ObjectShortName">sq_store_value[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/loadbypass_addr" type="array">
      <obj_property name="ElementShortName">loadbypass_addr[63:0]</obj_property>
      <obj_property name="ObjectShortName">loadbypass_addr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/loadbypass_ret_mask" type="array">
      <obj_property name="ElementShortName">loadbypass_ret_mask[7:0]</obj_property>
      <obj_property name="ObjectShortName">loadbypass_ret_mask[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/loadbypass_ret_value" type="array">
      <obj_property name="ElementShortName">loadbypass_ret_value[63:0]</obj_property>
      <obj_property name="ObjectShortName">loadbypass_ret_value[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/next_commit_value" type="array">
      <obj_property name="ElementShortName">next_commit_value[63:0]</obj_property>
      <obj_property name="ObjectShortName">next_commit_value[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/next_commit_mask" type="array">
      <obj_property name="ElementShortName">next_commit_mask[7:0]</obj_property>
      <obj_property name="ObjectShortName">next_commit_mask[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/next_commit_addr" type="array">
      <obj_property name="ElementShortName">next_commit_addr[63:0]</obj_property>
      <obj_property name="ObjectShortName">next_commit_addr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/write_to_l1" type="logic">
      <obj_property name="ElementShortName">write_to_l1</obj_property>
      <obj_property name="ObjectShortName">write_to_l1</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/loadbypass_matcher" type="array">
      <obj_property name="ElementShortName">loadbypass_matcher[63:0]</obj_property>
      <obj_property name="ObjectShortName">loadbypass_matcher[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/store_queue" type="array">
      <obj_property name="ElementShortName">store_queue[0:3][140:0]</obj_property>
      <obj_property name="ObjectShortName">store_queue[0:3][140:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_head" type="array">
      <obj_property name="ElementShortName">sq_head[1:0]</obj_property>
      <obj_property name="ObjectShortName">sq_head[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_tail" type="array">
      <obj_property name="ElementShortName">sq_tail[1:0]</obj_property>
      <obj_property name="ObjectShortName">sq_tail[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_size" type="array">
      <obj_property name="ElementShortName">sq_size[2:0]</obj_property>
      <obj_property name="ObjectShortName">sq_size[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/j" type="array">
      <obj_property name="ElementShortName">j[31:0]</obj_property>
      <obj_property name="ObjectShortName">j[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/j_buf" type="array">
      <obj_property name="ElementShortName">j_buf[2:0]</obj_property>
      <obj_property name="ObjectShortName">j_buf[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/byte_arbit" type="array">
      <obj_property name="ElementShortName">byte_arbit[0:7][1:0]</obj_property>
      <obj_property name="ObjectShortName">byte_arbit[0:7][1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/bytes" type="array">
      <obj_property name="ElementShortName">bytes[0:7][7:0]</obj_property>
      <obj_property name="ObjectShortName">bytes[0:7][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/k" type="array">
      <obj_property name="ElementShortName">k[31:0]</obj_property>
      <obj_property name="ObjectShortName">k[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_push" type="logic">
      <obj_property name="ElementShortName">sq_push</obj_property>
      <obj_property name="ObjectShortName">sq_push</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_pop" type="logic">
      <obj_property name="ElementShortName">sq_pop</obj_property>
      <obj_property name="ObjectShortName">sq_pop</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/l" type="array">
      <obj_property name="ElementShortName">l[31:0]</obj_property>
      <obj_property name="ObjectShortName">l[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider4130">
      <obj_property name="label">LSU-FU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/din" type="array">
      <obj_property name="ElementShortName">din[301:0]</obj_property>
      <obj_property name="ObjectShortName">din[301:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/dout" type="array">
      <obj_property name="ElementShortName">dout[145:0]</obj_property>
      <obj_property name="ObjectShortName">dout[145:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/pnr" type="array">
      <obj_property name="ElementShortName">pnr[3:0]</obj_property>
      <obj_property name="ObjectShortName">pnr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/read_addr" type="array">
      <obj_property name="ElementShortName">read_addr[63:0]</obj_property>
      <obj_property name="ObjectShortName">read_addr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/reading_addr" type="array">
      <obj_property name="ElementShortName">reading_addr[63:0]</obj_property>
      <obj_property name="ObjectShortName">reading_addr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/read_ready" type="logic">
      <obj_property name="ElementShortName">read_ready</obj_property>
      <obj_property name="ObjectShortName">read_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/read_valid" type="logic">
      <obj_property name="ElementShortName">read_valid</obj_property>
      <obj_property name="ObjectShortName">read_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/read_data_valid" type="logic">
      <obj_property name="ElementShortName">read_data_valid</obj_property>
      <obj_property name="ObjectShortName">read_data_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/read_data" type="array">
      <obj_property name="ElementShortName">read_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">read_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bypass_valid_mask" type="array">
      <obj_property name="ElementShortName">bypass_valid_mask[7:0]</obj_property>
      <obj_property name="ObjectShortName">bypass_valid_mask[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bypass_value" type="array">
      <obj_property name="ElementShortName">bypass_value[63:0]</obj_property>
      <obj_property name="ObjectShortName">bypass_value[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/sq_store" type="logic">
      <obj_property name="ElementShortName">sq_store</obj_property>
      <obj_property name="ObjectShortName">sq_store</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/sq_store_addr" type="array">
      <obj_property name="ElementShortName">sq_store_addr[63:0]</obj_property>
      <obj_property name="ObjectShortName">sq_store_addr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/sq_store_index" type="array">
      <obj_property name="ElementShortName">sq_store_index[3:0]</obj_property>
      <obj_property name="ObjectShortName">sq_store_index[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/sq_store_mask" type="array">
      <obj_property name="ElementShortName">sq_store_mask[7:0]</obj_property>
      <obj_property name="ObjectShortName">sq_store_mask[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/sq_store_data" type="array">
      <obj_property name="ElementShortName">sq_store_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">sq_store_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/state" type="array">
      <obj_property name="ElementShortName">state[7:0]</obj_property>
      <obj_property name="ObjectShortName">state[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din" type="array">
      <obj_property name="ElementShortName">stored_din[301:0]</obj_property>
      <obj_property name="ObjectShortName">stored_din[301:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/sum_addr" type="array">
      <obj_property name="ElementShortName">sum_addr[63:0]</obj_property>
      <obj_property name="ObjectShortName">sum_addr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_sum" type="array">
      <obj_property name="ElementShortName">stored_sum[63:0]</obj_property>
      <obj_property name="ObjectShortName">stored_sum[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/translated_addr" type="array">
      <obj_property name="ElementShortName">translated_addr[63:0]</obj_property>
      <obj_property name="ObjectShortName">translated_addr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/translated_attribute" type="array">
      <obj_property name="ElementShortName">translated_attribute[1:0]</obj_property>
      <obj_property name="ObjectShortName">translated_attribute[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/tlb_valid" type="logic">
      <obj_property name="ElementShortName">tlb_valid</obj_property>
      <obj_property name="ObjectShortName">tlb_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/align_check" type="logic">
      <obj_property name="ElementShortName">align_check</obj_property>
      <obj_property name="ObjectShortName">align_check</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/tlb_miss" type="logic">
      <obj_property name="ElementShortName">tlb_miss</obj_property>
      <obj_property name="ObjectShortName">tlb_miss</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_tlb_miss" type="logic">
      <obj_property name="ElementShortName">stored_tlb_miss</obj_property>
      <obj_property name="ObjectShortName">stored_tlb_miss</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_align_fail" type="logic">
      <obj_property name="ElementShortName">stored_align_fail</obj_property>
      <obj_property name="ObjectShortName">stored_align_fail</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_invalid_phys" type="logic">
      <obj_property name="ElementShortName">stored_invalid_phys</obj_property>
      <obj_property name="ObjectShortName">stored_invalid_phys</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/reached_pnr" type="logic">
      <obj_property name="ElementShortName">reached_pnr</obj_property>
      <obj_property name="ObjectShortName">reached_pnr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/wanted_mask" type="array">
      <obj_property name="ElementShortName">wanted_mask[7:0]</obj_property>
      <obj_property name="ObjectShortName">wanted_mask[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/forwarded_data" type="array">
      <obj_property name="ElementShortName">forwarded_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">forwarded_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/forwarded_mask" type="array">
      <obj_property name="ElementShortName">forwarded_mask[7:0]</obj_property>
      <obj_property name="ObjectShortName">forwarded_mask[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data" type="array">
      <obj_property name="ElementShortName">bus_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">bus_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/loaded_data" type="array">
      <obj_property name="ElementShortName">loaded_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">loaded_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/padded_load_data" type="array">
      <obj_property name="ElementShortName">padded_load_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">padded_load_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/padded_store_data" type="array">
      <obj_property name="ElementShortName">padded_store_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">padded_store_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/IDLE" type="array">
      <obj_property name="ElementShortName">IDLE[31:0]</obj_property>
      <obj_property name="ObjectShortName">IDLE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/TLB" type="array">
      <obj_property name="ElementShortName">TLB[31:0]</obj_property>
      <obj_property name="ObjectShortName">TLB[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/LOADFWD" type="array">
      <obj_property name="ElementShortName">LOADFWD[31:0]</obj_property>
      <obj_property name="ObjectShortName">LOADFWD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/LOADBUS" type="array">
      <obj_property name="ElementShortName">LOADBUS[31:0]</obj_property>
      <obj_property name="ObjectShortName">LOADBUS[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/STORE" type="array">
      <obj_property name="ElementShortName">STORE[31:0]</obj_property>
      <obj_property name="ObjectShortName">STORE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/REALIGN" type="array">
      <obj_property name="ElementShortName">REALIGN[31:0]</obj_property>
      <obj_property name="ObjectShortName">REALIGN[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/WAIT_FOR_PNR" type="array">
      <obj_property name="ElementShortName">WAIT_FOR_PNR[31:0]</obj_property>
      <obj_property name="ObjectShortName">WAIT_FOR_PNR[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider20483">
      <obj_property name="label">master3</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/arvalid" type="logic">
      <obj_property name="ElementShortName">arvalid</obj_property>
      <obj_property name="ObjectShortName">arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/arready" type="logic">
      <obj_property name="ElementShortName">arready</obj_property>
      <obj_property name="ObjectShortName">arready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/araddr" type="array">
      <obj_property name="ElementShortName">araddr[63:0]</obj_property>
      <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/rvalid" type="logic">
      <obj_property name="ElementShortName">rvalid</obj_property>
      <obj_property name="ObjectShortName">rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/rdata" type="array">
      <obj_property name="ElementShortName">rdata[63:0]</obj_property>
      <obj_property name="ObjectShortName">rdata[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/wvalid" type="logic">
      <obj_property name="ElementShortName">wvalid</obj_property>
      <obj_property name="ObjectShortName">wvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/wready" type="logic">
      <obj_property name="ElementShortName">wready</obj_property>
      <obj_property name="ObjectShortName">wready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/wdata" type="array">
      <obj_property name="ElementShortName">wdata[63:0]</obj_property>
      <obj_property name="ObjectShortName">wdata[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/wstrb" type="array">
      <obj_property name="ElementShortName">wstrb[7:0]</obj_property>
      <obj_property name="ObjectShortName">wstrb[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/waddr" type="array">
      <obj_property name="ElementShortName">waddr[63:0]</obj_property>
      <obj_property name="ObjectShortName">waddr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/axi_master" type="array">
      <obj_property name="ElementShortName">axi_master[231:0]</obj_property>
      <obj_property name="ObjectShortName">axi_master[231:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/axi_slave" type="array">
      <obj_property name="ElementShortName">axi_slave[73:0]</obj_property>
      <obj_property name="ObjectShortName">axi_slave[73:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/state" type="array">
      <obj_property name="ElementShortName">state[7:0]</obj_property>
      <obj_property name="ObjectShortName">state[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/read_addr_buffer" type="array">
      <obj_property name="ElementShortName">read_addr_buffer[63:0]</obj_property>
      <obj_property name="ObjectShortName">read_addr_buffer[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/write_data_buffer" type="array">
      <obj_property name="ElementShortName">write_data_buffer[63:0]</obj_property>
      <obj_property name="ObjectShortName">write_data_buffer[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/write_addr_buffer" type="array">
      <obj_property name="ElementShortName">write_addr_buffer[63:0]</obj_property>
      <obj_property name="ObjectShortName">write_addr_buffer[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/write_strb_buffer" type="array">
      <obj_property name="ElementShortName">write_strb_buffer[7:0]</obj_property>
      <obj_property name="ObjectShortName">write_strb_buffer[7:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider10338">
      <obj_property name="label">lsuw</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/din" type="array">
      <obj_property name="ElementShortName">din[229:0]</obj_property>
      <obj_property name="ObjectShortName">din[229:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/do_commit" type="logic">
      <obj_property name="ElementShortName">do_commit</obj_property>
      <obj_property name="ObjectShortName">do_commit</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/commit_loadspec_failed" type="logic">
      <obj_property name="ElementShortName">commit_loadspec_failed</obj_property>
      <obj_property name="ObjectShortName">commit_loadspec_failed</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/flush_bpfailed" type="logic">
      <obj_property name="ElementShortName">flush_bpfailed</obj_property>
      <obj_property name="ObjectShortName">flush_bpfailed</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/commit_index" type="array">
      <obj_property name="ElementShortName">commit_index[3:0]</obj_property>
      <obj_property name="ObjectShortName">commit_index[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/svalue" type="array">
      <obj_property name="ElementShortName">svalue[63:0]</obj_property>
      <obj_property name="ObjectShortName">svalue[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/tvalue" type="array">
      <obj_property name="ElementShortName">tvalue[63:0]</obj_property>
      <obj_property name="ObjectShortName">tvalue[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/s_isval" type="logic">
      <obj_property name="ElementShortName">s_isval</obj_property>
      <obj_property name="ObjectShortName">s_isval</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/t_isval" type="logic">
      <obj_property name="ElementShortName">t_isval</obj_property>
      <obj_property name="ObjectShortName">t_isval</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/rob_free_item" type="array">
      <obj_property name="ElementShortName">rob_free_item[3:0]</obj_property>
      <obj_property name="ObjectShortName">rob_free_item[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/known_load_mask" type="array">
      <obj_property name="ElementShortName">known_load_mask[15:0]</obj_property>
      <obj_property name="ObjectShortName">known_load_mask[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/can_accept" type="logic">
      <obj_property name="ElementShortName">can_accept</obj_property>
      <obj_property name="ObjectShortName">can_accept</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/will_accept" type="logic">
      <obj_property name="ElementShortName">will_accept</obj_property>
      <obj_property name="ObjectShortName">will_accept</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/emit_to_cdb" type="logic">
      <obj_property name="ElementShortName">emit_to_cdb</obj_property>
      <obj_property name="ObjectShortName">emit_to_cdb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/will_emit_to_cdb" type="logic">
      <obj_property name="ElementShortName">will_emit_to_cdb</obj_property>
      <obj_property name="ObjectShortName">will_emit_to_cdb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/cdb_in" type="array">
      <obj_property name="ElementShortName">cdb_in[149:0]</obj_property>
      <obj_property name="ObjectShortName">cdb_in[149:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/cdb_out" type="array">
      <obj_property name="ElementShortName">cdb_out[149:0]</obj_property>
      <obj_property name="ObjectShortName">cdb_out[149:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/fuinput" type="array">
      <obj_property name="ElementShortName">fuinput[301:0]</obj_property>
      <obj_property name="ObjectShortName">fuinput[301:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/fuoutput" type="array">
      <obj_property name="ElementShortName">fuoutput[145:0]</obj_property>
      <obj_property name="ObjectShortName">fuoutput[145:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/stored_output" type="array">
      <obj_property name="ElementShortName">stored_output[145:0]</obj_property>
      <obj_property name="ObjectShortName">stored_output[145:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/CalcType" type="array">
      <obj_property name="ElementShortName">CalcType[7:0]</obj_property>
      <obj_property name="ObjectShortName">CalcType[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Dependencies" type="array">
      <obj_property name="ElementShortName">Dependencies[15:0]</obj_property>
      <obj_property name="ObjectShortName">Dependencies[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs" type="array">
      <obj_property name="ElementShortName">Vs[63:0]</obj_property>
      <obj_property name="ObjectShortName">Vs[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vt" type="array">
      <obj_property name="ElementShortName">Vt[63:0]</obj_property>
      <obj_property name="ObjectShortName">Vt[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Qs" type="array">
      <obj_property name="ElementShortName">Qs[3:0]</obj_property>
      <obj_property name="ObjectShortName">Qs[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Qt" type="array">
      <obj_property name="ElementShortName">Qt[3:0]</obj_property>
      <obj_property name="ObjectShortName">Qt[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/ReadyS" type="logic">
      <obj_property name="ElementShortName">ReadyS</obj_property>
      <obj_property name="ObjectShortName">ReadyS</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/ReadyT" type="logic">
      <obj_property name="ElementShortName">ReadyT</obj_property>
      <obj_property name="ObjectShortName">ReadyT</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Qd" type="array">
      <obj_property name="ElementShortName">Qd[3:0]</obj_property>
      <obj_property name="ObjectShortName">Qd[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Status" type="array">
      <obj_property name="ElementShortName">Status[1:0]</obj_property>
      <obj_property name="ObjectShortName">Status[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/need_reset" type="logic">
      <obj_property name="ElementShortName">need_reset</obj_property>
      <obj_property name="ObjectShortName">need_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/kill_by_mask" type="array">
      <obj_property name="ElementShortName">kill_by_mask[15:0]</obj_property>
      <obj_property name="ObjectShortName">kill_by_mask[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/stored_pc" type="array">
      <obj_property name="ElementShortName">stored_pc[63:0]</obj_property>
      <obj_property name="ObjectShortName">stored_pc[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/stored_immediate" type="array">
      <obj_property name="ElementShortName">stored_immediate[31:0]</obj_property>
      <obj_property name="ObjectShortName">stored_immediate[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/stored_bpresult" type="array">
      <obj_property name="ElementShortName">stored_bpresult[63:0]</obj_property>
      <obj_property name="ObjectShortName">stored_bpresult[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/RESERVE_STATION_TYPE" type="array">
      <obj_property name="ElementShortName">RESERVE_STATION_TYPE[31:0]</obj_property>
      <obj_property name="ObjectShortName">RESERVE_STATION_TYPE[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider11297">
      <obj_property name="label">sysarr</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/S00_AXI" type="protoinst">
      <obj_property name="children_use_element_short_name">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
      <obj_property name="EnumTransactionColorTable">0=blank 1=#D399FF 2=pink</obj_property>
      <obj_property name="EnumTransactionValueTable">0=blank;1=Read;2=Write;3=Read/Write</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="CustomSignalColor">turquoise</obj_property>
      <obj_property name="Render_Data">/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/S00_AXI.readWriteSummary</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="CellHeight">36</obj_property>
      <obj_property name="ElementShortName">S00_AXI</obj_property>
      <obj_property name="ObjectShortName">S00_AXI</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_aclk" type="logic">
      <obj_property name="ElementShortName">s00_axi_aclk</obj_property>
      <obj_property name="ObjectShortName">s00_axi_aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_aresetn" type="logic">
      <obj_property name="ElementShortName">s00_axi_aresetn</obj_property>
      <obj_property name="ObjectShortName">s00_axi_aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_awaddr" type="array">
      <obj_property name="ElementShortName">s00_axi_awaddr[11:0]</obj_property>
      <obj_property name="ObjectShortName">s00_axi_awaddr[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_awprot" type="array">
      <obj_property name="ElementShortName">s00_axi_awprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">s00_axi_awprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_awvalid" type="logic">
      <obj_property name="ElementShortName">s00_axi_awvalid</obj_property>
      <obj_property name="ObjectShortName">s00_axi_awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_awready" type="logic">
      <obj_property name="ElementShortName">s00_axi_awready</obj_property>
      <obj_property name="ObjectShortName">s00_axi_awready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_wdata" type="array">
      <obj_property name="ElementShortName">s00_axi_wdata[63:0]</obj_property>
      <obj_property name="ObjectShortName">s00_axi_wdata[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_wstrb" type="array">
      <obj_property name="ElementShortName">s00_axi_wstrb[7:0]</obj_property>
      <obj_property name="ObjectShortName">s00_axi_wstrb[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_wvalid" type="logic">
      <obj_property name="ElementShortName">s00_axi_wvalid</obj_property>
      <obj_property name="ObjectShortName">s00_axi_wvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_wready" type="logic">
      <obj_property name="ElementShortName">s00_axi_wready</obj_property>
      <obj_property name="ObjectShortName">s00_axi_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_bresp" type="array">
      <obj_property name="ElementShortName">s00_axi_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s00_axi_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_bvalid" type="logic">
      <obj_property name="ElementShortName">s00_axi_bvalid</obj_property>
      <obj_property name="ObjectShortName">s00_axi_bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_bready" type="logic">
      <obj_property name="ElementShortName">s00_axi_bready</obj_property>
      <obj_property name="ObjectShortName">s00_axi_bready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_araddr" type="array">
      <obj_property name="ElementShortName">s00_axi_araddr[11:0]</obj_property>
      <obj_property name="ObjectShortName">s00_axi_araddr[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_arprot" type="array">
      <obj_property name="ElementShortName">s00_axi_arprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">s00_axi_arprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_arvalid" type="logic">
      <obj_property name="ElementShortName">s00_axi_arvalid</obj_property>
      <obj_property name="ObjectShortName">s00_axi_arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_arready" type="logic">
      <obj_property name="ElementShortName">s00_axi_arready</obj_property>
      <obj_property name="ObjectShortName">s00_axi_arready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_rdata" type="array">
      <obj_property name="ElementShortName">s00_axi_rdata[63:0]</obj_property>
      <obj_property name="ObjectShortName">s00_axi_rdata[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_rresp" type="array">
      <obj_property name="ElementShortName">s00_axi_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s00_axi_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_rvalid" type="logic">
      <obj_property name="ElementShortName">s00_axi_rvalid</obj_property>
      <obj_property name="ObjectShortName">s00_axi_rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/s00_axi_rready" type="logic">
      <obj_property name="ElementShortName">s00_axi_rready</obj_property>
      <obj_property name="ObjectShortName">s00_axi_rready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/awaddr" type="array">
      <obj_property name="ElementShortName">awaddr[11:0]</obj_property>
      <obj_property name="ObjectShortName">awaddr[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/araddr" type="array">
      <obj_property name="ElementShortName">araddr[11:0]</obj_property>
      <obj_property name="ObjectShortName">araddr[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/xvalid" type="logic">
      <obj_property name="ElementShortName">xvalid</obj_property>
      <obj_property name="ObjectShortName">xvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/yvalid" type="logic">
      <obj_property name="ElementShortName">yvalid</obj_property>
      <obj_property name="ObjectShortName">yvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/wstate" type="array">
      <obj_property name="ElementShortName">wstate[1:0]</obj_property>
      <obj_property name="ObjectShortName">wstate[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/rstate" type="array">
      <obj_property name="ElementShortName">rstate[1:0]</obj_property>
      <obj_property name="ObjectShortName">rstate[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/awready" type="logic">
      <obj_property name="ElementShortName">awready</obj_property>
      <obj_property name="ObjectShortName">awready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/wready" type="logic">
      <obj_property name="ElementShortName">wready</obj_property>
      <obj_property name="ObjectShortName">wready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/bvalid" type="logic">
      <obj_property name="ElementShortName">bvalid</obj_property>
      <obj_property name="ObjectShortName">bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/arready" type="logic">
      <obj_property name="ElementShortName">arready</obj_property>
      <obj_property name="ObjectShortName">arready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/rvalid" type="logic">
      <obj_property name="ElementShortName">rvalid</obj_property>
      <obj_property name="ObjectShortName">rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/ready" type="logic">
      <obj_property name="ElementShortName">ready</obj_property>
      <obj_property name="ObjectShortName">ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/working" type="logic">
      <obj_property name="ElementShortName">working</obj_property>
      <obj_property name="ObjectShortName">working</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/start" type="logic">
      <obj_property name="ElementShortName">start</obj_property>
      <obj_property name="ObjectShortName">start</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/xaddr" type="array">
      <obj_property name="ElementShortName">xaddr[3:0]</obj_property>
      <obj_property name="ObjectShortName">xaddr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/yaddr" type="array">
      <obj_property name="ElementShortName">yaddr[3:0]</obj_property>
      <obj_property name="ObjectShortName">yaddr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/zaddr" type="array">
      <obj_property name="ElementShortName">zaddr[3:0]</obj_property>
      <obj_property name="ObjectShortName">zaddr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/xdata" type="array">
      <obj_property name="ElementShortName">xdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">xdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/ydata" type="array">
      <obj_property name="ElementShortName">ydata[31:0]</obj_property>
      <obj_property name="ObjectShortName">ydata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/xmask" type="array">
      <obj_property name="ElementShortName">xmask[31:0]</obj_property>
      <obj_property name="ObjectShortName">xmask[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/ymask" type="array">
      <obj_property name="ElementShortName">ymask[31:0]</obj_property>
      <obj_property name="ObjectShortName">ymask[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/zdata" type="array">
      <obj_property name="ElementShortName">zdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">zdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/status" type="array">
      <obj_property name="ElementShortName">status[31:0]</obj_property>
      <obj_property name="ObjectShortName">status[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/C_S00_AXI_DATA_WIDTH" type="array">
      <obj_property name="ElementShortName">C_S00_AXI_DATA_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">C_S00_AXI_DATA_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/C_S00_AXI_ADDR_WIDTH" type="array">
      <obj_property name="ElementShortName">C_S00_AXI_ADDR_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">C_S00_AXI_ADDR_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider11345">
      <obj_property name="label">cop</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/g_rst" type="logic">
      <obj_property name="ElementShortName">g_rst</obj_property>
      <obj_property name="ObjectShortName">g_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/start" type="logic">
      <obj_property name="ElementShortName">start</obj_property>
      <obj_property name="ObjectShortName">start</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/xaddr" type="array">
      <obj_property name="ElementShortName">xaddr[3:0]</obj_property>
      <obj_property name="ObjectShortName">xaddr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/yaddr" type="array">
      <obj_property name="ElementShortName">yaddr[3:0]</obj_property>
      <obj_property name="ObjectShortName">yaddr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/xvalid" type="logic">
      <obj_property name="ElementShortName">xvalid</obj_property>
      <obj_property name="ObjectShortName">xvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/yvalid" type="logic">
      <obj_property name="ElementShortName">yvalid</obj_property>
      <obj_property name="ObjectShortName">yvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/xdata" type="array">
      <obj_property name="ElementShortName">xdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">xdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/ydata" type="array">
      <obj_property name="ElementShortName">ydata[31:0]</obj_property>
      <obj_property name="ObjectShortName">ydata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/zaddr" type="array">
      <obj_property name="ElementShortName">zaddr[3:0]</obj_property>
      <obj_property name="ObjectShortName">zaddr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/flag" type="logic">
      <obj_property name="ElementShortName">flag</obj_property>
      <obj_property name="ObjectShortName">flag</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/ready" type="logic">
      <obj_property name="ElementShortName">ready</obj_property>
      <obj_property name="ObjectShortName">ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/result" type="array">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx_data" type="array">
      <obj_property name="ElementShortName">wx_data[127:0]</obj_property>
      <obj_property name="ObjectShortName">wx_data[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy_data" type="array">
      <obj_property name="ElementShortName">wy_data[127:0]</obj_property>
      <obj_property name="ObjectShortName">wy_data[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/xready" type="logic">
      <obj_property name="ElementShortName">xready</obj_property>
      <obj_property name="ObjectShortName">xready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/yready" type="logic">
      <obj_property name="ElementShortName">yready</obj_property>
      <obj_property name="ObjectShortName">yready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/input_ready" type="logic">
      <obj_property name="ElementShortName">input_ready</obj_property>
      <obj_property name="ObjectShortName">input_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/jobDone" type="logic">
      <obj_property name="ElementShortName">jobDone</obj_property>
      <obj_property name="ObjectShortName">jobDone</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/temp" type="array">
      <obj_property name="ElementShortName">temp[1:0]</obj_property>
      <obj_property name="ObjectShortName">temp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/\genblk1[0].areg /clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/\genblk1[0].areg /rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/\genblk1[0].areg /g_rst" type="logic">
      <obj_property name="ElementShortName">g_rst</obj_property>
      <obj_property name="ObjectShortName">g_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/\genblk1[0].areg /emit" type="logic">
      <obj_property name="ElementShortName">emit</obj_property>
      <obj_property name="ObjectShortName">emit</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/\genblk1[0].areg /index" type="array">
      <obj_property name="ElementShortName">index[1:0]</obj_property>
      <obj_property name="ObjectShortName">index[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/\genblk1[0].areg /input_data" type="array">
      <obj_property name="ElementShortName">input_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">input_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/\genblk1[0].areg /valid" type="logic">
      <obj_property name="ElementShortName">valid</obj_property>
      <obj_property name="ObjectShortName">valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/\genblk1[0].areg /data" type="array">
      <obj_property name="ElementShortName">data[31:0]</obj_property>
      <obj_property name="ObjectShortName">data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/\genblk1[0].areg /ready" type="logic">
      <obj_property name="ElementShortName">ready</obj_property>
      <obj_property name="ObjectShortName">ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/\genblk1[0].areg /x" type="array">
      <obj_property name="ElementShortName">x[3:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">x[3:0][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/\genblk1[0].areg /counter" type="array">
      <obj_property name="ElementShortName">counter[2:0]</obj_property>
      <obj_property name="ObjectShortName">counter[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/\genblk1[0].areg /i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider11722">
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /dataA" type="array">
      <obj_property name="ElementShortName">dataA[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /dataB" type="array">
      <obj_property name="ElementShortName">dataB[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataB[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /g_rst" type="logic">
      <obj_property name="ElementShortName">g_rst</obj_property>
      <obj_property name="ObjectShortName">g_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /dataReady" type="logic">
      <obj_property name="ElementShortName">dataReady</obj_property>
      <obj_property name="ObjectShortName">dataReady</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /dataAOut" type="array">
      <obj_property name="ElementShortName">dataAOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataAOut[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /dataBOut" type="array">
      <obj_property name="ElementShortName">dataBOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataBOut[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /dataOutReady" type="logic">
      <obj_property name="ElementShortName">dataOutReady</obj_property>
      <obj_property name="ObjectShortName">dataOutReady</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /result" type="array">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /resultOutReady" type="logic">
      <obj_property name="ElementShortName">resultOutReady</obj_property>
      <obj_property name="ObjectShortName">resultOutReady</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /counter" type="array">
      <obj_property name="ElementShortName">counter[2:0]</obj_property>
      <obj_property name="ObjectShortName">counter[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /buff" type="array">
      <obj_property name="ElementShortName">buff[31:0]</obj_property>
      <obj_property name="ObjectShortName">buff[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /buffReady" type="logic">
      <obj_property name="ElementShortName">buffReady</obj_property>
      <obj_property name="ObjectShortName">buffReady</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /wr" type="array">
      <obj_property name="ElementShortName">wr[31:0]</obj_property>
      <obj_property name="ObjectShortName">wr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /multReady" type="logic">
      <obj_property name="ElementShortName">multReady</obj_property>
      <obj_property name="ObjectShortName">multReady</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /mult_res_tready" type="logic">
      <obj_property name="ElementShortName">mult_res_tready</obj_property>
      <obj_property name="ObjectShortName">mult_res_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /acc_res_tready" type="logic">
      <obj_property name="ElementShortName">acc_res_tready</obj_property>
      <obj_property name="ObjectShortName">acc_res_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /aresetn" type="logic">
      <obj_property name="ElementShortName">aresetn</obj_property>
      <obj_property name="ObjectShortName">aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /acc_valid" type="logic">
      <obj_property name="ElementShortName">acc_valid</obj_property>
      <obj_property name="ObjectShortName">acc_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /acc_input_valid" type="logic">
      <obj_property name="ElementShortName">acc_input_valid</obj_property>
      <obj_property name="ObjectShortName">acc_input_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /acc_input_data" type="array">
      <obj_property name="ElementShortName">acc_input_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">acc_input_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /acc_data" type="array">
      <obj_property name="ElementShortName">acc_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">acc_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /result_valid" type="logic">
      <obj_property name="ElementShortName">result_valid</obj_property>
      <obj_property name="ObjectShortName">result_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /acc_result_valid" type="logic">
      <obj_property name="ElementShortName">acc_result_valid</obj_property>
      <obj_property name="ObjectShortName">acc_result_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /result_counter" type="array">
      <obj_property name="ElementShortName">result_counter[2:0]</obj_property>
      <obj_property name="ObjectShortName">result_counter[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /acc_result" type="array">
      <obj_property name="ElementShortName">acc_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">acc_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /tlast" type="logic">
      <obj_property name="ElementShortName">tlast</obj_property>
      <obj_property name="ObjectShortName">tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[1].stat /SIZE" type="array">
      <obj_property name="ElementShortName">SIZE[2:0]</obj_property>
      <obj_property name="ObjectShortName">SIZE[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /mult/aclk" type="logic">
      <obj_property name="ElementShortName">aclk</obj_property>
      <obj_property name="ObjectShortName">aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /mult/aresetn" type="logic">
      <obj_property name="ElementShortName">aresetn</obj_property>
      <obj_property name="ObjectShortName">aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /mult/s_axis_a_tvalid" type="logic">
      <obj_property name="ElementShortName">s_axis_a_tvalid</obj_property>
      <obj_property name="ObjectShortName">s_axis_a_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /mult/s_axis_a_tdata" type="array">
      <obj_property name="ElementShortName">s_axis_a_tdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_a_tdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /mult/s_axis_b_tvalid" type="logic">
      <obj_property name="ElementShortName">s_axis_b_tvalid</obj_property>
      <obj_property name="ObjectShortName">s_axis_b_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /mult/s_axis_b_tdata" type="array">
      <obj_property name="ElementShortName">s_axis_b_tdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_b_tdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /mult/m_axis_result_tvalid" type="logic">
      <obj_property name="ElementShortName">m_axis_result_tvalid</obj_property>
      <obj_property name="ObjectShortName">m_axis_result_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /mult/m_axis_result_tdata" type="array">
      <obj_property name="ElementShortName">m_axis_result_tdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_result_tdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /acc/aclk" type="logic">
      <obj_property name="ElementShortName">aclk</obj_property>
      <obj_property name="ObjectShortName">aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /acc/aresetn" type="logic">
      <obj_property name="ElementShortName">aresetn</obj_property>
      <obj_property name="ObjectShortName">aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /acc/s_axis_a_tvalid" type="logic">
      <obj_property name="ElementShortName">s_axis_a_tvalid</obj_property>
      <obj_property name="ObjectShortName">s_axis_a_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /acc/s_axis_a_tready" type="logic">
      <obj_property name="ElementShortName">s_axis_a_tready</obj_property>
      <obj_property name="ObjectShortName">s_axis_a_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /acc/s_axis_a_tdata" type="array">
      <obj_property name="ElementShortName">s_axis_a_tdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_a_tdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /acc/s_axis_a_tlast" type="logic">
      <obj_property name="ElementShortName">s_axis_a_tlast</obj_property>
      <obj_property name="ObjectShortName">s_axis_a_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /acc/m_axis_result_tvalid" type="logic">
      <obj_property name="ElementShortName">m_axis_result_tvalid</obj_property>
      <obj_property name="ObjectShortName">m_axis_result_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /acc/m_axis_result_tready" type="logic">
      <obj_property name="ElementShortName">m_axis_result_tready</obj_property>
      <obj_property name="ObjectShortName">m_axis_result_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /acc/m_axis_result_tdata" type="array">
      <obj_property name="ElementShortName">m_axis_result_tdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_result_tdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/\genblk1[0].stat /acc/m_axis_result_tlast" type="logic">
      <obj_property name="ElementShortName">m_axis_result_tlast</obj_property>
      <obj_property name="ObjectShortName">m_axis_result_tlast</obj_property>
   </wvobject>
</wave_config>
