// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.1.0.34.2
// Netlist written on Sun Sep  8 18:29:03 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/avo/desktop/lab2/lab2rp/source/impl_1/lab2_av.sv"
// file 1 "c:/users/avo/desktop/lab2/lab2rp/source/impl_1/mux.sv"
// file 2 "c:/users/avo/desktop/lab2/lab2rp/source/impl_1/oscillator.sv"
// file 3 "c:/users/avo/desktop/lab2/lab2rp/source/impl_1/sevenseg.sv"
// file 4 "c:/users/avo/desktop/lab2/lab2rp/source/impl_1/sum.sv"
// file 5 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.v"
// file 6 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.vhd"
// file 7 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 8 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 9 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 10 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 11 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 12 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 13 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 14 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 15 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 16 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 17 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 18 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 19 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 20 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 21 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 22 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 23 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 24 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 25 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 26 "c:/lscc/radiant/2024.1/ip/common/adder/rtl/lscc_adder.v"
// file 27 "c:/lscc/radiant/2024.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 28 "c:/lscc/radiant/2024.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 29 "c:/lscc/radiant/2024.1/ip/common/counter/rtl/lscc_cntr.v"
// file 30 "c:/lscc/radiant/2024.1/ip/common/fifo/rtl/lscc_fifo.v"
// file 31 "c:/lscc/radiant/2024.1/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 32 "c:/lscc/radiant/2024.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 33 "c:/lscc/radiant/2024.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 34 "c:/lscc/radiant/2024.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 35 "c:/lscc/radiant/2024.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 36 "c:/lscc/radiant/2024.1/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 37 "c:/lscc/radiant/2024.1/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 38 "c:/lscc/radiant/2024.1/ip/common/rom/rtl/lscc_rom.v"
// file 39 "c:/lscc/radiant/2024.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 40 "c:/lscc/radiant/2024.1/ip/pmi/pmi_add.v"
// file 41 "c:/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v"
// file 42 "c:/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v"
// file 43 "c:/lscc/radiant/2024.1/ip/pmi/pmi_counter.v"
// file 44 "c:/lscc/radiant/2024.1/ip/pmi/pmi_dsp.v"
// file 45 "c:/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v"
// file 46 "c:/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v"
// file 47 "c:/lscc/radiant/2024.1/ip/pmi/pmi_mac.v"
// file 48 "c:/lscc/radiant/2024.1/ip/pmi/pmi_mult.v"
// file 49 "c:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v"
// file 50 "c:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v"
// file 51 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v"
// file 52 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v"
// file 53 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v"
// file 54 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v"
// file 55 "c:/lscc/radiant/2024.1/ip/pmi/pmi_rom.v"
// file 56 "c:/lscc/radiant/2024.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module lab2
//

module lab2 (input [3:0]s1, input [3:0]s2, output [6:0]seg, output selector1, 
            output selector2, output [4:0]ledDisplay);
    
    (* is_clock=1, lineinfo="@0(13[8],13[15])" *) wire int_osc;
    
    wire VCC_net, s1_c_3, s1_c_2, s1_c_1, s1_c_0, s2_c_3, s2_c_2, 
        s2_c_1, s2_c_0, seg_c_6, seg_c_5, seg_c_4, seg_c_3, seg_c_2, 
        seg_c_1, seg_c_0, selector1_c, selector1_c_N_41, ledDisplay_c_4, 
        ledDisplay_c_3, ledDisplay_c_2, ledDisplay_c_1, ledDisplay_c_0;
    (* lineinfo="@0(19[14],19[15])" *) wire [3:0]s;
    
    wire GND_net;
    
    VLO i1 (.Z(GND_net));
    (* syn_instantiated=1 *) HSOSC_CORE hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(int_osc));
    defparam hf_osc.CLKHF_DIV = "0b00";
    defparam hf_osc.FABRIC_TRIME = "DISABLE";
    (* lineinfo="@0(26[11],26[22])" *) sevenSeg s3 ({s}, seg_c_6, seg_c_5, 
            seg_c_4, seg_c_2, seg_c_1, seg_c_0, seg_c_3);
    (* lineinfo="@0(21[13],21[47])" *) oscillator s0 (int_osc, selector1_c, 
            selector1_c_N_41);
    (* lineinfo="@0(6[42],6[44])" *) IB \s2_pad[0]  (.I(s2[0]), .O(s2_c_0));
    (* lineinfo="@0(6[42],6[44])" *) IB \s2_pad[1]  (.I(s2[1]), .O(s2_c_1));
    (* lineinfo="@0(6[42],6[44])" *) IB \s2_pad[2]  (.I(s2[2]), .O(s2_c_2));
    (* lineinfo="@0(6[42],6[44])" *) IB \s2_pad[3]  (.I(s2[3]), .O(s2_c_3));
    (* lineinfo="@0(6[32],6[34])" *) IB \s1_pad[0]  (.I(s1[0]), .O(s1_c_0));
    (* lineinfo="@0(6[32],6[34])" *) IB \s1_pad[1]  (.I(s1[1]), .O(s1_c_1));
    (* lineinfo="@0(6[32],6[34])" *) IB \s1_pad[2]  (.I(s1[2]), .O(s1_c_2));
    (* lineinfo="@0(6[32],6[34])" *) IB \s1_pad[3]  (.I(s1[3]), .O(s1_c_3));
    (* lineinfo="@0(9[21],9[31])" *) OB \ledDisplay_pad[0]  (.I(ledDisplay_c_0), 
            .O(ledDisplay[0]));
    (* lineinfo="@0(9[21],9[31])" *) OB \ledDisplay_pad[1]  (.I(ledDisplay_c_1), 
            .O(ledDisplay[1]));
    (* lineinfo="@0(9[21],9[31])" *) OB \ledDisplay_pad[2]  (.I(ledDisplay_c_2), 
            .O(ledDisplay[2]));
    (* lineinfo="@0(9[21],9[31])" *) OB \ledDisplay_pad[3]  (.I(ledDisplay_c_3), 
            .O(ledDisplay[3]));
    (* lineinfo="@0(9[21],9[31])" *) OB \ledDisplay_pad[4]  (.I(ledDisplay_c_4), 
            .O(ledDisplay[4]));
    (* lineinfo="@0(23[6],23[31])" *) mux s4 (s1_c_0, s2_c_0, selector1_c, 
            {s}, s1_c_3, s2_c_3, s1_c_1, s2_c_1, s1_c_2, s2_c_2);
    (* lineinfo="@0(8[26],8[35])" *) OB selector2_pad (.I(selector1_c_N_41), 
            .O(selector2));
    (* lineinfo="@0(8[15],8[24])" *) OB selector1_pad (.I(selector1_c), .O(selector1));
    (* lineinfo="@0(7[22],7[25])" *) OB \seg_pad[0]  (.I(seg_c_0), .O(seg[0]));
    (* lineinfo="@0(7[22],7[25])" *) OB \seg_pad[1]  (.I(seg_c_1), .O(seg[1]));
    (* lineinfo="@0(7[22],7[25])" *) OB \seg_pad[2]  (.I(seg_c_2), .O(seg[2]));
    (* lineinfo="@0(7[22],7[25])" *) OB \seg_pad[3]  (.I(seg_c_3), .O(seg[3]));
    (* lineinfo="@0(7[22],7[25])" *) OB \seg_pad[4]  (.I(seg_c_4), .O(seg[4]));
    (* lineinfo="@0(7[22],7[25])" *) OB \seg_pad[5]  (.I(seg_c_5), .O(seg[5]));
    (* lineinfo="@0(7[22],7[25])" *) OB \seg_pad[6]  (.I(seg_c_6), .O(seg[6]));
    (* lineinfo="@0(25[6],25[29])" *) sum s5 (s1_c_0, s2_c_0, ledDisplay_c_0, 
            s1_c_3, s2_c_3, ledDisplay_c_4, s1_c_2, s2_c_2, ledDisplay_c_3, 
            ledDisplay_c_2, s1_c_1, s2_c_1, ledDisplay_c_1);
    VHI i2 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module sevenSeg
//

module sevenSeg (input [3:0]s, output seg_c_6, output seg_c_5, output seg_c_4, 
            output seg_c_2, output seg_c_1, output seg_c_0, output seg_c_3);
    
    
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B (C+(D))+!B !(C (D)+!C !(D)))))", lineinfo="@3(13[3],31[10])" *) LUT4 seg_c_6_I_0_4_lut (.A(s[1]), 
            .B(s[0]), .C(s[3]), .D(s[2]), .Z(seg_c_6));
    defparam seg_c_6_I_0_4_lut.INIT = "0x1805";
    (* lut_function="(!(A (B+!((D)+!C))+!A !(B (C (D))+!B !(C+!(D)))))", lineinfo="@3(13[3],31[10])" *) LUT4 seg_c_5_I_0_4_lut (.A(s[1]), 
            .B(s[3]), .C(s[2]), .D(s[0]), .Z(seg_c_5));
    defparam seg_c_5_I_0_4_lut.INIT = "0x6302";
    (* lut_function="(!(A (B+!(C))+!A (B ((D)+!C)+!B !(C+(D)))))", lineinfo="@3(13[3],31[10])" *) LUT4 seg_c_4_I_0_4_lut (.A(s[1]), 
            .B(s[3]), .C(s[0]), .D(s[2]), .Z(seg_c_4));
    defparam seg_c_4_I_0_4_lut.INIT = "0x3170";
    (* lut_function="(A (B (C (D)))+!A (B (D)+!B !((D)+!C)))", lineinfo="@3(13[3],31[10])" *) LUT4 seg_c_2_I_0_4_lut (.A(s[0]), 
            .B(s[3]), .C(s[1]), .D(s[2]), .Z(seg_c_2));
    defparam seg_c_2_I_0_4_lut.INIT = "0xc410";
    (* lut_function="(A (B (D)+!B !((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(13[3],31[10])" *) LUT4 seg_c_1_I_0_4_lut (.A(s[0]), 
            .B(s[3]), .C(s[2]), .D(s[1]), .Z(seg_c_1));
    defparam seg_c_1_I_0_4_lut.INIT = "0xd860";
    (* lut_function="(!(A (B+!(C (D)+!C !(D)))+!A !(B (C (D))+!B !(C+!(D)))))", lineinfo="@3(13[3],31[10])" *) LUT4 s_3__I_0_4_lut (.A(s[2]), 
            .B(s[1]), .C(s[3]), .D(s[0]), .Z(seg_c_0));
    defparam s_3__I_0_4_lut.INIT = "0x6102";
    (* lut_function="(A (B (D)+!B !(D))+!A !(B ((D)+!C)+!B (C+!(D))))", lineinfo="@3(13[3],31[10])" *) LUT4 n699_bdd_4_lut_4_lut_4_lut_4_lut (.A(s[0]), 
            .B(s[1]), .C(s[3]), .D(s[2]), .Z(seg_c_3));
    defparam n699_bdd_4_lut_4_lut_4_lut_4_lut.INIT = "0x8962";
    
endmodule

//
// Verilog Description of module oscillator
//

module oscillator (input int_osc, output selector1_c, output selector1_c_N_41);
    
    (* is_clock=1, lineinfo="@0(13[8],13[15])" *) wire int_osc;
    wire [24:0]n105;
    
    wire VCC_net;
    (* lineinfo="@2(6[15],6[22])" *) wire [24:0]counter;
    
    wire n215, n346, n829, GND_net, n281, n344, n826, n342, 
        n823, n340, n820, n338, n817, n135, n32, n336, n814, 
        n31, n334, n811, n35, n34, n38, n33, n541, n7, n332, 
        n808, n330, n805, n328, n802, n326, n799, n324, n796, 
        n793;
    
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i7 (.D(n105[7]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[7]));
    defparam counter_17__i7.REGSET = "RESET";
    defparam counter_17__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i8 (.D(n105[8]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[8]));
    defparam counter_17__i8.REGSET = "RESET";
    defparam counter_17__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i4 (.D(n105[4]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[4]));
    defparam counter_17__i4.REGSET = "RESET";
    defparam counter_17__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i9 (.D(n105[9]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[9]));
    defparam counter_17__i9.REGSET = "RESET";
    defparam counter_17__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i10 (.D(n105[10]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[10]));
    defparam counter_17__i10.REGSET = "RESET";
    defparam counter_17__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i11 (.D(n105[11]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[11]));
    defparam counter_17__i11.REGSET = "RESET";
    defparam counter_17__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i12 (.D(n105[12]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[12]));
    defparam counter_17__i12.REGSET = "RESET";
    defparam counter_17__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i13 (.D(n105[13]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[13]));
    defparam counter_17__i13.REGSET = "RESET";
    defparam counter_17__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i14 (.D(n105[14]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[14]));
    defparam counter_17__i14.REGSET = "RESET";
    defparam counter_17__i14.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(13[36],13[47])" *) FA2 counter_17_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[23]), .D0(n346), .CI0(n346), .A1(GND_net), 
            .B1(GND_net), .C1(counter[24]), .D1(n829), .CI1(n829), .CO0(n829), 
            .S0(n105[23]), .S1(n105[24]));
    defparam counter_17_add_4_25.INIT0 = "0xc33c";
    defparam counter_17_add_4_25.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i546_2_lut (.A(n215), .B(selector1_c), 
            .Z(n281));
    defparam i546_2_lut.INIT = "0x2222";
    (* lineinfo="@2(13[36],13[47])" *) FA2 counter_17_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[21]), .D0(n344), .CI0(n344), .A1(GND_net), 
            .B1(GND_net), .C1(counter[22]), .D1(n826), .CI1(n826), .CO0(n826), 
            .CO1(n346), .S0(n105[21]), .S1(n105[22]));
    defparam counter_17_add_4_23.INIT0 = "0xc33c";
    defparam counter_17_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@2(13[36],13[47])" *) FA2 counter_17_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[19]), .D0(n342), .CI0(n342), .A1(GND_net), 
            .B1(GND_net), .C1(counter[20]), .D1(n823), .CI1(n823), .CO0(n823), 
            .CO1(n344), .S0(n105[19]), .S1(n105[20]));
    defparam counter_17_add_4_21.INIT0 = "0xc33c";
    defparam counter_17_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@2(13[36],13[47])" *) FA2 counter_17_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[17]), .D0(n340), .CI0(n340), .A1(GND_net), 
            .B1(GND_net), .C1(counter[18]), .D1(n820), .CI1(n820), .CO0(n820), 
            .CO1(n342), .S0(n105[17]), .S1(n105[18]));
    defparam counter_17_add_4_19.INIT0 = "0xc33c";
    defparam counter_17_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@2(13[36],13[47])" *) FA2 counter_17_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[15]), .D0(n338), .CI0(n338), .A1(GND_net), 
            .B1(GND_net), .C1(counter[16]), .D1(n817), .CI1(n817), .CO0(n817), 
            .CO1(n340), .S0(n105[15]), .S1(n105[16]));
    defparam counter_17_add_4_17.INIT0 = "0xc33c";
    defparam counter_17_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))", lineinfo="@2(19[9],23[8])" *) LUT4 i120_2_lut (.A(n215), 
            .B(selector1_c), .Z(n135));
    defparam i120_2_lut.INIT = "0x4444";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(14[13],14[29])" *) LUT4 i12_4_lut (.A(counter[16]), 
            .B(counter[24]), .C(counter[6]), .D(counter[20]), .Z(n32));
    defparam i12_4_lut.INIT = "0xfffe";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i15 (.D(n105[15]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[15]));
    defparam counter_17__i15.REGSET = "RESET";
    defparam counter_17__i15.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(13[36],13[47])" *) FA2 counter_17_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[13]), .D0(n336), .CI0(n336), .A1(GND_net), 
            .B1(GND_net), .C1(counter[14]), .D1(n814), .CI1(n814), .CO0(n814), 
            .CO1(n338), .S0(n105[13]), .S1(n105[14]));
    defparam counter_17_add_4_15.INIT0 = "0xc33c";
    defparam counter_17_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(14[13],14[29])" *) LUT4 i11_4_lut (.A(counter[19]), 
            .B(counter[23]), .C(counter[11]), .D(counter[14]), .Z(n31));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lineinfo="@2(13[36],13[47])" *) FA2 counter_17_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[11]), .D0(n334), .CI0(n334), .A1(GND_net), 
            .B1(GND_net), .C1(counter[12]), .D1(n811), .CI1(n811), .CO0(n811), 
            .CO1(n336), .S0(n105[11]), .S1(n105[12]));
    defparam counter_17_add_4_13.INIT0 = "0xc33c";
    defparam counter_17_add_4_13.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i16 (.D(n105[16]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[16]));
    defparam counter_17__i16.REGSET = "RESET";
    defparam counter_17__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(14[13],14[29])" *) LUT4 i15_4_lut (.A(counter[7]), 
            .B(counter[12]), .C(counter[18]), .D(counter[21]), .Z(n35));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(14[13],14[29])" *) LUT4 i14_4_lut (.A(counter[3]), 
            .B(counter[17]), .C(counter[0]), .D(counter[2]), .Z(n34));
    defparam i14_4_lut.INIT = "0xfffe";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i17 (.D(n105[17]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[17]));
    defparam counter_17__i17.REGSET = "RESET";
    defparam counter_17__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))", lineinfo="@2(14[13],14[29])" *) LUT4 i18_3_lut (.A(n35), 
            .B(n31), .C(n32), .Z(n38));
    defparam i18_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(14[13],14[29])" *) LUT4 i13_4_lut (.A(counter[22]), 
            .B(counter[15]), .C(counter[5]), .D(counter[1]), .Z(n33));
    defparam i13_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i459_2_lut (.A(counter[8]), .B(counter[10]), 
            .Z(n541));
    defparam i459_2_lut.INIT = "0x8888";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_4_lut (.A(n33), .B(counter[4]), 
            .C(n38), .D(n34), .Z(n7));
    defparam i1_4_lut.INIT = "0xfffb";
    (* lut_function="(!((B+!(C (D)))+!A))", lineinfo="@2(14[13],14[29])" *) LUT4 i550_4_lut (.A(counter[13]), 
            .B(n7), .C(counter[9]), .D(n541), .Z(n215));
    defparam i550_4_lut.INIT = "0x2000";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i18 (.D(n105[18]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[18]));
    defparam counter_17__i18.REGSET = "RESET";
    defparam counter_17__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i19 (.D(n105[19]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[19]));
    defparam counter_17__i19.REGSET = "RESET";
    defparam counter_17__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i20 (.D(n105[20]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[20]));
    defparam counter_17__i20.REGSET = "RESET";
    defparam counter_17__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i21 (.D(n105[21]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[21]));
    defparam counter_17__i21.REGSET = "RESET";
    defparam counter_17__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i22 (.D(n105[22]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[22]));
    defparam counter_17__i22.REGSET = "RESET";
    defparam counter_17__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i23 (.D(n105[23]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[23]));
    defparam counter_17__i23.REGSET = "RESET";
    defparam counter_17__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i24 (.D(n105[24]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[24]));
    defparam counter_17__i24.REGSET = "RESET";
    defparam counter_17__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i0 (.D(n105[0]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[0]));
    defparam counter_17__i0.REGSET = "RESET";
    defparam counter_17__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=47, LSE_LLINE=21, LSE_RLINE=21, lineinfo="@2(10[12],24[6])" *) FD1P3XZ led_state (.D(n135), 
            .SP(n215), .CK(int_osc), .SR(n281), .Q(selector1_c));
    defparam led_state.REGSET = "SET";
    defparam led_state.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i1 (.D(n105[1]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[1]));
    defparam counter_17__i1.REGSET = "RESET";
    defparam counter_17__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(13[36],13[47])" *) FA2 counter_17_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[9]), .D0(n332), .CI0(n332), .A1(GND_net), 
            .B1(GND_net), .C1(counter[10]), .D1(n808), .CI1(n808), .CO0(n808), 
            .CO1(n334), .S0(n105[9]), .S1(n105[10]));
    defparam counter_17_add_4_11.INIT0 = "0xc33c";
    defparam counter_17_add_4_11.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i5 (.D(n105[5]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[5]));
    defparam counter_17__i5.REGSET = "RESET";
    defparam counter_17__i5.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(13[36],13[47])" *) FA2 counter_17_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[7]), .D0(n330), .CI0(n330), .A1(GND_net), 
            .B1(GND_net), .C1(counter[8]), .D1(n805), .CI1(n805), .CO0(n805), 
            .CO1(n332), .S0(n105[7]), .S1(n105[8]));
    defparam counter_17_add_4_9.INIT0 = "0xc33c";
    defparam counter_17_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@2(13[36],13[47])" *) FA2 counter_17_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[5]), .D0(n328), .CI0(n328), .A1(GND_net), 
            .B1(GND_net), .C1(counter[6]), .D1(n802), .CI1(n802), .CO0(n802), 
            .CO1(n330), .S0(n105[5]), .S1(n105[6]));
    defparam counter_17_add_4_7.INIT0 = "0xc33c";
    defparam counter_17_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@2(13[36],13[47])" *) FA2 counter_17_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[3]), .D0(n326), .CI0(n326), .A1(GND_net), 
            .B1(GND_net), .C1(counter[4]), .D1(n799), .CI1(n799), .CO0(n799), 
            .CO1(n328), .S0(n105[3]), .S1(n105[4]));
    defparam counter_17_add_4_5.INIT0 = "0xc33c";
    defparam counter_17_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@2(13[36],13[47])" *) FA2 counter_17_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[1]), .D0(n324), .CI0(n324), .A1(GND_net), 
            .B1(GND_net), .C1(counter[2]), .D1(n796), .CI1(n796), .CO0(n796), 
            .CO1(n326), .S0(n105[1]), .S1(n105[2]));
    defparam counter_17_add_4_3.INIT0 = "0xc33c";
    defparam counter_17_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@2(13[36],13[47])" *) FA2 counter_17_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(counter[0]), .D1(n793), .CI1(n793), .CO0(n793), .CO1(n324), 
            .S1(n105[0]));
    defparam counter_17_add_4_1.INIT0 = "0xc33c";
    defparam counter_17_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@2(28[21],28[31])" *) LUT4 selector1_c_I_0_1_lut (.A(selector1_c), 
            .Z(selector1_c_N_41));
    defparam selector1_c_I_0_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i2 (.D(n105[2]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[2]));
    defparam counter_17__i2.REGSET = "RESET";
    defparam counter_17__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i3 (.D(n105[3]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[3]));
    defparam counter_17__i3.REGSET = "RESET";
    defparam counter_17__i3.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    (* syn_use_carry_chain=1, lineinfo="@2(13[36],13[47])" *) FD1P3XZ counter_17__i6 (.D(n105[6]), 
            .SP(VCC_net), .CK(int_osc), .SR(n215), .Q(counter[6]));
    defparam counter_17__i6.REGSET = "RESET";
    defparam counter_17__i6.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module mux
//

module mux (input s1_c_0, input s2_c_0, input selector1_c, output [3:0]s, 
            input s1_c_3, input s2_c_3, input s1_c_1, input s2_c_1, 
            input s1_c_2, input s2_c_2);
    
    
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(11[4],14[11])" *) LUT4 selector1_c_I_0_5_3_lut (.A(s1_c_0), 
            .B(s2_c_0), .C(selector1_c), .Z(s[0]));
    defparam selector1_c_I_0_5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(11[4],14[11])" *) LUT4 selector1_c_I_0_2_3_lut (.A(s1_c_3), 
            .B(s2_c_3), .C(selector1_c), .Z(s[3]));
    defparam selector1_c_I_0_2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(11[4],14[11])" *) LUT4 selector1_c_I_0_4_3_lut (.A(s1_c_1), 
            .B(s2_c_1), .C(selector1_c), .Z(s[1]));
    defparam selector1_c_I_0_4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(11[4],14[11])" *) LUT4 selector1_c_I_0_3_3_lut (.A(s1_c_2), 
            .B(s2_c_2), .C(selector1_c), .Z(s[2]));
    defparam selector1_c_I_0_3_3_lut.INIT = "0xcaca";
    
endmodule

//
// Verilog Description of module sum
//

module sum (input s1_c_0, input s2_c_0, output ledDisplay_c_0, input s1_c_3, 
            input s2_c_3, output ledDisplay_c_4, input s1_c_2, input s2_c_2, 
            output ledDisplay_c_3, output ledDisplay_c_2, input s1_c_1, 
            input s2_c_1, output ledDisplay_c_1);
    
    
    wire ledDisplay_c_3_N_45, ledDisplay_c_2_N_47;
    
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@4(14[9],14[16])" *) LUT4 s1_c_0_I_0_2_lut (.A(s1_c_0), 
            .B(s2_c_0), .Z(ledDisplay_c_0));
    defparam s1_c_0_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+(C))+!A (B (C)))", lineinfo="@4(14[9],14[16])" *) LUT4 ledDisplay_c_4_I_0_3_lut (.A(s1_c_3), 
            .B(s2_c_3), .C(ledDisplay_c_3_N_45), .Z(ledDisplay_c_4));
    defparam ledDisplay_c_4_I_0_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))", lineinfo="@4(14[9],14[16])" *) LUT4 i40_3_lut (.A(s1_c_2), 
            .B(s2_c_2), .C(ledDisplay_c_2_N_47), .Z(ledDisplay_c_3_N_45));
    defparam i40_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))", lineinfo="@4(14[9],14[16])" *) LUT4 i2_3_lut (.A(ledDisplay_c_3_N_45), 
            .B(s2_c_3), .C(s1_c_3), .Z(ledDisplay_c_3));
    defparam i2_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))", lineinfo="@4(14[9],14[16])" *) LUT4 i2_3_lut_adj_1 (.A(ledDisplay_c_2_N_47), 
            .B(s2_c_2), .C(s1_c_2), .Z(ledDisplay_c_2));
    defparam i2_3_lut_adj_1.INIT = "0x9696";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))", lineinfo="@4(14[9],14[16])" *) LUT4 i2_3_lut_4_lut (.A(s1_c_0), 
            .B(s2_c_0), .C(s1_c_1), .D(s2_c_1), .Z(ledDisplay_c_1));
    defparam i2_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))", lineinfo="@4(14[9],14[16])" *) LUT4 i33_3_lut_4_lut (.A(s1_c_0), 
            .B(s2_c_0), .C(s2_c_1), .D(s1_c_1), .Z(ledDisplay_c_2_N_47));
    defparam i33_3_lut_4_lut.INIT = "0xf880";
    
endmodule
