
---------- Begin Simulation Statistics ----------
simSeconds                                   0.044862                       # Number of seconds simulated (Second)
simTicks                                  44861675769                       # Number of ticks simulated (Tick)
finalTick                                8752423847635                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    549.34                       # Real time elapsed on the host (Second)
hostTickRate                                 81665193                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4373812                       # Number of bytes of host memory used (Byte)
simInsts                                   8054485374                       # Number of instructions simulated (Count)
simOps                                     8201726180                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 14662202                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   14930235                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.l1d-cache-0.demandHits::processor.switch2.core.data     15359268                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1d-cache-0.demandHits::total     15359268                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1d-cache-0.overallHits::processor.switch2.core.data     15359268                       # number of overall hits (Count)
board.cache_hierarchy.l1d-cache-0.overallHits::total     15359268                       # number of overall hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMisses::processor.switch2.core.data      3404677                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMisses::total      3404677                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMisses::processor.switch2.core.data      3404677                       # number of overall misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMisses::total      3404677                       # number of overall misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMissLatency::processor.switch2.core.data 175172534784                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMissLatency::total 175172534784                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMissLatency::processor.switch2.core.data 175172534784                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMissLatency::total 175172534784                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandAccesses::processor.switch2.core.data     18763945                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.demandAccesses::total     18763945                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.overallAccesses::processor.switch2.core.data     18763945                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.overallAccesses::total     18763945                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.demandMissRate::processor.switch2.core.data     0.181448                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandMissRate::total     0.181448                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMissRate::processor.switch2.core.data     0.181448                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMissRate::total     0.181448                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandAvgMissLatency::processor.switch2.core.data 51450.558976                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.demandAvgMissLatency::total 51450.558976                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMissLatency::processor.switch2.core.data 51450.558976                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMissLatency::total 51450.558976                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1d-cache-0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1d-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1d-cache-0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1d-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1d-cache-0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1d-cache-0.writebacks::writebacks       511061                       # number of writebacks (Count)
board.cache_hierarchy.l1d-cache-0.writebacks::total       511061                       # number of writebacks (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrHits::processor.switch2.core.data      2394978                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrHits::total      2394978                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrHits::processor.switch2.core.data      2394978                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrHits::total      2394978                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMisses::processor.switch2.core.data      1009699                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMisses::total      1009699                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrMisses::processor.switch2.core.data      1009699                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrMisses::total      1009699                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMissLatency::processor.switch2.core.data  59406382485                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMshrMissLatency::total  59406382485                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMshrMissLatency::processor.switch2.core.data  59406382485                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMshrMissLatency::total  59406382485                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMshrMissRate::processor.switch2.core.data     0.053811                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandMshrMissRate::total     0.053811                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMshrMissRate::processor.switch2.core.data     0.053811                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMshrMissRate::total     0.053811                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandAvgMshrMissLatency::processor.switch2.core.data 58835.734694                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.demandAvgMshrMissLatency::total 58835.734694                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMshrMissLatency::processor.switch2.core.data 58835.734694                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMshrMissLatency::total 58835.734694                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.replacements      1009696                       # number of replacements (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.hits::processor.switch2.core.data     10479566                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.hits::total     10479566                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.misses::processor.switch2.core.data      2937745                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.misses::total      2937745                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.missLatency::processor.switch2.core.data 148876347627                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.missLatency::total 148876347627                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.accesses::processor.switch2.core.data     13417311                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.accesses::total     13417311                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.missRate::processor.switch2.core.data     0.218952                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.missRate::total     0.218952                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMissLatency::processor.switch2.core.data 50677.083146                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMissLatency::total 50677.083146                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrHits::processor.switch2.core.data      2394978                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrHits::total      2394978                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMisses::processor.switch2.core.data       542767                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMisses::total       542767                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissLatency::processor.switch2.core.data  33265683684                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissLatency::total  33265683684                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissRate::processor.switch2.core.data     0.040453                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissRate::total     0.040453                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMshrMissLatency::processor.switch2.core.data 61289.068208                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMshrMissLatency::total 61289.068208                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.hits::processor.switch2.core.data      4879702                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.hits::total      4879702                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.misses::processor.switch2.core.data       466932                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.misses::total       466932                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.missLatency::processor.switch2.core.data  26296187157                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.missLatency::total  26296187157                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.accesses::processor.switch2.core.data      5346634                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.accesses::total      5346634                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.missRate::processor.switch2.core.data     0.087332                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.missRate::total     0.087332                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMissLatency::processor.switch2.core.data 56316.952269                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMissLatency::total 56316.952269                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMisses::processor.switch2.core.data       466932                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMisses::total       466932                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissLatency::processor.switch2.core.data  26140698801                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissLatency::total  26140698801                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissRate::processor.switch2.core.data     0.087332                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissRate::total     0.087332                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMshrMissLatency::processor.switch2.core.data 55983.952269                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMshrMissLatency::total 55983.952269                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1d-cache-0.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.tags.totalRefs     34310625                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1d-cache-0.tags.sampledRefs      1010208                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1d-cache-0.tags.avgRefs    33.963921                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1d-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1d-cache-0.tags.occupancies::processor.switch1.core.data     2.231899                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1d-cache-0.tags.occupancies::processor.switch2.core.data   509.768101                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::processor.switch1.core.data     0.004359                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::processor.switch2.core.data     0.995641                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::0          147                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::1          359                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1d-cache-0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1d-cache-0.tags.tagAccesses     76065476                       # Number of tag accesses (Count)
board.cache_hierarchy.l1d-cache-0.tags.dataAccesses     76065476                       # Number of data accesses (Count)
board.cache_hierarchy.l1d-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1i-cache-0.demandHits::processor.switch2.core.inst      5025478                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1i-cache-0.demandHits::total      5025478                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1i-cache-0.overallHits::processor.switch2.core.inst      5025478                       # number of overall hits (Count)
board.cache_hierarchy.l1i-cache-0.overallHits::total      5025478                       # number of overall hits (Count)
board.cache_hierarchy.l1i-cache-0.demandMisses::processor.switch2.core.inst           48                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMisses::total           48                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMisses::processor.switch2.core.inst           48                       # number of overall misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMisses::total           48                       # number of overall misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMissLatency::processor.switch2.core.inst      2867463                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMissLatency::total      2867463                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMissLatency::processor.switch2.core.inst      2867463                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMissLatency::total      2867463                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandAccesses::processor.switch2.core.inst      5025526                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.demandAccesses::total      5025526                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.overallAccesses::processor.switch2.core.inst      5025526                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.overallAccesses::total      5025526                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.demandMissRate::processor.switch2.core.inst     0.000010                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandMissRate::total     0.000010                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMissRate::processor.switch2.core.inst     0.000010                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMissRate::total     0.000010                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandAvgMissLatency::processor.switch2.core.inst 59738.812500                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.demandAvgMissLatency::total 59738.812500                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMissLatency::processor.switch2.core.inst 59738.812500                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMissLatency::total 59738.812500                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1i-cache-0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1i-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1i-cache-0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1i-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1i-cache-0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1i-cache-0.demandMshrHits::processor.switch2.core.inst            3                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrHits::total            3                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrHits::processor.switch2.core.inst            3                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrHits::total            3                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMisses::processor.switch2.core.inst           45                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMisses::total           45                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrMisses::processor.switch2.core.inst           45                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrMisses::total           45                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMissLatency::processor.switch2.core.inst      2830500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMshrMissLatency::total      2830500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMshrMissLatency::processor.switch2.core.inst      2830500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMshrMissLatency::total      2830500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMshrMissRate::processor.switch2.core.inst     0.000009                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandMshrMissRate::total     0.000009                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMshrMissRate::processor.switch2.core.inst     0.000009                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMshrMissRate::total     0.000009                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandAvgMshrMissLatency::processor.switch2.core.inst        62900                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.demandAvgMshrMissLatency::total        62900                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMshrMissLatency::processor.switch2.core.inst        62900                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMshrMissLatency::total        62900                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.hits::processor.switch2.core.inst      5025478                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.hits::total      5025478                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.misses::processor.switch2.core.inst           48                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.misses::total           48                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.missLatency::processor.switch2.core.inst      2867463                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.missLatency::total      2867463                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.accesses::processor.switch2.core.inst      5025526                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.accesses::total      5025526                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.missRate::processor.switch2.core.inst     0.000010                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.missRate::total     0.000010                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMissLatency::processor.switch2.core.inst 59738.812500                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMissLatency::total 59738.812500                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrHits::processor.switch2.core.inst            3                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMisses::processor.switch2.core.inst           45                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMisses::total           45                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissLatency::processor.switch2.core.inst      2830500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissLatency::total      2830500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissRate::processor.switch2.core.inst     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissRate::total     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMshrMissLatency::processor.switch2.core.inst        62900                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMshrMissLatency::total        62900                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1i-cache-0.tags.tagsInUse   104.715862                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.tags.totalRefs    280697843                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1i-cache-0.tags.sampledRefs          113                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1i-cache-0.tags.avgRefs 2484051.707965                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1i-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1i-cache-0.tags.occupancies::processor.switch1.core.inst           68                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1i-cache-0.tags.occupancies::processor.switch2.core.inst    36.715862                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::processor.switch1.core.inst     0.132812                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::processor.switch2.core.inst     0.071711                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::total     0.204523                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.occupanciesTaskId::1024          113                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1i-cache-0.tags.ageTaskId_1024::4          113                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1i-cache-0.tags.ratioOccsTaskId::1024     0.220703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1i-cache-0.tags.tagAccesses     20102149                       # Number of tag accesses (Count)
board.cache_hierarchy.l1i-cache-0.tags.dataAccesses     20102149                       # Number of data accesses (Count)
board.cache_hierarchy.l1i-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.demandHits::processor.switch2.core.data         1902                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2-cache-0.demandHits::total         1902                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2-cache-0.overallHits::processor.switch2.core.data         1902                       # number of overall hits (Count)
board.cache_hierarchy.l2-cache-0.overallHits::total         1902                       # number of overall hits (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::processor.switch2.core.inst           45                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::processor.switch2.core.data      1007797                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::total      1007842                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::processor.switch2.core.inst           45                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::processor.switch2.core.data      1007797                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::total      1007842                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.demandMissLatency::processor.switch2.core.inst      2800530                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMissLatency::processor.switch2.core.data  58726160721                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMissLatency::total  58728961251                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::processor.switch2.core.inst      2800530                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::processor.switch2.core.data  58726160721                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::total  58728961251                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandAccesses::processor.switch2.core.inst           45                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandAccesses::processor.switch2.core.data      1009699                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandAccesses::total      1009744                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::processor.switch2.core.inst           45                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::processor.switch2.core.data      1009699                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::total      1009744                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandMissRate::processor.switch2.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMissRate::processor.switch2.core.data     0.998116                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMissRate::total     0.998116                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::processor.switch2.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::processor.switch2.core.data     0.998116                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::total     0.998116                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::processor.switch2.core.inst        62234                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::processor.switch2.core.data 58271.815377                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::total 58271.992287                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::processor.switch2.core.inst        62234                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::processor.switch2.core.data 58271.815377                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::total 58271.992287                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2-cache-0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2-cache-0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2-cache-0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2-cache-0.writebacks::writebacks       510996                       # number of writebacks (Count)
board.cache_hierarchy.l2-cache-0.writebacks::total       510996                       # number of writebacks (Count)
board.cache_hierarchy.l2-cache-0.demandMshrHits::processor.switch2.core.data         2214                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2-cache-0.demandMshrHits::total         2214                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2-cache-0.overallMshrHits::processor.switch2.core.data         2214                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2-cache-0.overallMshrHits::total         2214                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::processor.switch2.core.inst           45                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::processor.switch2.core.data      1005583                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::total      1005628                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::cache_hierarchy.l2-cache-0.prefetcher         6989                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::processor.switch2.core.inst           45                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::processor.switch2.core.data      1005583                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::total      1012617                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::processor.switch2.core.inst      2755575                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::processor.switch2.core.data  57695830083                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::total  57698585658                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher    525886161                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::processor.switch2.core.inst      2755575                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::processor.switch2.core.data  57695830083                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::total  58224471819                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::processor.switch2.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::processor.switch2.core.data     0.995924                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::total     0.995924                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::cache_hierarchy.l2-cache-0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::processor.switch2.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::processor.switch2.core.data     0.995924                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::total     1.002845                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::processor.switch2.core.inst        61235                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::processor.switch2.core.data 57375.502652                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::total 57375.675357                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher 75244.836314                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::processor.switch2.core.inst        61235                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::processor.switch2.core.data 57375.502652                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::total 57499.006850                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.replacements      1012621                       # number of replacements (Count)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMisses::writebacks            6                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMisses::total            6                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMisses::cache_hierarchy.l2-cache-0.prefetcher         6989                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMisses::total         6989                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher    525886161                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissLatency::total    525886161                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissRate::cache_hierarchy.l2-cache-0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher 75244.836314                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.HardPFReq.avgMshrMissLatency::total 75244.836314                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.hits::processor.switch2.core.data         1366                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.hits::total         1366                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.misses::processor.switch2.core.data       465566                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.misses::total       465566                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.missLatency::processor.switch2.core.data  25827740739                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.missLatency::total  25827740739                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.accesses::processor.switch2.core.data       466932                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.accesses::total       466932                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.missRate::processor.switch2.core.data     0.997075                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.missRate::total     0.997075                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMissLatency::processor.switch2.core.data 55476.002842                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMissLatency::total 55476.002842                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrHits::processor.switch2.core.data         2214                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrHits::total         2214                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMisses::processor.switch2.core.data       463352                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMisses::total       463352                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissLatency::processor.switch2.core.data  25339095873                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissLatency::total  25339095873                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissRate::processor.switch2.core.data     0.992333                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissRate::total     0.992333                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMshrMissLatency::processor.switch2.core.data 54686.492932                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMshrMissLatency::total 54686.492932                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.hits::processor.switch2.core.data          536                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.hits::total          536                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::processor.switch2.core.inst           45                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::processor.switch2.core.data       542231                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::total       542276                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::processor.switch2.core.inst      2800530                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::processor.switch2.core.data  32898419982                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::total  32901220512                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::processor.switch2.core.inst           45                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::processor.switch2.core.data       542767                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::total       542812                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::processor.switch2.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::processor.switch2.core.data     0.999012                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::total     0.999013                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::processor.switch2.core.inst        62234                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::processor.switch2.core.data 60672.333345                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::total 60672.462938                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::processor.switch2.core.inst           45                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::processor.switch2.core.data       542231                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::total       542276                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::processor.switch2.core.inst      2755575                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::processor.switch2.core.data  32356734210                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::total  32359489785                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::processor.switch2.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::processor.switch2.core.data     0.999012                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::total     0.999013                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::processor.switch2.core.inst        61235                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::processor.switch2.core.data 59673.338872                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::total 59673.468464                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.WritebackDirty.hits::writebacks       511061                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.hits::total       511061                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.accesses::writebacks       511061                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.accesses::total       511061                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.prefetcher.demandMshrMisses      1005628                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfIssued         7576                       # number of hwpf issued (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUnused         2884                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUseful         1902                       # number of useful prefetch (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.accuracy     0.251056                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.coverage     0.001888                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInCache          357                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInMSHR          230                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfLate          587                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfIdentified         7576                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfSpanPage         2682                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUsefulSpanPage           83                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.tags.tagsInUse         4096                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2-cache-0.tags.totalRefs      2031819                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2-cache-0.tags.sampledRefs      1016717                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2-cache-0.tags.avgRefs     1.998412                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2-cache-0.tags.occupancies::writebacks     0.032502                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::cache_hierarchy.l2-cache-0.prefetcher    52.385371                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch1.core.data    25.798506                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch2.core.inst     0.203370                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch2.core.data  4017.580250                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::writebacks     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::cache_hierarchy.l2-cache-0.prefetcher     0.012789                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch1.core.data     0.006298                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch2.core.inst     0.000050                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch2.core.data     0.980855                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupanciesTaskId::1022           92                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2-cache-0.tags.occupanciesTaskId::1024         4004                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1022::2           92                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::0          302                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::1          987                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::2         2715                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ratioOccsTaskId::1022     0.022461                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2-cache-0.tags.ratioOccsTaskId::1024     0.977539                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2-cache-0.tags.tagAccesses     17168141                       # Number of tag accesses (Count)
board.cache_hierarchy.l2-cache-0.tags.dataAccesses     17168141                       # Number of data accesses (Count)
board.cache_hierarchy.l2-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadResp       542809                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty      1022057                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict      1000260                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::HardPFReq         7314                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq       466932                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp       466932                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq       542812                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1i-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port           90                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1d-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port      3029091                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total      3029181                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1i-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1d-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port     97328448                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total     97331328                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops          1019935                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic     32703744                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples      2029679                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.000027                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.005158                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0      2029625    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1           54      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total      2029679                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy   1012840146                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy        44955                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy   1008686304                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests      2019440                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests      1009696                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops           54                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops           54                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp       549262                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty       510996                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict       501577                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq       463352                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp       463352                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq       549265                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2-cache-0.mem_side_port::board.memory.mem_ctrl.port      3037804                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2-cache-0.mem_side_port::total      3037804                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total      3037804                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2-cache-0.mem_side_port::board.memory.mem_ctrl.port     97511040                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2-cache-0.mem_side_port::total     97511040                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total     97511040                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      1012617                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      1012617    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      1012617                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy    844549938                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy    864939615                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests      2025190                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      1012573                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_writebacks::samples    510996.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2-cache-0.prefetcher::samples      6989.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.switch2.core.inst::samples        45.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.switch2.core.data::samples   1005583.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000048455792                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds        31672                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds        31672                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState        2449419                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState        479909                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                1012617                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                510996                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts              1012617                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts              510996                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.83                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 26.13                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6          1012617                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6          510996                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0             656775                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1             144176                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2             101846                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3              45633                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4              39508                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5              23458                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                480                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                332                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                254                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                 91                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                55                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 9                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              1502                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16              1727                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17             29010                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18             31374                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19             31536                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20             31704                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21             31748                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22             31822                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23             32142                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24             31894                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25             31878                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26             32182                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27             32029                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28             32146                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29             32251                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30             31781                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31             31714                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32             31992                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33               223                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34               297                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 3                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples        31672                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    31.970068                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean    23.800240                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    30.106317                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-15          599      1.89%      1.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::16-31        22943     72.44%     74.33% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::32-47          199      0.63%     74.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::48-63         2347      7.41%     82.37% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::64-79         2318      7.32%     89.69% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::80-95         1701      5.37%     95.06% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::96-111         1110      3.50%     98.56% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::112-127          249      0.79%     99.35% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::128-143           41      0.13%     99.48% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::144-159           33      0.10%     99.58% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::160-175           19      0.06%     99.64% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::176-191           38      0.12%     99.76% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::192-207           39      0.12%     99.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::208-223           14      0.04%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::224-239            9      0.03%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-271            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::272-287            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::288-303            3      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::320-335            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::336-351            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::352-367            3      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::416-431            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total        31672                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples        31672                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.133051                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.123883                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     0.573793                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16        29772     94.00%     94.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::17          286      0.90%     94.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18         1203      3.80%     98.70% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19          186      0.59%     99.29% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::20          174      0.55%     99.84% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::21           43      0.14%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::22            5      0.02%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::23            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::24            2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total        31672                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys           64807488                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys        32703744                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         1444606936.52426624                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         728990690.59294283                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap              45861812280                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 30100.70                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2-cache-0.prefetcher       447296                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.switch2.core.inst         2880                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.switch2.core.data     64357312                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks     32701824                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2-cache-0.prefetcher 9970559.332272810861                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.switch2.core.inst 64197.334375772858                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.switch2.core.data 1434572179.857617855072                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 728947892.370025634766                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2-cache-0.prefetcher         6989                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.switch2.core.inst           45                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.switch2.core.data      1005583                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks       510996                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2-cache-0.prefetcher    361607925                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.switch2.core.inst      1638149                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.switch2.core.data  32706889036                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks 1101726865934                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2-cache-0.prefetcher     51739.58                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.switch2.core.inst     36403.31                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.switch2.core.data     32525.30                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks   2156038.14                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2-cache-0.prefetcher       447296                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.switch2.core.inst         2880                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.switch2.core.data     64357184                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total     64807360                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.switch2.core.inst         2880                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total         2880                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks     32703744                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total     32703744                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2-cache-0.prefetcher         6989                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.switch2.core.inst           45                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.switch2.core.data      1005581                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total      1012615                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks       510996                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total       510996                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2-cache-0.prefetcher      9970559                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.switch2.core.inst        64197                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.switch2.core.data   1434569327                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   1444604083                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.switch2.core.inst        64197                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total        64197                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks    728990691                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    728990691                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks    728990691                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2-cache-0.prefetcher      9970559                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.switch2.core.inst        64197                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.switch2.core.data   1434569327                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   2173594774                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts         1012617                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts         510966                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0        63501                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1        63201                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2        63076                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3        63073                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4        63219                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5        63373                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6        63489                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7        63452                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8        63348                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9        63204                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10        63086                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11        63183                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12        63196                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13        63292                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14        63470                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15        63454                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0        32049                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1        31936                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2        31846                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3        31929                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4        31929                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5        31965                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6        31988                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7        31947                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8        31769                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9        31724                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10        31556                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11        31837                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12        31973                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13        32216                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14        32240                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15        32062                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat        14083566360                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat       5063085000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat   33070135110                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           13908.09                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      32658.09                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits         892540                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits        457128                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        88.14                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        89.46                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples       173904                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   560.682675                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   377.135836                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   397.124509                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127        20517     11.80%     11.80% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255        40970     23.56%     35.36% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383        13133      7.55%     42.91% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511        12009      6.91%     49.81% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639         6217      3.57%     53.39% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767         4189      2.41%     55.80% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895        13192      7.59%     63.38% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023         4221      2.43%     65.81% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151        59456     34.19%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total       173904                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead     64807488                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten     32701824                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        1444.606937                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         728.947892                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              16.98                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          11.29                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          5.69                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          88.59                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy    622365240                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy    330772200                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy   3615581760                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy   1334174580                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 3541555680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy  15634511760                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy   4060979040                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  29139940260                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   649.550864                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE  10282867278                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   1498120000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  33085402612                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy    619387860                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy    329193480                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy   3614503620                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy   1333067940                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 3541555680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy  15589624260                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy   4098779040                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  29126111880                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   649.242619                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE  10382404919                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   1498120000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  32985864971                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF 338423847390                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.start.core.workload.numSyscalls            0                       # Number of system calls (Count)
board.processor.switch1.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.switch1.core.cpi                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch1.core.ipc                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.switch1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.switch1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.switch1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.switch1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.switch1.core.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
board.processor.switch1.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.switch1.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.switch1.core.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
board.processor.switch1.core.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
board.processor.switch1.core.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
board.processor.switch1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.switch1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.switch1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.switch1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.switch1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.switch1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.switch1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.switch1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.switch1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.power_state.pwrStateResidencyTicks::OFF 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.switch1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.switch1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch2.core.numCycles      134719747                       # Number of cpu cycles simulated (Cycle)
board.processor.switch2.core.cpi             2.577608                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch2.core.ipc             0.387957                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch2.core.instsAdded      85839966                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch2.core.nonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch2.core.instsIssued     81829627                       # Number of instructions issued (Count)
board.processor.switch2.core.squashedInstsIssued      1835705                       # Number of squashed instructions issued (Count)
board.processor.switch2.core.squashedInstsExamined      5181350                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch2.core.squashedOperandsExamined      9755180                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch2.core.squashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch2.core.numIssuedDist::samples    134713897                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::mean     0.607433                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::stdev     0.877241                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::0     88657135     65.81%     65.81% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::1     10283897      7.63%     73.45% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::2     35772865     26.55%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::max_value            2                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::total    134713897                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statIssuedInstType_0::No_OpClass           25      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntAlu     29068378     35.52%     35.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntMult            1      0.00%     35.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntDiv            0      0.00%     35.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatAdd     12185419     14.89%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatCmp            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatCvt            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMult            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatDiv            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMisc            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAdd            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAlu            2      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdCmp            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdCvt            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMisc            7      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMult            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShift            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdDiv            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatAdd      9866810     12.06%     62.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     62.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     62.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMult     11787243     14.40%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAes            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::Matrix            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MatrixMov            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MatrixOP            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MemRead      1164292      1.42%     78.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MemWrite       281437      0.34%     78.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMemRead     12410788     15.17%     93.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMemWrite      5065225      6.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::total     81829627                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.issueRate       0.607406                       # Inst issue rate ((Count/Cycle))
board.processor.switch2.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.switch2.core.fuBusyRate             0                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch2.core.intInstQueueReads    175261661                       # Number of integer instruction queue reads (Count)
board.processor.switch2.core.intInstQueueWrites     21042064                       # Number of integer instruction queue writes (Count)
board.processor.switch2.core.intInstQueueWakeupAccesses     20053809                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch2.core.fpInstQueueReads    124947195                       # Number of floating instruction queue reads (Count)
board.processor.switch2.core.fpInstQueueWrites     69979259                       # Number of floating instruction queue writes (Count)
board.processor.switch2.core.fpInstQueueWakeupAccesses     61248535                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch2.core.intAluAccesses     20216676                       # Number of integer alu accesses (Count)
board.processor.switch2.core.fpAluAccesses     61612926                       # Number of floating point alu accesses (Count)
board.processor.switch2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch2.core.numSquashedInsts       384582                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch2.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.switch2.core.timesIdled            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch2.core.idleCycles          5850                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch2.core.MemDepUnit__0.insertedLoads     14388306                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__0.insertedStores      5346708                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__0.conflictingLoads       132381                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__0.conflictingStores       117664                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::Return       121472      5.85%      5.85% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::CallDirect       121424      5.85%     11.69% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::CallIndirect            0      0.00%     11.69% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::DirectCond      1834290     88.31%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::DirectUncond           15      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::IndirectUncond            8      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::total      2077209                       # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::Return           65      0.04%      0.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::CallDirect           17      0.01%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::CallIndirect            0      0.00%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::DirectCond       151811     99.94%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::DirectUncond            8      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::total       151907                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::Return            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::CallDirect           13      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::CallIndirect            0      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::DirectCond       240365     99.99%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::DirectUncond            9      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::IndirectUncond            2      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::total       240390                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::Return       121407      6.31%      6.31% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::CallDirect       121407      6.31%     12.61% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::CallIndirect            0      0.00%     12.61% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::DirectCond      1682477     87.39%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::DirectUncond            7      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::IndirectUncond            2      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::total      1925300                       # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::Return            1      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::CallDirect            8      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::DirectCond       240354     99.99%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::DirectUncond            7      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::IndirectUncond            2      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::total       240372                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.targetProvider_0::NoTarget       295102     14.21%     14.21% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::BTB      1660638     79.95%     94.15% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::RAS       121469      5.85%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::total      2077209                       # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetWrong_0::NoBranch        82809     34.45%     34.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::Return       157581     65.55%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::total       240390                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.condPredicted      1834290                       # Number of conditional branches predicted (Count)
board.processor.switch2.core.branchPred.condPredictedTaken      1539233                       # Number of conditional branches predicted as taken (Count)
board.processor.switch2.core.branchPred.condIncorrect       240390                       # Number of conditional branches incorrect (Count)
board.processor.switch2.core.branchPred.predTakenBTBMiss           21                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch2.core.branchPred.NotTakenMispredicted        82810                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch2.core.branchPred.TakenMispredicted       157580                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch2.core.branchPred.BTBLookups      2077209                       # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.BTBUpdates        82807                       # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.BTBHits      1970338                       # Number of BTB hits (Count)
board.processor.switch2.core.branchPred.BTBHitRatio     0.948551                       # BTB Hit Ratio (Ratio)
board.processor.switch2.core.branchPred.BTBMispredicted           42                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch2.core.branchPred.indirectLookups            8                       # Number of indirect predictor lookups. (Count)
board.processor.switch2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch2.core.branchPred.indirectMisses            8                       # Number of indirect misses. (Count)
board.processor.switch2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::Return       121472      5.85%      5.85% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::CallDirect       121424      5.85%     11.69% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::CallIndirect            0      0.00%     11.69% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::DirectCond      1834290     88.31%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::DirectUncond           15      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::IndirectUncond            8      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::total      2077209                       # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::Return       106751     99.89%     99.89% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::CallDirect           20      0.02%     99.91% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::CallIndirect            0      0.00%     99.91% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::DirectCond           78      0.07%     99.98% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::DirectUncond           14      0.01%     99.99% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::IndirectUncond            8      0.01%    100.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::total       106871                       # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::CallDirect           13      0.02%      0.02% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::CallIndirect            0      0.00%      0.02% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::DirectCond        82785     99.97%     99.99% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::DirectUncond            9      0.01%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::total        82807                       # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::CallDirect           13      0.02%      0.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::DirectCond        82785     99.97%     99.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::DirectUncond            9      0.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::total        82807                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.branchPred.indirectBranchPred.lookups            8                       # Number of lookups (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.misses            8                       # Number of misses (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.indirectRecords           10                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch2.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch2.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.ras.pushes       121489                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch2.core.branchPred.ras.pops       121489                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch2.core.branchPred.ras.squashes           82                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch2.core.branchPred.ras.used       121407                       # Number of times the RAS is the provider (Count)
board.processor.switch2.core.branchPred.ras.correct       121406                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.ras.incorrect            1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.statistical_corrector.correct       272889                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.statistical_corrector.wrong      1409588                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderCorrect       550536                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderCorrect        10755                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.bimodalAltMatchProviderCorrect           11                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.bimodalProviderCorrect       880292                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderWrong        50003                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderWrong        10631                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.bimodalAltMatchProviderWrong            3                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.bimodalProviderWrong           56                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderWouldHaveHit            7                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderWouldHaveHit         9324                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::2        77339                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::6       144750                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::9        44156                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::10        38633                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::12            1                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::13           13                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::14        10371                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::15            2                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::17            5                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::18        14750                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::19           83                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::21          314                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::22           12                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::24          110                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::26           71                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::28          397                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::32        12428                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::36       278490                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::0       130028                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::2        92061                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::6        82788                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::9           14                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::10        10371                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::11            3                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::13            5                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::14           16                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::15          107                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::17        15024                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::19           96                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::20           14                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::21           49                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::22           13                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::24          357                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::26          128                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::28        12361                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::32       278490                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.commit.commitSquashedInsts      5181350                       # The number of squashed insts skipped by commit (Count)
board.processor.switch2.core.commit.branchMispredicts       240368                       # The number of times a branch was mispredicted (Count)
board.processor.switch2.core.commit.numCommittedDist::samples    133972675                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::mean     0.602052                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::stdev     0.904008                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::0     92008464     68.68%     68.68% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::1      3269922      2.44%     71.12% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::2     38694289     28.88%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::max_value            2                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::total    133972675                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.switch2.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.switch2.core.commit.functionCalls       121407                       # Number of function calls committed. (Count)
board.processor.switch2.core.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntAlu     28624971     35.49%     35.49% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntMult            1      0.00%     35.49% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntDiv            0      0.00%     35.49% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatAdd     11801914     14.63%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatCmp            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatCvt            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMult            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatDiv            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMisc            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAdd            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAlu            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdCmp            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdCvt            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMisc            7      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMult            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShift            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdDiv            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     50.12% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatAdd      9866803     12.23%     62.35% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.35% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.35% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.35% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.35% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.35% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMult     11787202     14.61%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAes            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::Matrix            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MatrixMov            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MatrixOP            0      0.00%     76.97% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MemRead      1164250      1.44%     78.41% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MemWrite       281426      0.35%     78.76% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMemRead     12066710     14.96%     93.72% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMemWrite      5065208      6.28%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::total     80658500                       # Class of committed instruction (Count)
board.processor.switch2.core.commit.commitEligibleSamples     38694289                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch2.core.commitStats0.numInsts     52265421                       # Number of instructions committed (thread level) (Count)
board.processor.switch2.core.commitStats0.numOps     80658500                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch2.core.commitStats0.numInstsNotNOP     52265421                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch2.core.commitStats0.numOpsNotNOP     80658500                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch2.core.commitStats0.cpi     2.577608                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch2.core.commitStats0.ipc     0.387957                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch2.core.commitStats0.numMemRefs     18577594                       # Number of memory references committed (Count)
board.processor.switch2.core.commitStats0.numFpInsts     60885257                       # Number of float instructions (Count)
board.processor.switch2.core.commitStats0.numIntInsts     36905145                       # Number of integer instructions (Count)
board.processor.switch2.core.commitStats0.numLoadInsts     13230960                       # Number of load instructions (Count)
board.processor.switch2.core.commitStats0.numStoreInsts      5346634                       # Number of store instructions (Count)
board.processor.switch2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch2.core.commitStats0.committedInstType::No_OpClass            8      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntAlu     28624971     35.49%     35.49% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntMult            1      0.00%     35.49% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntDiv            0      0.00%     35.49% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatAdd     11801914     14.63%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMult            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAlu            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMisc            7      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMult            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShift            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.12% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatAdd      9866803     12.23%     62.35% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.35% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.35% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     62.35% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     62.35% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     62.35% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMult     11787202     14.61%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAes            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::Matrix            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     76.97% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MemRead      1164250      1.44%     78.41% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MemWrite       281426      0.35%     78.76% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMemRead     12066710     14.96%     93.72% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMemWrite      5065208      6.28%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::total     80658500                       # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedControl::IsControl      1925300                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsDirectControl      1803891                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsIndirectControl       121409                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsCondControl      1682477                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsUncondControl       242823                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsCall       121407                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsReturn       121407                       # Class of control type instructions committed (Count)
board.processor.switch2.core.decode.idleCycles      1433808                       # Number of cycles decode is idle (Cycle)
board.processor.switch2.core.decode.blockedCycles     89118864                       # Number of cycles decode is blocked (Cycle)
board.processor.switch2.core.decode.runCycles     41434996                       # Number of cycles decode is running (Cycle)
board.processor.switch2.core.decode.unblockCycles      2485840                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch2.core.decode.squashCycles       240372                       # Number of cycles decode is squashing (Cycle)
board.processor.switch2.core.decode.branchResolved      1577043                       # Number of times decode resolved a branch (Count)
board.processor.switch2.core.decode.branchMispred           24                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch2.core.decode.decodedInsts     87191666                       # Number of instructions handled by decode (Count)
board.processor.switch2.core.decode.squashedInsts           41                       # Number of squashed instructions handled by decode (Count)
board.processor.switch2.core.executeStats0.numInsts     81445045                       # Number of executed instructions (Count)
board.processor.switch2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch2.core.executeStats0.numBranches      1925345                       # Number of branches executed (Count)
board.processor.switch2.core.executeStats0.numLoadInsts     13418154                       # Number of load instructions executed (Count)
board.processor.switch2.core.executeStats0.numStoreInsts      5346651                       # Number of stores executed (Count)
board.processor.switch2.core.executeStats0.instRate     0.604552                       # Inst execution rate ((Count/Cycle))
board.processor.switch2.core.executeStats0.numCCRegReads      8820920                       # Number of times the CC registers were read (Count)
board.processor.switch2.core.executeStats0.numCCRegWrites     12473075                       # Number of times the CC registers were written (Count)
board.processor.switch2.core.executeStats0.numFpRegReads     90622257                       # Number of times the floating registers were read (Count)
board.processor.switch2.core.executeStats0.numFpRegWrites     56279067                       # Number of times the floating registers were written (Count)
board.processor.switch2.core.executeStats0.numIntRegReads     43413651                       # Number of times the integer registers were read (Count)
board.processor.switch2.core.executeStats0.numIntRegWrites     16163740                       # Number of times the integer registers were written (Count)
board.processor.switch2.core.executeStats0.numMemRefs     18764805                       # Number of memory refs (Count)
board.processor.switch2.core.executeStats0.numMiscRegReads     23110235                       # Number of times the Misc registers were read (Count)
board.processor.switch2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch2.core.fetch.predictedBranches      1782107                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch2.core.fetch.cycles    134313734                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch2.core.fetch.squashCycles       480788                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch2.core.fetch.cacheLines      5025526                       # Number of cache lines fetched (Count)
board.processor.switch2.core.fetch.icacheSquashes           12                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch2.core.fetch.nisnDist::samples    134713897                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::mean     0.677514                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::stdev     0.937346                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::0     87907566     65.26%     65.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::1      2342066      1.74%     66.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::2     44464265     33.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::max_value            2                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::total    134713897                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetchStats0.numInsts     59146808                       # Number of instructions fetched (thread level) (Count)
board.processor.switch2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch2.core.fetchStats0.fetchRate     0.439036                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch2.core.fetchStats0.numBranches      2077209                       # Number of branches fetched (Count)
board.processor.switch2.core.fetchStats0.branchRate     0.015419                       # Number of branch fetches per cycle (Ratio)
board.processor.switch2.core.fetchStats0.icacheStallCycles       159769                       # ICache total stall cycles (Cycle)
board.processor.switch2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch2.core.iew.squashCycles       240372                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch2.core.iew.blockCycles     18369245                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch2.core.iew.unblockCycles       763454                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch2.core.iew.dispatchedInsts     85839969                       # Number of instructions dispatched to IQ (Count)
board.processor.switch2.core.iew.dispSquashedInsts       208451                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch2.core.iew.dispLoadInsts     14388306                       # Number of dispatched load instructions (Count)
board.processor.switch2.core.iew.dispStoreInsts      5346708                       # Number of dispatched store instructions (Count)
board.processor.switch2.core.iew.dispNonSpecInsts            1                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch2.core.iew.iqFullEvents       284520                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch2.core.iew.lsqFullEvents       280548                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch2.core.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
board.processor.switch2.core.iew.predictedTakenIncorrect       157580                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch2.core.iew.predictedNotTakenIncorrect        82790                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch2.core.iew.branchMispredicts       240370                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch2.core.iew.instsToCommit     81398096                       # Cumulative count of insts sent to commit (Count)
board.processor.switch2.core.iew.writebackCount     81302344                       # Cumulative count of insts written-back (Count)
board.processor.switch2.core.iew.producerInst     47890112                       # Number of instructions producing a value (Count)
board.processor.switch2.core.iew.consumerInst     80183446                       # Number of instructions consuming a value (Count)
board.processor.switch2.core.iew.wbRate      0.603492                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch2.core.iew.wbFanout     0.597257                       # Average fanout of values written-back ((Count/Count))
board.processor.switch2.core.lsq0.forwLoads          843                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch2.core.lsq0.squashedLoads      1157324                       # Number of loads squashed (Count)
board.processor.switch2.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch2.core.lsq0.memOrderViolation            4                       # Number of memory ordering violations (Count)
board.processor.switch2.core.lsq0.squashedStores           72                       # Number of stores squashed (Count)
board.processor.switch2.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.switch2.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch2.core.lsq0.loadToUse::samples     13230960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::mean    35.740859                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::stdev    81.183906                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::0-9     10295255     77.81%     77.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::10-19        68586      0.52%     78.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::20-29        75323      0.57%     78.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::30-39        28078      0.21%     79.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::40-49        43707      0.33%     79.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::50-59        40998      0.31%     79.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::60-69        19006      0.14%     79.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::70-79         8593      0.06%     79.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::80-89        33442      0.25%     80.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::90-99       125628      0.95%     81.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::100-109       132886      1.00%     82.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::110-119       245623      1.86%     84.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::120-129       278139      2.10%     86.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::130-139       645963      4.88%     91.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::140-149       202883      1.53%     92.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::150-159       212730      1.61%     94.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::160-169       142188      1.07%     95.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::170-179       101159      0.76%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::180-189        55140      0.42%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::190-199        49864      0.38%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::200-209        33845      0.26%     97.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::210-219        62451      0.47%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::220-229        65222      0.49%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::230-239        50576      0.38%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::240-249        34274      0.26%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::250-259        15059      0.11%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::260-269        12302      0.09%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::270-279         9986      0.08%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::280-289         7958      0.06%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::290-299         4392      0.03%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::overflows       129704      0.98%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::max_value         1708                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::total     13230960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.mmu.dtb.rdAccesses     13418154                       # TLB accesses on read requests (Count)
board.processor.switch2.core.mmu.dtb.wrAccesses      5346651                       # TLB accesses on write requests (Count)
board.processor.switch2.core.mmu.dtb.rdMisses        63087                       # TLB misses on read requests (Count)
board.processor.switch2.core.mmu.dtb.wrMisses         7298                       # TLB misses on write requests (Count)
board.processor.switch2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch2.core.mmu.itb.wrAccesses      5025526                       # TLB accesses on write requests (Count)
board.processor.switch2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch2.core.mmu.itb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.switch2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.power_state.pwrStateResidencyTicks::OFF 8752423847635                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.rename.squashCycles       240372                       # Number of cycles rename is squashing (Cycle)
board.processor.switch2.core.rename.idleCycles      2547956                       # Number of cycles rename is idle (Cycle)
board.processor.switch2.core.rename.blockCycles     23901584                       # Number of cycles rename is blocking (Cycle)
board.processor.switch2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch2.core.rename.runCycles     41936617                       # Number of cycles rename is running (Cycle)
board.processor.switch2.core.rename.unblockCycles     66087352                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch2.core.rename.renamedInsts     86740357                       # Number of instructions processed by rename (Count)
board.processor.switch2.core.rename.ROBFullEvents        65621                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch2.core.rename.IQFullEvents      2348264                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch2.core.rename.LQFullEvents      1744712                       # Number of times rename has blocked due to LQ full (Count)
board.processor.switch2.core.rename.SQFullEvents     62078190                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch2.core.rename.renamedOperands    111719625                       # Number of destination operands rename has renamed (Count)
board.processor.switch2.core.rename.lookups    223678107                       # Number of register rename lookups that rename has made (Count)
board.processor.switch2.core.rename.intLookups     45950047                       # Number of integer rename lookups (Count)
board.processor.switch2.core.rename.fpLookups     97433289                       # Number of floating rename lookups (Count)
board.processor.switch2.core.rename.committedMaps    104217032                       # Number of HB maps that are committed (Count)
board.processor.switch2.core.rename.undoneMaps      7502457                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.switch2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.switch2.core.rename.skidInsts      4688661                       # count of insts added to the skid buffer (Count)
board.processor.switch2.core.rob.reads      181118236                       # The number of ROB reads (Count)
board.processor.switch2.core.rob.writes     172421041                       # The number of ROB writes (Count)
board.processor.switch2.core.thread_0.numInsts     52265421                       # Number of Instructions committed (Count)
board.processor.switch2.core.thread_0.numOps     80658500                       # Number of Ops committed (Count)
board.processor.switch2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
