$date
	Thu Jan  3 12:01:06 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_bench $end
$var reg 1 ! clk_tb $end
$var integer 32 " i [31:0] $end
$var reg 1 # rst_tb $end
$scope module UUT $end
$var wire 1 $ EX_ALUSrc $end
$var wire 1 % EX_AluOP $end
$var wire 1 & EX_Branch $end
$var wire 1 ' EX_MemRead $end
$var wire 1 ( EX_MemToReg $end
$var wire 1 ) EX_MemWrite $end
$var wire 1 * EX_RegDst $end
$var wire 1 + EX_RegWrite $end
$var wire 32 , EX_alu_input_1 [31:0] $end
$var wire 32 - EX_alu_input_2 [31:0] $end
$var wire 32 . EX_alu_result [31:0] $end
$var wire 1 / EX_alu_zero $end
$var wire 32 0 EX_branch_address [31:0] $end
$var wire 5 1 EX_control_signals [4:0] $end
$var wire 32 2 EX_immediate_shift_left_2 [31:0] $end
$var wire 32 3 EX_program_counter_plus_4 [31:0] $end
$var wire 5 4 EX_rd [4:0] $end
$var wire 32 5 EX_read_data_1 [31:0] $end
$var wire 32 6 EX_read_data_2 [31:0] $end
$var wire 5 7 EX_reg_file_write_address [4:0] $end
$var wire 5 8 EX_rt [4:0] $end
$var wire 32 9 EX_sign_ext_immediate_32 [31:0] $end
$var wire 9 : ID_control_signals [8:0] $end
$var wire 32 ; ID_instruction [31:0] $end
$var wire 32 < ID_program_counter_plus_4 [31:0] $end
$var wire 5 = ID_rd [4:0] $end
$var wire 32 > ID_read_data_1 [31:0] $end
$var wire 32 ? ID_read_data_2 [31:0] $end
$var wire 5 @ ID_rt [4:0] $end
$var wire 32 A ID_sign_ext_immediate_32 [31:0] $end
$var wire 32 B IF_instruction [31:0] $end
$var wire 32 C IF_next_instruction [31:0] $end
$var wire 32 D IF_program_counter_plus_4 [31:0] $end
$var wire 1 E MEM_Branch $end
$var wire 1 F MEM_MemRead $end
$var wire 1 G MEM_MemToReg $end
$var wire 1 H MEM_MemWrite $end
$var wire 1 I MEM_PCSrc $end
$var wire 1 J MEM_RegWrite $end
$var wire 32 K MEM_alu_result [31:0] $end
$var wire 32 L MEM_branch_address [31:0] $end
$var wire 2 M MEM_control_signals [1:0] $end
$var wire 32 N MEM_mem_data [31:0] $end
$var wire 1 O MEM_next_instruction $end
$var wire 32 P MEM_read_data_2 [31:0] $end
$var wire 5 Q MEM_reg_file_write_address [4:0] $end
$var wire 1 R MEM_zero $end
$var wire 1 S WB_MemToReg $end
$var wire 1 T WB_RegWrite $end
$var wire 32 U WB_alu_result [31:0] $end
$var wire 32 V WB_mem_data [31:0] $end
$var wire 5 W WB_reg_file_write_address [4:0] $end
$var wire 32 X WB_write_back_data [31:0] $end
$var wire 1 Y clk $end
$var wire 6 Z funct_control [5:0] $end
$var wire 1 [ rst $end
$var reg 128 \ EX_MEM_pipe [127:0] $end
$var reg 1 ] ID_ALUSrc $end
$var reg 2 ^ ID_AluOP [1:0] $end
$var reg 1 _ ID_Branch $end
$var reg 160 ` ID_EX_pipe [159:0] $end
$var reg 1 a ID_MemRead $end
$var reg 1 b ID_MemToReg $end
$var reg 1 c ID_MemWrite $end
$var reg 1 d ID_RegDst $end
$var reg 1 e ID_RegWrite $end
$var reg 64 f IF_ID_pipe [63:0] $end
$var reg 96 g MEM_WB_pipe [95:0] $end
$var reg 4 h alu_control [3:0] $end
$var reg 1 i pc_init $end
$var reg 32 j program_counter [31:0] $end
$scope module inst_mem $end
$var wire 6 k ra [5:0] $end
$var wire 32 l rd [31:0] $end
$upscope $end
$scope module reg_file $end
$var wire 1 Y clk $end
$var wire 5 m ra1 [4:0] $end
$var wire 5 n ra2 [4:0] $end
$var wire 1 T regwrite $end
$var wire 5 o wa [4:0] $end
$var wire 32 p wd [31:0] $end
$var integer 32 q i [31:0] $end
$var reg 32 r rd1 [31:0] $end
$var reg 32 s rd2 [31:0] $end
$upscope $end
$scope module sign_ext $end
$var wire 16 t d [15:0] $end
$var wire 32 u q [31:0] $end
$upscope $end
$scope module alu $end
$var wire 4 v alucont [3:0] $end
$var wire 32 w rd1 [31:0] $end
$var wire 32 x rd2 [31:0] $end
$var wire 1 / zero $end
$var reg 32 y res [31:0] $end
$upscope $end
$scope module data_mem $end
$var wire 6 z addr [5:0] $end
$var wire 1 Y clk $end
$var wire 1 F memread $end
$var wire 1 H memwrite $end
$var wire 32 { rd [31:0] $end
$var wire 32 | wd [31:0] $end
$var integer 32 } i [31:0] $end
$upscope $end
$upscope $end
$scope task dump_data $end
$var integer 32 ~ i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ~
b1000000 }
b0 |
bx {
b0 z
b0 y
b0 x
b0 w
b10 v
b0 u
b0 t
b0 s
b0 r
b100000 q
b0 p
b0 o
b0 n
b0 m
bx l
bx k
bx j
0i
b10 h
b0 g
b0 f
1e
1d
0c
0b
0a
b0 `
0_
b10 ^
0]
b0 \
1[
b0 Z
1Y
b0 X
b0 W
b0 V
b0 U
0T
0S
0R
b0 Q
b0 P
zO
bx N
b0 M
b0 L
b0 K
0J
0I
0H
0G
0F
0E
bx D
bx C
bx B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b100100100 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
1/
b0 .
b0 -
b0 ,
0+
0*
0)
0(
0'
0&
0%
0$
1#
b1000000 "
1!
$end
#5000
0!
0Y
#10000
1!
1Y
#15000
0!
0Y
#20000
bx h
bx v
bx s
bx ?
bx r
bx >
x_
bx ^
xc
xa
xe
xb
x]
xd
bx :
b100 C
bx m
bx n
bx t
bx A
bx u
bx @
bx =
b100 D
b0 k
b10001111111000010000000000000000 B
b10001111111000010000000000000000 l
bx ;
bx <
1*
b1000 1
1+
1R
bx V
1i
b0 j
bx f
b10010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 `
b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 \
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000000 g
1!
1Y
0#
0[
#25000
0!
0Y
#30000
x/
bx y
bx .
b10 h
b10 v
b1 s
b1 ?
b11111 r
b11111 >
0_
b0 ^
0c
1a
1e
1b
1]
0d
b11110000 :
bx 7
x%
bx -
bx x
bx Z
bx00 2
b11111 m
b1 n
b0 t
b0 A
b0 u
b1 @
b0 =
b1000 C
b10 M
1J
bx 8
bx 4
x*
x$
x(
x+
x'
x)
bx 1
x&
bx 0
bx 3
bx 5
bx ,
bx w
bx 6
bx 9
b10001111111000010000000000000000 ;
b100 <
b1000 D
b1 k
b10001111111000100000000000000000 B
b10001111111000100000000000000000 l
b1000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 \
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx `
b10010001111111000010000000000000000 f
b100 j
1!
1Y
#35000
0!
0Y
#40000
0/
b10 s
b10 ?
b11111 y
b11111 .
b0xx0x C
b10 n
b10 @
b1 7
0%
b0 Z
b0 -
b0 x
b100 0
b0 2
xI
bx z
b1100 D
b10 k
b1000100001100000100000 B
b1000100001100000100000 l
b10001111111000100000000000000000 ;
b1000 <
b1 8
b0 4
0*
1$
1(
1+
1'
0)
b11100 1
0&
b100 3
b11111 5
b11111 ,
b11111 w
b1 6
b0 9
xG
bx M
xJ
xF
xH
xE
xR
bx Q
bx L
bx K
bx P
bx |
1T
b1000 j
b100010001111111000100000000000000000 f
b10000001111000000000000000000000000000000000100000000000000000000000000000111110000000000000000000000000000000100000000000000000000000000000000 `
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx \
b10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000000 g
1!
1Y
#45000
0!
0Y
#50000
b1 r
b1 >
b10 ^
0a
0b
0]
1d
b100100100 :
b11111 N
b11111 {
bx X
bx p
0I
b11111 z
b10 7
b1 m
b1100000100000 t
b1100000100000 A
b1100000100000 u
b11 =
bx C
bx W
bx o
xT
xS
bx U
1G
b11 M
1J
1F
0H
0E
0R
b1 Q
b100 L
b11111 K
b1 P
b1 |
b10 8
b1000 0
b1000 3
b10 6
b1000100001100000100000 ;
b1100 <
bx D
b0xx k
bx B
bx l
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx g
b11100000001000000000000000000000000000001000000000000000000000000000001111100000000000000000000000000000001 \
b100000001111000000000000000000000000000000001000000000000000000000000000000111110000000000000000000000000000001000000000000000000000000000000000 `
b110000000000001000100001100000100000 f
b0xx0x j
1!
1Y
#55000
0!
0Y
#60000
bx h
bx v
bx s
bx ?
bx r
bx >
x_
bx ^
xc
xa
xe
xb
x]
xd
bx :
b11 y
b11 .
bx m
bx n
bx t
bx A
bx u
bx @
bx =
b11 7
b100000 Z
b10 -
b10 x
b110000010000000 2
b11111 X
b11111 p
bx k
bx ;
bx <
b11 4
1*
0$
0(
b1000 1
0'
b110000010001100 0
b1100 3
b1 5
b1 ,
b1 w
b1100000100000 9
b10 Q
b1000 L
b10 P
b10 |
b1 W
b1 o
1T
1S
b11111 V
b11111 U
bx j
bx f
b100001110010010000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000001000000000000000000001100000100000 `
b11100000010000000000000000000000000000010000000000000000000000000000001111100000000000000000000000000000010 \
b1110000000000000000000000000001111100000000000000000000000000011111 g
1!
1Y
#65000
0!
0Y
#70000
bx N
bx {
b11 z
bx 7
x%
bx -
bx x
bx Z
bx00 2
b10 W
b10 o
b10 M
0G
0F
b11 Q
b110000010001100 L
b11 K
bx 8
bx 4
x*
x$
x(
x+
x'
x)
bx 1
x&
bx 0
bx 3
bx 5
bx ,
bx w
bx 6
bx 9
b10110000000000000000000000000001111100000000000000000000000000011111 g
b1000000011000000000000000001100000100011000000000000000000000000000000001100000000000000000000000000000010 \
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx `
1!
1Y
#75000
0!
0Y
#80000
b11 X
b11 p
xG
bx M
xJ
xF
xH
xE
bx Q
bx L
bx P
bx |
b11 W
b11 o
0S
bx V
b11 U
b0xxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000011xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx \
b1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000011 g
1!
1Y
#85000
0!
0Y
#90000
bx X
bx p
bx W
bx o
xT
xS
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000011 g
1!
1Y
#95000
0!
0Y
#100000
1!
1Y
#105000
0!
0Y
#110000
1!
1Y
#115000
0!
0Y
#120000
1!
1Y
