
---------- Begin Simulation Statistics ----------
simSeconds                                   0.058231                       # Number of seconds simulated (Second)
simTicks                                  58231122000                       # Number of ticks simulated (Tick)
finalTick                                 58231122000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    180.88                       # Real time elapsed on the host (Second)
hostTickRate                                321940949                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  405525008                       # Number of bytes of host memory used (Byte)
simInsts                                     72715688                       # Number of instructions simulated (Count)
simOps                                      125308788                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   402021                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     692791                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                        58209095                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              3.202010                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.312304                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commitStats0.numInsts            18178922                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps              31327197                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 3.202010                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.312304                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass         1116      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu     15277501     48.77%     48.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult           96      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv          161      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          269      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           10      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu      4000455     12.77%     61.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     61.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          202      0.00%     61.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc          626      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            3      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd      1000000      3.19%     64.74% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     64.74% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     64.74% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt      2000020      6.38%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead      4028820     12.86%     83.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite      1016209      3.24%     87.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead      2000454      6.39%     93.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite      2001255      6.39%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total     31327197                       # Class of committed instruction. (Count)
system.cpu0.dcache.demandHits::cpu0.data      7760254                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          7760254                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      7760254                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         7760254                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       297462                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         297462                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       297462                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        297462                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  32345526000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  32345526000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  32345526000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  32345526000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      8057716                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      8057716                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      8057716                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      8057716                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.036916                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.036916                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.036916                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.036916                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 108738.346411                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 108738.346411                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 108738.346411                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 108738.346411                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       249815                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           249815                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data        46342                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total        46342                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data        46342                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total        46342                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       251120                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       251120                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       251120                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       251120                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  31425044000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  31425044000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  31425044000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  31425044000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.031165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.031165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.031165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.031165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 125139.550812                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 125139.550812                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 125139.550812                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 125139.550812                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                250614                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          124                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          124                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data            6                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total            6                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       698000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       698000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          130                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          130                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.046154                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.046154                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 116333.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 116333.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data            6                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total            6                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      1898000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      1898000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.046154                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.046154                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 316333.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 316333.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          130                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          130                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          130                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          130                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      5039439                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        5039439                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data          947                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total          947                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data     98908000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total     98908000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      5040386                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      5040386                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.000188                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.000188                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 104443.505808                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 104443.505808                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data           22                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data          925                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total          925                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data     94692000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total     94692000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.000184                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.000184                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 102369.729730                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 102369.729730                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      2720815                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       2720815                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       296515                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       296515                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  32246618000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  32246618000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      3017330                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      3017330                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.098271                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.098271                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 108752.063133                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 108752.063133                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data        46320                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total        46320                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       250195                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       250195                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  31330352000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  31330352000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.082919                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.082919                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 125223.733488                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 125223.733488                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          510.910248                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             8011634                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            251126                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             31.902846                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             223000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   510.910248                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.997872                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.997872                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1           27                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          484                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          16367078                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         16367078                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps      2076985                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch2.intInstructions                 59                       # Number of integer instructions successfully decoded (Count)
system.cpu0.fetch2.fpInstructions                   0                       # Number of floating point instructions successfully decoded (Count)
system.cpu0.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu0.fetch2.loadInstructions                 0                       # Number of memory load instructions successfully decoded (Count)
system.cpu0.fetch2.storeInstructions                0                       # Number of memory store instructions successfully decoded (Count)
system.cpu0.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu0.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst      4066735                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          4066735                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      4066735                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         4066735                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         1428                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           1428                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         1428                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          1428                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    145215000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    145215000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    145215000                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    145215000                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      4068163                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      4068163                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      4068163                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      4068163                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000351                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000351                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000351                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000351                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 101691.176471                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 101691.176471                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 101691.176471                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 101691.176471                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.demandMshrMisses::cpu0.inst         1428                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1428                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         1428                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1428                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    142359000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    142359000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    142359000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    142359000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000351                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000351                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000351                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000351                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 99691.176471                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 99691.176471                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 99691.176471                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 99691.176471                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   932                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      4066735                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        4066735                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         1428                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         1428                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    145215000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    145215000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      4068163                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      4068163                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000351                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000351                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 101691.176471                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 101691.176471                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         1428                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1428                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    142359000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    142359000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000351                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000351                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 99691.176471                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 99691.176471                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          430.813416                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             4068163                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1428                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           2848.853641                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick             108000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   430.813416                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.841432                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.841432                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          496                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          143                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          272                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4           81                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.968750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           8137754                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          8137754                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                6041028                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                3019381                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      211                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     3967                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                4068163                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                       71                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                18178922                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  31327197                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   41                       # Number of system calls (Count)
system.cpu1.numCycles                        58231122                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              3.203222                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.312186                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commitStats0.numInsts            18178922                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              31327197                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 3.203222                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.312186                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass         1116      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu     15277501     48.77%     48.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult           96      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv          161      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          269      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd           10      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu      4000455     12.77%     61.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     61.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt          202      0.00%     61.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc          626      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            3      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd      1000000      3.19%     64.74% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     64.74% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     64.74% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt      2000020      6.38%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead      4028820     12.86%     83.98% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite      1016209      3.24%     87.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead      2000454      6.39%     93.61% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite      2001255      6.39%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     31327197                       # Class of committed instruction. (Count)
system.cpu1.dcache.demandHits::cpu1.data      7756422                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          7756422                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      7756422                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         7756422                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       301295                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         301295                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       301295                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        301295                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  32518565000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  32518565000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  32518565000                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  32518565000                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      8057717                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      8057717                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      8057717                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      8057717                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.037392                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.037392                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.037392                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.037392                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 107929.321761                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 107929.321761                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 107929.321761                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 107929.321761                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       249816                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           249816                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data        50171                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total        50171                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data        50171                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total        50171                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       251124                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       251124                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       251124                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       251124                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  31581985000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  31581985000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  31581985000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  31581985000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.031166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.031166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.031166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.031166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 125762.511747                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 125762.511747                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 125762.511747                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 125762.511747                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                250618                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data          124                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total          124                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data            6                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total            6                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data       790000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total       790000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data          130                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total          130                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.046154                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.046154                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 131666.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 131666.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data            6                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total            6                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      2082000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      2082000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.046154                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.046154                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data       347000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total       347000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data          130                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total          130                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data          130                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total          130                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      5039435                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        5039435                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data          952                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total          952                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data     99746000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total     99746000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      5040387                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      5040387                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.000189                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.000189                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 104775.210084                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 104775.210084                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data           23                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total           23                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data          929                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total          929                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data     95520000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total     95520000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.000184                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.000184                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 102820.236814                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 102820.236814                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      2716987                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2716987                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       300343                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       300343                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  32418819000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  32418819000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      3017330                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      3017330                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.099539                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.099539                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 107939.319378                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 107939.319378                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data        50148                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total        50148                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       250195                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       250195                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  31486465000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  31486465000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.082919                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.082919                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 125847.698795                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 125847.698795                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          510.828466                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             8007806                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            251130                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             31.887094                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             235000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   510.828466                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.997712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.997712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1           27                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          472                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          16367084                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         16367084                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps      2076978                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch2.intInstructions                 59                       # Number of integer instructions successfully decoded (Count)
system.cpu1.fetch2.fpInstructions                   0                       # Number of floating point instructions successfully decoded (Count)
system.cpu1.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu1.fetch2.loadInstructions                 0                       # Number of memory load instructions successfully decoded (Count)
system.cpu1.fetch2.storeInstructions                0                       # Number of memory store instructions successfully decoded (Count)
system.cpu1.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst      4066735                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          4066735                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      4066735                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         4066735                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst         1428                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           1428                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst         1428                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          1428                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst    141194000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total    141194000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst    141194000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total    141194000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      4068163                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      4068163                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      4068163                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      4068163                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000351                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000351                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000351                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000351                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 98875.350140                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 98875.350140                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 98875.350140                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 98875.350140                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.demandMshrMisses::cpu1.inst         1428                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total         1428                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst         1428                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total         1428                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst    138338000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total    138338000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst    138338000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total    138338000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000351                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000351                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000351                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000351                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 96875.350140                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 96875.350140                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 96875.350140                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 96875.350140                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   932                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      4066735                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        4066735                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst         1428                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         1428                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst    141194000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total    141194000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      4068163                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      4068163                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000351                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000351                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 98875.350140                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 98875.350140                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst         1428                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total         1428                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst    138338000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total    138338000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000351                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000351                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 96875.350140                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 96875.350140                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          430.786808                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             4068163                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              1428                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           2848.853641                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick             115000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   430.786808                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.841380                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.841380                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          496                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0           72                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          148                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          195                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4           81                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.968750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           8137754                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          8137754                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                6041027                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                3019381                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      210                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     3967                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                4068163                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       71                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                18178922                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  31327197                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   41                       # Number of system calls (Count)
system.cpu2.numCycles                        58206044                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              3.201842                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.312320                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commitStats0.numInsts            18178922                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps              31327197                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 3.201842                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.312320                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass         1116      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu     15277501     48.77%     48.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult           96      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv          161      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd          269      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd           10      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu      4000455     12.77%     61.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     61.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt          202      0.00%     61.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc          626      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            3      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd      1000000      3.19%     64.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     64.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     64.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt      2000020      6.38%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead      4028820     12.86%     83.98% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite      1016209      3.24%     87.23% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead      2000454      6.39%     93.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite      2001255      6.39%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total     31327197                       # Class of committed instruction. (Count)
system.cpu2.dcache.demandHits::cpu2.data      7759744                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          7759744                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      7759744                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         7759744                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       297970                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         297970                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       297970                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        297970                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data  32333614000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  32333614000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data  32333614000                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  32333614000                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      8057714                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      8057714                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      8057714                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      8057714                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.036979                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.036979                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.036979                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.036979                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 108512.984529                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 108512.984529                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 108512.984529                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 108512.984529                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       249819                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           249819                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data        46845                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total        46845                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data        46845                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total        46845                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       251125                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       251125                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       251125                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       251125                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  31428612000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  31428612000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  31428612000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  31428612000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.031166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.031166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.031166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.031166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 125151.267297                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 125151.267297                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 125151.267297                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 125151.267297                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                250619                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data          124                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total          124                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data            6                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total            6                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1001000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1001000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data          130                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total          130                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.046154                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.046154                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 166833.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 166833.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data            6                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total            6                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      2504000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      2504000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.046154                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.046154                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 417333.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 417333.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data          130                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total          130                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data          130                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total          130                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      5039430                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        5039430                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data          954                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total          954                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data     99863000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total     99863000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      5040384                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      5040384                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.000189                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.000189                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 104678.197065                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 104678.197065                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data           24                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total           24                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data          930                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total          930                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data     95457000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total     95457000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.000185                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.000185                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 102641.935484                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 102641.935484                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      2720314                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       2720314                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       297016                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       297016                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  32233751000                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  32233751000                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      3017330                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      3017330                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.098437                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.098437                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 108525.301667                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 108525.301667                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data        46821                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total        46821                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       250195                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       250195                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  31333155000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  31333155000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.082919                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.082919                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 125234.936749                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 125234.936749                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          510.844228                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             8011129                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            251131                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             31.900199                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick             248000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   510.844228                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.997743                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.997743                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1           27                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          484                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          16367079                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         16367079                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps      2076990                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch2.intInstructions                 59                       # Number of integer instructions successfully decoded (Count)
system.cpu2.fetch2.fpInstructions                   0                       # Number of floating point instructions successfully decoded (Count)
system.cpu2.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu2.fetch2.loadInstructions                 0                       # Number of memory load instructions successfully decoded (Count)
system.cpu2.fetch2.storeInstructions                0                       # Number of memory store instructions successfully decoded (Count)
system.cpu2.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst      4066741                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          4066741                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      4066741                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         4066741                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst         1428                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           1428                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst         1428                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          1428                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst    144105000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total    144105000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst    144105000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total    144105000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      4068169                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      4068169                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      4068169                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      4068169                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000351                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000351                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000351                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000351                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 100913.865546                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 100913.865546                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 100913.865546                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 100913.865546                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrMisses::cpu2.inst         1428                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total         1428                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst         1428                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total         1428                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst    141249000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total    141249000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst    141249000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total    141249000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000351                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000351                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000351                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000351                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 98913.865546                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 98913.865546                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 98913.865546                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 98913.865546                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                   932                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      4066741                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        4066741                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst         1428                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         1428                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst    144105000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total    144105000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      4068169                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      4068169                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000351                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000351                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 100913.865546                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 100913.865546                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst         1428                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total         1428                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst    141249000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total    141249000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000351                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000351                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 98913.865546                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 98913.865546                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          430.817411                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             4068169                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              1428                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           2848.857843                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick             123000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   430.817411                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.841440                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.841440                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          496                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1          142                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2          273                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           81                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.968750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           8137766                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          8137766                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                6041028                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                3019380                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                      211                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     3967                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                4068169                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       71                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                18178922                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  31327197                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   41                       # Number of system calls (Count)
system.cpu3.numCycles                        58215419                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              3.202358                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.312270                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commitStats0.numInsts            18178922                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps              31327197                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 3.202358                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.312270                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass         1116      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu     15277501     48.77%     48.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult           96      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv          161      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd          269      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd           10      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu      4000455     12.77%     61.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     61.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt          202      0.00%     61.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc          626      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            3      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd      1000000      3.19%     64.74% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     64.74% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     64.74% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt      2000020      6.38%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     71.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead      4028820     12.86%     83.98% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite      1016209      3.24%     87.23% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead      2000454      6.39%     93.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite      2001255      6.39%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total     31327197                       # Class of committed instruction. (Count)
system.cpu3.dcache.demandHits::cpu3.data      7757979                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          7757979                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      7757979                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         7757979                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data       299737                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         299737                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data       299737                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        299737                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data  32728277000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  32728277000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data  32728277000                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  32728277000                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      8057716                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      8057716                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      8057716                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      8057716                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.037199                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.037199                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.037199                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.037199                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 109189.979882                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 109189.979882                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 109189.979882                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 109189.979882                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       249818                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           249818                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data        48617                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total        48617                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data        48617                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total        48617                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       251120                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       251120                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       251120                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       251120                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  31787787000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  31787787000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  31787787000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  31787787000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.031165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.031165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.031165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.031165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 126584.051450                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 126584.051450                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 126584.051450                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 126584.051450                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                250614                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data          124                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total          124                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data            6                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total            6                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      1121000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1121000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data          130                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total          130                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.046154                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.046154                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 186833.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 186833.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data            6                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total            6                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      2743000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      2743000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.046154                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.046154                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 457166.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 457166.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data          130                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total          130                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data          130                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total          130                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      5039439                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        5039439                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data          947                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total          947                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data     99636000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total     99636000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      5040386                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      5040386                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.000188                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.000188                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 105212.249208                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 105212.249208                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data           22                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data          925                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total          925                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data     95483000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total     95483000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.000184                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.000184                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 103224.864865                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 103224.864865                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      2718540                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       2718540                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       298790                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       298790                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  32628641000                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  32628641000                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      3017330                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      3017330                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.099025                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.099025                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 109202.587101                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 109202.587101                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::cpu3.data        48595                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total        48595                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       250195                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       250195                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  31692304000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  31692304000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.082919                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.082919                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 126670.413078                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 126670.413078                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          510.920771                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             8009359                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            251126                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             31.893786                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick             260000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   510.920771                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.997892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.997892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1           27                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          484                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          16367078                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         16367078                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps      2076986                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch2.intInstructions                 59                       # Number of integer instructions successfully decoded (Count)
system.cpu3.fetch2.fpInstructions                   0                       # Number of floating point instructions successfully decoded (Count)
system.cpu3.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu3.fetch2.loadInstructions                 0                       # Number of memory load instructions successfully decoded (Count)
system.cpu3.fetch2.storeInstructions                0                       # Number of memory store instructions successfully decoded (Count)
system.cpu3.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu3.inst      4066738                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          4066738                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      4066738                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         4066738                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst         1428                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total           1428                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst         1428                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total          1428                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst    143108000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total    143108000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst    143108000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total    143108000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      4068166                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      4068166                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      4068166                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      4068166                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000351                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000351                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000351                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000351                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 100215.686275                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 100215.686275                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 100215.686275                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 100215.686275                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrMisses::cpu3.inst         1428                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total         1428                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst         1428                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total         1428                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst    140252000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total    140252000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst    140252000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total    140252000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000351                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000351                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000351                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000351                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 98215.686275                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 98215.686275                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 98215.686275                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 98215.686275                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                   932                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      4066738                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        4066738                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst         1428                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total         1428                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst    143108000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total    143108000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      4068166                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      4068166                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000351                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000351                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 100215.686275                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 100215.686275                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst         1428                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total         1428                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst    140252000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total    140252000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000351                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000351                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 98215.686275                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 98215.686275                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          430.804287                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             4068166                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs              1428                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs           2848.855742                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick             130000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   430.804287                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.841415                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.841415                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          496                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::1          154                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2          261                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           81                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.968750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           8137760                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          8137760                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                6041028                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                3019381                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                      211                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     3967                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                4068166                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       71                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                18178922                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  31327197                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   41                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 9421                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        1997485                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              36406                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq             1000804                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp            1000804                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            9421                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2cache.cpu_side_port         3788                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2cache.cpu_side_port       752866                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2cache.cpu_side_port         3788                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2cache.cpu_side_port       752878                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2cache.cpu_side_port         3788                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2cache.cpu_side_port       752881                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2cache.cpu_side_port         3788                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2cache.cpu_side_port       752866                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  3026643                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2cache.cpu_side_port        91392                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2cache.cpu_side_port     32060224                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2cache.cpu_side_port        91392                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2cache.cpu_side_port     32060544                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2cache.cpu_side_port        91392                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2cache.cpu_side_port     32060800                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2cache.cpu_side_port        91392                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2cache.cpu_side_port     32060416                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 128607552                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           1027698                       # Total snoops (Count)
system.l2bus.snoopTraffic                    63885888                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             2037923                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.012967                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.113130                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   2011498     98.70%     98.70% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     26425      1.30%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::3                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::4                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::5                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::6                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::7                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::8                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               2037923                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           4014954000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             4284999                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           753378999                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer2.occupancy             4286997                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer3.occupancy           753390999                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer4.occupancy             4284000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer5.occupancy           753393000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer6.occupancy             4284999                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer6.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer7.occupancy           753378999                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         2016418                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      1006197                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             26421                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        26421                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu0.inst              201                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu0.data               17                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu1.inst              201                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu1.data               22                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu2.inst              201                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu2.data               24                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu3.inst              201                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu3.data               19                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                  886                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu0.inst             201                       # number of overall hits (Count)
system.l2cache.overallHits::cpu0.data              17                       # number of overall hits (Count)
system.l2cache.overallHits::cpu1.inst             201                       # number of overall hits (Count)
system.l2cache.overallHits::cpu1.data              22                       # number of overall hits (Count)
system.l2cache.overallHits::cpu2.inst             201                       # number of overall hits (Count)
system.l2cache.overallHits::cpu2.data              24                       # number of overall hits (Count)
system.l2cache.overallHits::cpu3.inst             201                       # number of overall hits (Count)
system.l2cache.overallHits::cpu3.data              19                       # number of overall hits (Count)
system.l2cache.overallHits::total                 886                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu0.inst           1227                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu0.data         251109                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu1.inst           1227                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu1.data         251108                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu2.inst           1227                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu2.data         251107                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu3.inst           1227                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu3.data         251107                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            1009339                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu0.inst          1227                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu0.data        251109                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu1.inst          1227                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu1.data        251108                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu2.inst          1227                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu2.data        251107                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu3.inst          1227                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu3.data        251107                       # number of overall misses (Count)
system.l2cache.overallMisses::total           1009339                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu0.inst    133823000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu0.data  30665693000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu1.inst    129813000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu1.data  30821406000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu2.inst    132726000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu2.data  30668594000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu3.inst    131725000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu3.data  31028249000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  123712029000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.inst    133823000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.data  30665693000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu1.inst    129813000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu1.data  30821406000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu2.inst    132726000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu2.data  30668594000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu3.inst    131725000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu3.data  31028249000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 123712029000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu0.inst         1428                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu0.data       251126                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu1.inst         1428                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu1.data       251130                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu2.inst         1428                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu2.data       251131                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu3.inst         1428                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu3.data       251126                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          1010225                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.inst         1428                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.data       251126                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu1.inst         1428                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu1.data       251130                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu2.inst         1428                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu2.data       251131                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu3.inst         1428                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu3.data       251126                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         1010225                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu0.inst     0.859244                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu0.data     0.999932                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu1.inst     0.859244                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu1.data     0.999912                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu2.inst     0.859244                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu2.data     0.999904                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu3.inst     0.859244                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu3.data     0.999924                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.999123                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu0.inst     0.859244                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu0.data     0.999932                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu1.inst     0.859244                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu1.data     0.999912                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu2.inst     0.859244                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu2.data     0.999904                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu3.inst     0.859244                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu3.data     0.999924                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.999123                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu0.inst 109065.199674                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu0.data 122121.043053                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu1.inst 105797.066015                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu1.data 122741.633082                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu2.inst 108171.149144                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu2.data 122133.568558                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu3.inst 107355.338223                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu3.data 123565.846432                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 122567.372310                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.inst 109065.199674                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.data 122121.043053                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu1.inst 105797.066015                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu1.data 122741.633082                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu2.inst 108171.149144                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu2.data 122133.568558                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu3.inst 107355.338223                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu3.data 123565.846432                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 122567.372310                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          998217                       # number of writebacks (Count)
system.l2cache.writebacks::total               998217                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu0.inst         1227                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu0.data       251109                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu1.inst         1227                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu1.data       251108                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu2.inst         1227                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu2.data       251107                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu3.inst         1227                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu3.data       251107                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        1009339                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.inst         1227                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.data       251109                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu1.inst         1227                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu1.data       251108                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu2.inst         1227                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu2.data       251107                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu3.inst         1227                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu3.data       251107                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       1009339                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu0.inst    109283000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu0.data  25643513000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu1.inst    105273000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu1.data  25799246000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu2.inst    108186000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu2.data  25646454000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu3.inst    107185000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu3.data  26006109000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 103525249000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.inst    109283000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.data  25643513000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu1.inst    105273000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu1.data  25799246000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu2.inst    108186000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu2.data  25646454000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu3.inst    107185000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu3.data  26006109000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 103525249000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu0.inst     0.859244                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu0.data     0.999932                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu1.inst     0.859244                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu1.data     0.999912                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu2.inst     0.859244                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu2.data     0.999904                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu3.inst     0.859244                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu3.data     0.999924                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.999123                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.inst     0.859244                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.data     0.999932                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu1.inst     0.859244                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu1.data     0.999912                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu2.inst     0.859244                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu2.data     0.999904                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu3.inst     0.859244                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu3.data     0.999924                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.999123                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu0.inst 89065.199674                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu0.data 102121.043053                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu1.inst 85797.066015                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu1.data 102741.633082                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu2.inst 88171.149144                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu2.data 102133.568558                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu3.inst 87355.338223                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu3.data 103565.846432                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 102567.372310                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.inst 89065.199674                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.data 102121.043053                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu1.inst 85797.066015                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu1.data 102741.633082                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu2.inst 88171.149144                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu2.data 102133.568558                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu3.inst 87355.338223                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu3.data 103565.846432                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 102567.372310                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   1027698                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         2412                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         2412                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu0.data            3                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::cpu1.data            3                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::cpu2.data            3                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::cpu3.data            3                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               12                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu0.data       250198                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::cpu1.data       250198                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::cpu2.data       250198                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::cpu3.data       250198                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        1000792                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu0.data  30574099000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::cpu1.data  30729092000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::cpu2.data  30576387000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::cpu3.data  30935901000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 122815479000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu0.data       250201                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::cpu1.data       250201                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::cpu2.data       250201                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::cpu3.data       250201                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total      1000804                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu0.data     0.999988                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::cpu1.data     0.999988                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::cpu2.data     0.999988                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::cpu3.data     0.999988                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.999988                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu0.data 122199.613906                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::cpu1.data 122819.095277                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::cpu2.data 122208.758663                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::cpu3.data 123645.676624                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 122718.286117                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu0.data       250198                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::cpu1.data       250198                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::cpu2.data       250198                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::cpu3.data       250198                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      1000792                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu0.data  25570139000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::cpu1.data  25725132000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::cpu2.data  25572427000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::cpu3.data  25931941000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 102799639000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.999988                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.999988                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::cpu2.data     0.999988                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::cpu3.data     0.999988                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.999988                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 102199.613906                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 102819.095277                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::cpu2.data 102208.758663                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::cpu3.data 103645.676624                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 102718.286117                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu0.inst          201                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu0.data           14                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu1.inst          201                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu1.data           19                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu2.inst          201                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu2.data           21                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu3.inst          201                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu3.data           16                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          874                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu0.inst         1227                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu0.data          911                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu1.inst         1227                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu1.data          910                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu2.inst         1227                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu2.data          909                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu3.inst         1227                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu3.data          909                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         8547                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu0.inst    133823000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu0.data     91594000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu1.inst    129813000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu1.data     92314000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu2.inst    132726000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu2.data     92207000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu3.inst    131725000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu3.data     92348000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    896550000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu0.inst         1428                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu0.data          925                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu1.inst         1428                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu1.data          929                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu2.inst         1428                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu2.data          930                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu3.inst         1428                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu3.data          925                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         9421                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu0.inst     0.859244                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu0.data     0.984865                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu1.inst     0.859244                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu1.data     0.979548                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu2.inst     0.859244                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu2.data     0.977419                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu3.inst     0.859244                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu3.data     0.982703                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.907229                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.inst 109065.199674                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 100542.261251                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu1.inst 105797.066015                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 101443.956044                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu2.inst 108171.149144                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu2.data 101437.843784                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu3.inst 107355.338223                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu3.data 101592.959296                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 104896.454896                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu0.inst         1227                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu0.data          911                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu1.inst         1227                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu1.data          910                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu2.inst         1227                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu2.data          909                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu3.inst         1227                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu3.data          909                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         8547                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.inst    109283000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data     73374000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu1.inst    105273000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data     74114000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu2.inst    108186000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu2.data     74027000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu3.inst    107185000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu3.data     74168000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    725610000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.inst     0.859244                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.984865                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu1.inst     0.859244                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.979548                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu2.inst     0.859244                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu2.data     0.977419                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu3.inst     0.859244                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu3.data     0.982703                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.907229                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 89065.199674                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 80542.261251                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.inst 85797.066015                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 81443.956044                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.inst 88171.149144                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.data 81437.843784                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.inst 87355.338223                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.data 81592.959296                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 84896.454896                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       999268                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       999268                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       999268                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       999268                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4090.513982                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 2014006                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               1031794                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.951946                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  87000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    46.117021                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.inst     4.630074                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.data  1005.784839                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu1.inst     4.422051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu1.data  1006.619863                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu2.inst     4.657458                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu2.data  1005.283192                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu3.inst     4.566178                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu3.data  1008.433306                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.011259                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.inst       0.001130                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.data       0.245553                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu1.inst       0.001080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu1.data       0.245757                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu2.inst       0.001137                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu2.data       0.245430                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu3.inst       0.001115                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu3.data       0.246200                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.998661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              93                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             763                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            3240                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              17163138                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             17163138                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    998217.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.inst::samples      1227.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples    251107.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.inst::samples      1227.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.data::samples    251108.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu2.inst::samples      1227.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu2.data::samples    251107.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu3.inst::samples      1227.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu3.data::samples    251107.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000501156750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         50206                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         50207                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2559844                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              950811                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1009339                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      998217                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1009339                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    998217                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        3.22                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.40                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1009339                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                998217                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   227129                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   324502                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   269930                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   116158                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                    45178                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    18275                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     6832                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     1330                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   33687                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   35678                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   39682                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   47478                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   52048                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   66273                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   59633                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   55336                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   56359                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   60875                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   78882                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   68200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   62998                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   62909                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   54709                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   51103                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   51106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   51090                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                    6109                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                    2510                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                     833                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                     398                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                     206                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                      98                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        50207                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       20.103511                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      19.602610                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      28.376520                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255          50202     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511            3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6399            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          50207                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        50206                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       19.881767                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      19.635154                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       3.128392                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             13468     26.83%     26.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               710      1.41%     28.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              7046     14.03%     42.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              1856      3.70%     45.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20              7104     14.15%     60.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21              1387      2.76%     62.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22              4852      9.66%     72.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23               330      0.66%     73.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24             13344     26.58%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                99      0.20%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26                 9      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          50206                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 64597696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              63885888                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1109332840.95058298                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1097108999.54838586                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    58231084000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       29005.96                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst        78528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data     16070848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.inst        78528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.data     16070912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu2.inst        78528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu2.data     16070848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu3.inst        78528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu3.data     16070848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     63884352                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 1348557.219969074242                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 275983828.716197490692                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.inst 1348557.219969074242                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.data 275984927.784836411476                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu2.inst 1348557.219969074242                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu2.data 275983828.716197490692                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu3.inst 1348557.219969074242                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu3.data 275983828.716197490692                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 1097082621.901051521301                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst         1227                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data       251109                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.inst         1227                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.data       251108                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu2.inst         1227                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu2.data       251107                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu3.inst         1227                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu3.data       251107                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       998217                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst     46158500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data  12737879750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.inst     42186250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.data  12895213750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu2.inst     45064750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu2.data  12739861250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu3.inst     44058750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu3.data  13099870250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 1429274898500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     37618.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     50726.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.inst     34381.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.data     51353.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu2.inst     36727.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu2.data     50734.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu3.inst     35907.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu3.data     52168.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   1431827.85                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst        78528                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data     16070976                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.inst        78528                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.data     16070912                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu2.inst        78528                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu2.data     16070848                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu3.inst        78528                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu3.data     16070848                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        64597696                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst        78528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu1.inst        78528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu2.inst        78528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu3.inst        78528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       314112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     63885888                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     63885888                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst         1227                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data       251109                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.inst         1227                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.data       251108                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu2.inst         1227                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu2.data       251107                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu3.inst         1227                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu3.data       251107                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1009339                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       998217                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          998217                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst        1348557                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data      275986027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.inst        1348557                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.data      275984928                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu2.inst        1348557                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu2.data      275983829                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu3.inst        1348557                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu3.data      275983829                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1109332841                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst      1348557                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu1.inst      1348557                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu2.inst      1348557                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu3.inst      1348557                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        5394229                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks   1097109000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        1097109000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks   1097109000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst       1348557                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data     275986027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.inst       1348557                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.data     275984928                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu2.inst       1348557                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu2.data     275983829                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu3.inst       1348557                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu3.data     275983829                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        2206441840                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1009337                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               998193                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         62985                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         63033                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         62932                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         63102                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         63155                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         63149                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         63028                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         63040                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         63108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         63017                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        63124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        63039                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        63147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        63195                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        63190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        63093                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         62490                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         62446                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         62326                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         62297                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         62339                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         62335                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         62423                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         62492                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         62536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         62545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        62426                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        62285                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        62269                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        62273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        62288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        62423                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              32725224500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5046685000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         51650293250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 32422.50                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            51172.50                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               500558                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              870803                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             49.59                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.24                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       636162                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   201.962142                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   112.606992                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   275.556387                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       444601     69.89%     69.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        40435      6.36%     76.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        30895      4.86%     81.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        40138      6.31%     87.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        20389      3.21%     90.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         6260      0.98%     91.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4532      0.71%     92.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5763      0.91%     93.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        43149      6.78%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       636162                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           64597568                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        63884352                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1109.330643                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW              1097.082622                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    17.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 8.67                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                8.57                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                68.31                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       2272826220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1208013015                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3601587360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2605521240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4596277920.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  26274345510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    234986400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    40793557665                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    700.545623                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    257887250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1944280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  56028954750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       2269420440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1206214185                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3605078820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2605014900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4596277920.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  26279817510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    230378400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    40792202175                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    700.522346                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    247752750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1944280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  56039089250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8547                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        998217                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              5472                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1000792                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1000792                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           8547                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port      3022367                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total      3022367                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3022367                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port    128483584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total    128483584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                128483584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1009339                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1009339    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1009339                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58231122000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy          6005896000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         5356074000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2013028                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1003689                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu0.idleCycles                       13008104                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu0.tickCycles                       45200991                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu1.idleCycles                       13017054                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu1.tickCycles                       45214068                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu2.idleCycles                       13004088                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu2.tickCycles                       45201956                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu3.idleCycles                       13005951                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu3.tickCycles                       45209468                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
