
*** Running vivado
    with args -log lab8_elevator_control.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8_elevator_control.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lab8_elevator_control.tcl -notrace
Command: synth_design -top lab8_elevator_control -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8610 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.637 ; gain = 125.082 ; free physical = 4487 ; free virtual = 13902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab8_elevator_control' [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/lab8_elevator_control.vhd:54]
INFO: [Synth 8-638] synthesizing module 'pulse' [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/pulse.vhd:10]
INFO: [Synth 8-638] synthesizing module 'pulse1' [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/pulse1.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'pulse1' (1#1) [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/pulse1.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'pulse' (2#1) [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/pulse.vhd:10]
INFO: [Synth 8-638] synthesizing module 'ten_clock' [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/ten_clock.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ten_clock' (3#1) [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/ten_clock.vhd:11]
INFO: [Synth 8-638] synthesizing module 'display_clock' [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/display_clock.vhd:12]
WARNING: [Synth 8-614] signal 'ring' is read in the process but is not in the sensitivity list [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/display_clock.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'display_clock' (4#1) [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/display_clock.vhd:12]
INFO: [Synth 8-638] synthesizing module 'request_handler' [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/request_handler.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'request_handler' (5#1) [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/request_handler.vhd:18]
INFO: [Synth 8-638] synthesizing module 'status_display_block' [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/status_display_block.vhd:22]
INFO: [Synth 8-638] synthesizing module 'ringer' [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/ringer.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ringer' (6#1) [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/ringer.vhd:11]
INFO: [Synth 8-638] synthesizing module 'display' [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/display.vhd:14]
INFO: [Synth 8-638] synthesizing module 'v_to_cathode_char' [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/v_to_cathode_char.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'v_to_cathode_char' (7#1) [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/v_to_cathode_char.vhd:11]
INFO: [Synth 8-638] synthesizing module 'v_to_cathode_num' [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/v_to_cathode_num.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'v_to_cathode_num' (8#1) [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/v_to_cathode_num.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'display' (9#1) [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/display.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'status_display_block' (10#1) [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/status_display_block.vhd:22]
INFO: [Synth 8-638] synthesizing module 'lift_controller' [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/lift_controller.vhd:19]
WARNING: [Synth 8-614] signal 'lift_movement' is read in the process but is not in the sensitivity list [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/lift_controller.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'lift_controller' (11#1) [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/lift_controller.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'lab8_elevator_control' (12#1) [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/sources_1/imports/Lab8/lab8_elevator_control.vhd:54]
WARNING: [Synth 8-3331] design status_display_block has unconnected port lift1_status[9]
WARNING: [Synth 8-3331] design status_display_block has unconnected port lift1_status[8]
WARNING: [Synth 8-3331] design status_display_block has unconnected port lift2_status[9]
WARNING: [Synth 8-3331] design status_display_block has unconnected port lift2_status[8]
WARNING: [Synth 8-3331] design request_handler has unconnected port up_request[3]
WARNING: [Synth 8-3331] design request_handler has unconnected port down_request[0]
WARNING: [Synth 8-3331] design request_handler has unconnected port lift1_status[7]
WARNING: [Synth 8-3331] design request_handler has unconnected port lift1_status[6]
WARNING: [Synth 8-3331] design request_handler has unconnected port lift1_status[5]
WARNING: [Synth 8-3331] design request_handler has unconnected port lift1_status[4]
WARNING: [Synth 8-3331] design request_handler has unconnected port lift1_status[1]
WARNING: [Synth 8-3331] design request_handler has unconnected port lift1_status[0]
WARNING: [Synth 8-3331] design request_handler has unconnected port lift2_status[7]
WARNING: [Synth 8-3331] design request_handler has unconnected port lift2_status[6]
WARNING: [Synth 8-3331] design request_handler has unconnected port lift2_status[5]
WARNING: [Synth 8-3331] design request_handler has unconnected port lift2_status[4]
WARNING: [Synth 8-3331] design request_handler has unconnected port lift2_status[1]
WARNING: [Synth 8-3331] design request_handler has unconnected port lift2_status[0]
WARNING: [Synth 8-3331] design lab8_elevator_control has unconnected port sim_mode
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.113 ; gain = 165.559 ; free physical = 4444 ; free virtual = 13859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.113 ; gain = 165.559 ; free physical = 4444 ; free virtual = 13859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/constrs_1/imports/Desktop/lab8_elevator_control.xdc]
Finished Parsing XDC File [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/constrs_1/imports/Desktop/lab8_elevator_control.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.srcs/constrs_1/imports/Desktop/lab8_elevator_control.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_elevator_control_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_elevator_control_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1390.504 ; gain = 0.000 ; free physical = 4272 ; free virtual = 13687
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1390.508 ; gain = 465.953 ; free physical = 4271 ; free virtual = 13686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1390.508 ; gain = 465.953 ; free physical = 4271 ; free virtual = 13686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1390.508 ; gain = 465.953 ; free physical = 4271 ; free virtual = 13686
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "urul1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "urul2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "urul1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "urul2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lift1_command_internal" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lift1_command_internal" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lift2_command_internal" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lift2_command_internal" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ring_reg' in module 'ringer'
INFO: [Synth 8-5544] ROM "ring" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "door_open_counter2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "door_open_counter1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "door_closing_counter2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "door_closing_counter3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "door_open_counter2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "door_open_counter1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "door_closing_counter2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "door_closing_counter3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lift_movement" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "door_opening_counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "door_opening_counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lift_floor_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lift_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lift_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lift_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                             1110
                 iSTATE0 |                             0010 |                             1101
                 iSTATE1 |                             0100 |                             1011
                 iSTATE2 |                             1000 |                             0111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ring_reg' using encoding 'one-hot' in module 'ringer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1390.508 ; gain = 465.953 ; free physical = 4266 ; free virtual = 13681
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 82    
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 24    
	   3 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 107   
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab8_elevator_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module pulse1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ten_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module request_handler 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 80    
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 34    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ringer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module v_to_cathode_char 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
Module v_to_cathode_num 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module lift_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "ten_clock/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ten_clock/clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design lab8_elevator_control has unconnected port sim_mode
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\request_handler/drdl2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\request_handler/drdl1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\request_handler/urul2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\request_handler/urul2_reg[0] )
INFO: [Synth 8-3886] merging instance 'request_handler/drul2_reg[0]' (FD) to 'request_handler/drul1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\request_handler/urdl2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\request_handler/urdl1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\request_handler/urul1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\request_handler/urul1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\request_handler/down_req_indicator_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\request_handler/up_req_indicator_reg[3] )
WARNING: [Synth 8-3332] Sequential element (pulse1/pulse4/d1_reg) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (pulse1/pulse4/d2_reg) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (pulse2/pulse1/d1_reg) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (pulse2/pulse1/d2_reg) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/urul2_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/urul2_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/drdl1_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/drdl2_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/ad2_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/urdl1_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/urul1_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/urul1_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/ad1_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/down_req_indicator_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/pending_down_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/urdl2_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/au2_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/au2_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/au1_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/au1_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/up_req_indicator_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (request_handler/pending_up_reg[3]) is unused and will be removed from module lab8_elevator_control.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1390.512 ; gain = 465.957 ; free physical = 4251 ; free virtual = 13666
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1390.512 ; gain = 465.957 ; free physical = 4204 ; free virtual = 13619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1390.512 ; gain = 465.957 ; free physical = 4194 ; free virtual = 13609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1390.512 ; gain = 465.957 ; free physical = 4183 ; free virtual = 13598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.512 ; gain = 465.957 ; free physical = 4183 ; free virtual = 13598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.512 ; gain = 465.957 ; free physical = 4183 ; free virtual = 13598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.512 ; gain = 465.957 ; free physical = 4183 ; free virtual = 13598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.512 ; gain = 465.957 ; free physical = 4183 ; free virtual = 13598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.512 ; gain = 465.957 ; free physical = 4183 ; free virtual = 13598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.512 ; gain = 465.957 ; free physical = 4183 ; free virtual = 13598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    12|
|3     |LUT1   |    48|
|4     |LUT2   |    52|
|5     |LUT3   |    53|
|6     |LUT4   |    40|
|7     |LUT5   |    37|
|8     |LUT6   |   131|
|9     |FDCE   |    72|
|10    |FDPE   |    20|
|11    |FDRE   |   116|
|12    |LDC    |     2|
|13    |IBUF   |    20|
|14    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+---------------------+------+
|      |Instance           |Module               |Cells |
+------+-------------------+---------------------+------+
|1     |top                |                     |   633|
|2     |  clock_modifier   |display_clock        |    34|
|3     |  lift1_controller |lift_controller      |   117|
|4     |  lift2_controller |lift_controller_0    |   107|
|5     |  pulse1           |pulse                |     9|
|6     |    pulse1         |pulse1_19            |     3|
|7     |    pulse2         |pulse1_20            |     3|
|8     |    pulse3         |pulse1_21            |     3|
|9     |  pulse2           |pulse_1              |     9|
|10    |    pulse2         |pulse1_16            |     3|
|11    |    pulse3         |pulse1_17            |     3|
|12    |    pulse4         |pulse1_18            |     3|
|13    |  pulse3           |pulse_2              |     8|
|14    |    pulse1         |pulse1_12            |     2|
|15    |    pulse2         |pulse1_13            |     2|
|16    |    pulse3         |pulse1_14            |     2|
|17    |    pulse4         |pulse1_15            |     2|
|18    |  pulse4           |pulse_3              |     8|
|19    |    pulse1         |pulse1_8             |     2|
|20    |    pulse2         |pulse1_9             |     2|
|21    |    pulse3         |pulse1_10            |     2|
|22    |    pulse4         |pulse1_11            |     2|
|23    |  pulse5           |pulse_4              |    24|
|24    |    pulse1         |pulse1               |     4|
|25    |    pulse2         |pulse1_5             |     4|
|26    |    pulse3         |pulse1_6             |     8|
|27    |    pulse4         |pulse1_7             |     8|
|28    |  request_handler  |request_handler      |   153|
|29    |  status_display   |status_display_block |    25|
|30    |    counter_ring   |ringer               |    25|
|31    |  ten_clock        |ten_clock            |    83|
+------+-------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.512 ; gain = 465.957 ; free physical = 4183 ; free virtual = 13598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1390.512 ; gain = 85.477 ; free physical = 4183 ; free virtual = 13598
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.512 ; gain = 465.957 ; free physical = 4183 ; free virtual = 13598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1390.512 ; gain = 398.453 ; free physical = 4185 ; free virtual = 13600
INFO: [Common 17-1381] The checkpoint '/home/kgopal/Downloads/lab8_elevator_control/lab8_elevator_control.runs/synth_1/lab8_elevator_control.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1414.520 ; gain = 0.000 ; free physical = 4182 ; free virtual = 13598
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 15:47:05 2017...
