
*** Running vivado
    with args -log dbg_ila.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbg_ila.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dbg_ila.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 387.734 ; gain = 178.863
INFO: [Synth 8-638] synthesizing module 'dbg_ila' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/dbg_ila/synth/dbg_ila.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'dbg_ila' (46#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/dbg_ila/synth/dbg_ila.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 715.180 ; gain = 506.309
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 715.180 ; gain = 506.309
INFO: [Device 21-403] Loading part xc7k325tffg676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 841.246 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:01:32 . Memory (MB): peak = 841.246 ; gain = 632.375
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:01:32 . Memory (MB): peak = 841.246 ; gain = 632.375
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 841.246 ; gain = 632.375
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 841.246 ; gain = 632.375
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:49 . Memory (MB): peak = 841.246 ; gain = 632.375
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 841.246 ; gain = 632.375
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:00 . Memory (MB): peak = 841.246 ; gain = 632.375
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:03 . Memory (MB): peak = 841.246 ; gain = 632.375
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:03 . Memory (MB): peak = 841.246 ; gain = 632.375
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:03 . Memory (MB): peak = 841.246 ; gain = 632.375
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:04 . Memory (MB): peak = 841.246 ; gain = 632.375
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:04 . Memory (MB): peak = 841.246 ; gain = 632.375
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:04 . Memory (MB): peak = 841.246 ; gain = 632.375
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:04 . Memory (MB): peak = 841.246 ; gain = 632.375

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    87|
|2     |CFGLUT5  |   267|
|3     |LUT1     |    34|
|4     |LUT2     |    56|
|5     |LUT3     |   114|
|6     |LUT4     |   287|
|7     |LUT5     |   156|
|8     |LUT6     |   846|
|9     |MUXF7    |    81|
|10    |MUXF8    |    11|
|11    |RAMB18E1 |     1|
|12    |RAMB36E1 |    16|
|13    |SRL16E   |   298|
|14    |SRLC16E  |     2|
|15    |SRLC32E  |    17|
|16    |FDRE     |  2989|
|17    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:04 . Memory (MB): peak = 841.246 ; gain = 632.375
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 841.246 ; gain = 549.121
