
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
Options:	
Date:		Sun Apr  2 18:35:17 2023
Host:		caen-vnc-mi11.engin.umich.edu (x86_64 w/Linux 4.18.0-372.9.1.el8.x86_64) (1core*11cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)

License:
		[18:35:22.185259] Configured Lic search path (21.01-s002): /usr/caen/FLEXlm/data/license.dat.cadence:license.dat:/usr/caen/FLEXlm/data/license.dat.synopsys

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (43 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -acquireLicense 6 -localCpu 6
<CMD> set defHierChar /
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set locv_inter_clock_use_worst_derate false
<CMD> set init_oa_search_lib {}
<CMD> set init_verilog /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/synth_res/Main_controller.syn.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell Main_controller
<CMD> set init_gnd_net VSS
<CMD> set init_mmmc_file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/scripts/apr_view.tcl
<CMD> set init_lef_file {/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13_8lm_2thick_tech.lef  /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13rvt_macros.lef  }
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_case_analysis_for_icg_propagation false
<CMD> init_design
#% Begin Load MMMC data ... (date=04/02 18:36:38, mem=925.8M)
#% End Load MMMC data ... (date=04/02 18:36:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=927.1M, current mem=927.1M)
rc-worst rc-best rc-typ

Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13_8lm_2thick_tech.lef ...

Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef ...
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 400.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef at line 68086.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

viaInitial starts at Sun Apr  2 18:36:39 2023
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Sun Apr  2 18:36:39 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/scripts/apr_view.tcl
Starting library reading in 'Multi-threaded flow' (with '6' threads)
Reading worstLibs timing library /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TR'. The cell will only be used for analysis. (File /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib)
Read 527 cells in library typical.
Library reading multithread flow ended.
*** End library_loading (cpu=0.02min, real=0.03min, mem=169.5M, fe_cpu=0.42min, fe_real=1.42min, fe_mem=1071.1M) ***
#% Begin Load netlist data ... (date=04/02 18:36:41, mem=956.3M)
*** Begin netlist parsing (mem=1071.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 527 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/synth_res/Main_controller.syn.v'

*** Memory Usage v#1 (Current mem = 1071.121M, initial mem = 397.922M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1071.1M) ***
#% End Load netlist data ... (date=04/02 18:36:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=968.7M, current mem=968.7M)
Set top cell to Main_controller.
Hooked 527 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell Main_controller ...
*** Netlist is unique.
** info: there are 536 modules.
** info: there are 700 stdCell insts.

*** Memory Usage v#1 (Current mem = 1090.535M, initial mem = 397.922M) ***
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
Generating auto layer map file.
Completed (cpu: 0:00:02.6 real: 0:00:03.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: setupAnalysis
    RC-Corner Name        : rc-typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
 
 Analysis View: holdAnalysis
    RC-Corner Name        : rc-typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/synth_res/Main_controller.syn.sdc' ...
Current (total cpu=0:00:29.2, real=0:01:30, peak res=1299.9M, current mem=1299.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/synth_res/Main_controller.syn.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/synth_res/Main_controller.syn.sdc, Line 9).

INFO (CTE): Reading of timing constraints file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/synth_res/Main_controller.syn.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1318.9M, current mem=1318.9M)
Current (total cpu=0:00:29.3, real=0:01:31, peak res=1318.9M, current mem=1318.9M)
Total number of combinational cells: 363
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
Total number of usable inverters: 19
List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#% Begin Load MMMC data post ... (date=04/02 18:36:48, mem=1340.6M)
#% End Load MMMC data post ... (date=04/02 18:36:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1340.6M, current mem=1340.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-108            1  There is no overlap layer defined in any...
WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
*** Message Summary: 1080 warning(s), 0 error(s)

<CMD> loadIoFile -noAdjustDieSize /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/CNN_controller_240_180.save.io
Reading IO assignment file "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/CNN_controller_240_180.save.io" ...
<CMD> floorPlan -noSnapToGrid -s 226 166 7 7 7 7
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> saveDesign db/Main_controller_floor_planned.enc
#% Begin save design ... (date=04/02 18:36:55, mem=1384.6M)
% Begin Save ccopt configuration ... (date=04/02 18:36:55, mem=1384.6M)
% End Save ccopt configuration ... (date=04/02 18:36:56, total cpu=0:00:00.0, real=0:00:01.0, peak res=1386.2M, current mem=1386.2M)
% Begin Save netlist data ... (date=04/02 18:36:56, mem=1386.2M)
Writing Binary DB to db/Main_controller_floor_planned.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=04/02 18:36:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1390.6M, current mem=1389.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/Main_controller_floor_planned.enc.dat.tmp/Main_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=04/02 18:36:56, mem=1390.2M)
Saving AAE Data ...
% End Save AAE data ... (date=04/02 18:36:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1390.2M, current mem=1390.2M)
Saving preference file db/Main_controller_floor_planned.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=04/02 18:36:57, mem=1394.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1559.8M) ***
% End Save routing data ... (date=04/02 18:36:58, total cpu=0:00:00.0, real=0:00:01.0, peak res=1394.9M, current mem=1394.9M)
Saving special route data file in separate thread ...
Saving PG Conn data in separate thread ...
Saving placement file in separate thread ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/Main_controller_floor_planned.enc.dat.tmp/Main_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1571.8M) ***
Saving preRoute extracted patterns in file 'db/Main_controller_floor_planned.enc.dat.tmp/Main_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/Main_controller_floor_planned.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=04/02 18:36:59, mem=1397.3M)
% End Save power constraints data ... (date=04/02 18:36:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1397.4M, current mem=1397.4M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design Main_controller_floor_planned.enc.dat.tmp
#% End save design ... (date=04/02 18:37:00, total cpu=0:00:00.8, real=0:00:05.0, peak res=1425.4M, current mem=1400.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign db/Main_controller_insts_placed.enc
#% Begin save design ... (date=04/02 18:37:00, mem=1400.1M)
% Begin Save ccopt configuration ... (date=04/02 18:37:00, mem=1400.1M)
% End Save ccopt configuration ... (date=04/02 18:37:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1400.1M, current mem=1400.1M)
% Begin Save netlist data ... (date=04/02 18:37:00, mem=1400.1M)
Writing Binary DB to db/Main_controller_insts_placed.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=04/02 18:37:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1400.1M, current mem=1400.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/Main_controller_insts_placed.enc.dat.tmp/Main_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=04/02 18:37:00, mem=1400.2M)
Saving AAE Data ...
% End Save AAE data ... (date=04/02 18:37:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1400.2M, current mem=1400.2M)
Saving preference file db/Main_controller_insts_placed.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=04/02 18:37:01, mem=1400.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1598.7M) ***
% End Save routing data ... (date=04/02 18:37:02, total cpu=0:00:00.0, real=0:00:01.0, peak res=1400.3M, current mem=1400.3M)
Saving special route data file in separate thread ...
Saving PG Conn data in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/Main_controller_insts_placed.enc.dat.tmp/Main_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1612.7M) ***
Saving preRoute extracted patterns in file 'db/Main_controller_insts_placed.enc.dat.tmp/Main_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/Main_controller_insts_placed.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=04/02 18:37:02, mem=1400.8M)
% End Save power constraints data ... (date=04/02 18:37:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1400.8M, current mem=1400.8M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design Main_controller_insts_placed.enc.dat.tmp
#% End save design ... (date=04/02 18:37:03, total cpu=0:00:00.7, real=0:00:03.0, peak res=1431.1M, current mem=1401.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -30.10800 -15.10400 141.62900 138.63700
<CMD> zoomBox -51.77300 -42.01200 227.87400 208.33200
<CMD> zoomBox -68.58600 -69.10800 318.46900 277.38900
<CMD> loadIoFile CNN_controller_240_180.save.io
Reading IO assignment file "CNN_controller_240_180.save.io" ...
<CMD> zoomBox -102.60600 -89.78500 352.75400 317.85900
<CMD> zoomBox -68.58700 -69.10900 318.46900 277.38900
<CMD> clearGlobalNets
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
700 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
700 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type tielo -inst * -verbose
<CMD> globalNetConnect VDD -type tiehi -inst * -verbose
<CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M3 bottom M3 left M2 right M2} -rectangle 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1611.9M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M2   |        4       |       NA       |
|   V2   |        8       |        0       |
|   M3   |        4       |       NA       |
+--------+----------------+----------------+
<CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M3 bottom M3 left M4 right M4} -rectangle 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1611.9M)
Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 4.00) (6.00, 175.80).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (234.00, 4.00) (236.00, 175.80).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 1.00) (3.00, 178.80).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (237.00, 1.00) (239.00, 178.80).
addRing created 4 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V3   |        8       |        0       |
|   M4   |        4       |       NA       |
+--------+----------------+----------------+
<CMD> saveDesign db/Main_controller_pad_power_defined.enc
#% Begin save design ... (date=04/02 18:37:33, mem=1404.8M)
% Begin Save ccopt configuration ... (date=04/02 18:37:33, mem=1404.8M)
% End Save ccopt configuration ... (date=04/02 18:37:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1404.8M, current mem=1404.8M)
% Begin Save netlist data ... (date=04/02 18:37:33, mem=1404.8M)
Writing Binary DB to db/Main_controller_pad_power_defined.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=04/02 18:37:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1404.8M, current mem=1404.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=04/02 18:37:33, mem=1405.3M)
Saving AAE Data ...
Saving congestion map file db/Main_controller_pad_power_defined.enc.dat.tmp/Main_controller.route.congmap.gz ...
% End Save AAE data ... (date=04/02 18:37:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.3M, current mem=1405.3M)
Saving preference file db/Main_controller_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=04/02 18:37:35, mem=1405.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1606.5M) ***
% End Save routing data ... (date=04/02 18:37:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.4M, current mem=1405.4M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/Main_controller_pad_power_defined.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:37:35 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1620.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/Main_controller_pad_power_defined.enc.dat.tmp/Main_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1620.5M) ***
Saving preRoute extracted patterns in file 'db/Main_controller_pad_power_defined.enc.dat.tmp/Main_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/Main_controller_pad_power_defined.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=04/02 18:37:36, mem=1406.3M)
% End Save power constraints data ... (date=04/02 18:37:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1406.3M, current mem=1406.3M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design Main_controller_pad_power_defined.enc.dat.tmp
#% End save design ... (date=04/02 18:37:37, total cpu=0:00:00.7, real=0:00:04.0, peak res=1436.1M, current mem=1406.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
#% Begin sroute (date=04/02 18:37:37, mem=1406.4M)
**WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
*** Begin SPECIAL ROUTE on Sun Apr  2 18:37:37 2023 ***
SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller
SPECIAL ROUTE ran on machine: caen-vnc-mi11.engin.umich.edu (Linux 4.18.0-372.9.1.el8.x86_64 Xeon 2.39Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaTopLayer set to 1
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStraightConnections set to "straightWithChanges"
srouteTopLayerLimit set to 1
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3081.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 16 layers, 8 routing layers, 0 overlap layer
Read in 535 macros, 116 used
Read in 115 components
  115 core components: 115 unplaced, 0 placed, 0 fixed
Read in 55 physical pins
  55 physical pins: 0 unplaced, 55 placed, 0 fixed
Read in 55 nets
Read in 2 special nets, 2 routed
Read in 285 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
**WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 175.800) on layer M2 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
  Number of Core ports routed: 0  open: 94
  Number of Followpin connections: 47
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3083.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 55 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 47 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       47       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=04/02 18:37:37, total cpu=0:00:00.3, real=0:00:00.0, peak res=1418.8M, current mem=1418.8M)
<CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
<CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
<CMD> addStripe -nets {VDD VSS} -direction vertical -layer M4 -width 2 -spacing 2 -set_to_set_distance 30 -start 22 -stop 218
#% Begin addStripe (date=04/02 18:37:37, mem=1418.8M)

Initialize fgc environment(mem: 1612.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Stripe generation is complete.
vias are now being generated.
addStripe created 14 wires.
ViaGen created 1015 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V1   |       329      |        0       |
|   V2   |       329      |        0       |
|   V3   |       357      |        0       |
|   M4   |       14       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=04/02 18:37:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1420.2M, current mem=1420.2M)
<CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
<CMD> setAddStripeMode -stacked_via_top_layer M2 -max_via_size {blockPin 100% 100% 100%}
<CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M1 -width 0.56 -spacing 3.04 -set_to_set_distance 7.2 -start 6.72 -stop 158
#% Begin addStripe (date=04/02 18:37:37, mem=1420.2M)

Initialize fgc environment(mem: 1612.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.8M)
Stripe generation is complete.
vias are now being generated.
addStripe created 42 wires.
ViaGen created 84 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       42       |       NA       |
|   V1   |       84       |        0       |
+--------+----------------+----------------+
#% End addStripe (date=04/02 18:37:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1420.3M, current mem=1420.3M)
<CMD> saveDesign db/Main_controller_power_grid.enc
#% Begin save design ... (date=04/02 18:37:38, mem=1420.3M)
% Begin Save ccopt configuration ... (date=04/02 18:37:38, mem=1420.3M)
% End Save ccopt configuration ... (date=04/02 18:37:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1420.5M, current mem=1420.5M)
% Begin Save netlist data ... (date=04/02 18:37:38, mem=1420.5M)
Writing Binary DB to db/Main_controller_power_grid.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=04/02 18:37:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1420.5M, current mem=1420.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/Main_controller_power_grid.enc.dat.tmp/Main_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=04/02 18:37:38, mem=1420.5M)
Saving AAE Data ...
% End Save AAE data ... (date=04/02 18:37:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1420.5M, current mem=1420.5M)
Saving preference file db/Main_controller_power_grid.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 94 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=04/02 18:37:39, mem=1420.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1614.3M) ***
% End Save routing data ... (date=04/02 18:37:40, total cpu=0:00:00.0, real=0:00:01.0, peak res=1420.7M, current mem=1420.7M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/Main_controller_power_grid.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:37:40 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1628.3M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/Main_controller_power_grid.enc.dat.tmp/Main_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1628.3M) ***
Saving preRoute extracted patterns in file 'db/Main_controller_power_grid.enc.dat.tmp/Main_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/Main_controller_power_grid.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=04/02 18:37:41, mem=1421.0M)
% End Save power constraints data ... (date=04/02 18:37:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1421.0M, current mem=1421.0M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design Main_controller_power_grid.enc.dat.tmp
#% End save design ... (date=04/02 18:37:41, total cpu=0:00:00.7, real=0:00:03.0, peak res=1451.1M, current mem=1421.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDesignMode -process 130
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setOptMode -drcMargin 0.1 -fixDRC true -fixFanoutLoad true -addInst true -addInstancePrefix PLACED -usefulSkew false -restruct false -allEndPoints true -effort high -maxLength 1000 -setupTargetSlack 0.05 -holdTargetSlack 0.05
<CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
**WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
<CMD> setPlaceMode -timingDriven true -maxDensity 0.8 -uniformDensity true
<CMD> timeDesign -prePlace
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:36.2/0:02:03.4 (0.3), mem = 1617.3M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 6 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1879.14 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (6 T). (MEM=1879.14)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 706
End delay calculation. (MEM=2321.84 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2321.84 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:00:38.3 mem=2273.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.253  |  0.253  |  0.361  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

Density: 26.445%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 2.45 sec
Total Real time: 3.0 sec
Total Memory Usage: 2056.324219 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:02.5/0:00:03.4 (0.7), totSession cpu/real = 0:00:38.7/0:02:06.8 (0.3), mem = 2056.3M
<CMD> place_opt_design -out_dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_placed
**INFO: User settings:
setDesignMode -process                      130
setExtractRCMode -coupling_c_th             0.4
setExtractRCMode -relative_c_th             1
setExtractRCMode -total_c_th                0
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -addInst                         true
setOptMode -addInstancePrefix               PLACED
setOptMode -allEndPoints                    true
setOptMode -drcMargin                       0.1
setOptMode -effort                          high
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   true
setOptMode -holdTargetSlack                 0.05
setOptMode -maxLength                       1000
setOptMode -restruct                        false
setOptMode -setupTargetSlack                0.05
setOptMode -usefulSkew                      false
setPlaceMode -place_global_max_density      0.8
setPlaceMode -place_global_uniform_density  true
setPlaceMode -timingDriven                  true
setAnalysisMode -analysisType               single
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 false
setAnalysisMode -clockPropagation           forcedIdeal

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:38.7/0:02:06.9 (0.3), mem = 2056.3M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:38.8/0:02:07.0 (0.3), mem = 2056.3M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 21 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 406 (58.9%) nets
3		: 123 (17.9%) nets
4     -	14	: 154 (22.4%) nets
15    -	39	: 5 (0.7%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 1 (0.1%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
**WARN: (IMPSP-196):	User sets both -place_global_uniform_density and -place_global_initial_padding_level options. Overriding -place_global_initial_padding_level to 5.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=683 (0 fixed + 683 movable) #buf cell=0 #inv cell=113 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=689 #term=2284 #term/net=3.31, #fixedIo=55, #floatIo=0, #fixedPin=0, #floatPin=55
stdCell: 683 single + 0 double + 0 multi
Total standard cell length = 2.6888 (mm), area = 0.0097 (mm^2)
Average module density = 0.259.
Density for the design = 0.259.
       = stdcell_area 6722 sites (9680 um^2) / alloc_area 25990 sites (37426 um^2).
Pin Density = 0.08788.
            = total # of pins 2284 / total area 25990.
Enabling multi-CPU acceleration with 6 CPU(s) for placement
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.375e+04 (8.21e+03 5.54e+03)
              Est.  stn bbox = 1.552e+04 (9.36e+03 6.16e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2155.7M
Iteration  2: Total net bbox = 1.375e+04 (8.21e+03 5.54e+03)
              Est.  stn bbox = 1.552e+04 (9.36e+03 6.16e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2155.7M
Edge Data Id : 8986 / 4294967295
Data Id : 6066 / 4294967295
*** Finished SKP initialization (cpu=0:00:02.5, real=0:00:02.0)***
Iteration  3: Total net bbox = 9.831e+03 (5.59e+03 4.24e+03)
              Est.  stn bbox = 1.163e+04 (6.74e+03 4.88e+03)
              cpu = 0:00:02.7 real = 0:00:02.0 mem = 2721.0M
Iteration  4: Total net bbox = 1.313e+04 (7.17e+03 5.96e+03)
              Est.  stn bbox = 1.590e+04 (8.79e+03 7.11e+03)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2754.6M
Iteration  5: Total net bbox = 1.313e+04 (7.17e+03 5.96e+03)
              Est.  stn bbox = 1.590e+04 (8.79e+03 7.11e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2754.6M
Iteration  6: Total net bbox = 1.693e+04 (9.97e+03 6.96e+03)
              Est.  stn bbox = 2.014e+04 (1.19e+04 8.24e+03)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 2818.6M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Iteration  7: Total net bbox = 1.749e+04 (1.04e+04 7.06e+03)
              Est.  stn bbox = 2.072e+04 (1.24e+04 8.34e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2656.6M
Iteration  8: Total net bbox = 1.749e+04 (1.04e+04 7.06e+03)
              Est.  stn bbox = 2.072e+04 (1.24e+04 8.34e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2656.6M
Iteration  9: Total net bbox = 1.906e+04 (1.08e+04 8.25e+03)
              Est.  stn bbox = 2.238e+04 (1.28e+04 9.60e+03)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2848.6M
Iteration 10: Total net bbox = 1.960e+04 (1.13e+04 8.32e+03)
              Est.  stn bbox = 2.294e+04 (1.33e+04 9.67e+03)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 2656.6M
Iteration 11: Total net bbox = 1.960e+04 (1.13e+04 8.32e+03)
              Est.  stn bbox = 2.294e+04 (1.33e+04 9.67e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2656.6M
Finished Global Placement (cpu=0:00:07.9, real=0:00:07.0, mem=2656.6M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:47.4 mem=2656.6M) ***
Total net bbox length = 1.960e+04 (1.128e+04 8.322e+03) (ext = 1.361e+03)
Move report: Detail placement moves 683 insts, mean move: 0.71 um, max move: 19.04 um 
	Max move on inst (U686): (104.41, 61.42) --> (85.80, 61.00)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2656.6MB
Summary Report:
Instances move: 683 (out of 683 movable)
Instances flipped: 0
Mean displacement: 0.71 um
Max displacement: 19.04 um (Instance: U686) (104.413, 61.423) -> (85.8, 61)
	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: AND2X2TR
Total net bbox length = 1.895e+04 (1.063e+04 8.320e+03) (ext = 1.312e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2656.6MB
*** Finished refinePlace (0:00:47.6 mem=2656.6M) ***
*** Finished Initial Placement (cpu=0:00:08.2, real=0:00:08.0, mem=2656.6M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  setupAnalysis
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 1843 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1843
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 689 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 689
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 689 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.186280e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 2658.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  2229 
[NR-eGR]  M2  (2V)         10308  3596 
[NR-eGR]  M3  (3H)         12214    43 
[NR-eGR]  M4  (4V)           165     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        22687  5868 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 18947um
[NR-eGR] Total length: 22687um, number of vias: 5868
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1308um, number of vias: 263
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 2658.6M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:01.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0: 9, real = 0: 0:10, mem = 2386.6M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.2/0:00:09.8 (0.9), totSession cpu/real = 0:00:48.0/0:02:16.8 (0.4), mem = 2386.6M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1713.7M, totSessionCpu=0:00:48 **
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.0/0:02:16.8 (0.4), mem = 2386.6M
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1718.9M, totSessionCpu=0:00:49 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.1; extra margin 0.2
Setup Target Slack: user slack 0.05; extra slack 0.0
Hold Target Slack: user slack 0.05
Multi-VT timing optimization disabled based on library information.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2392.57 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 1843 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1843
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 689 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 689
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 689 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.206440e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  2229 
[NR-eGR]  M2  (2V)         10244  3575 
[NR-eGR]  M3  (3H)         12446    66 
[NR-eGR]  M4  (4V)           229     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        22919  5870 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 18947um
[NR-eGR] Total length: 22919um, number of vias: 5870
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1414um, number of vias: 264
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.16 sec, Curr Mem: 2392.57 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 'Main_controller' of instances=683 and nets=692 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Main_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2392.566M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (6 T). (MEM=2457.13)
Total number of fetched objects 689
End delay calculation. (MEM=2715.76 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2715.76 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:50.7 mem=2715.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.054  |
|           TNS (ns):| -0.109  |
|    Violating Paths:|    4    |
|          All Paths:|   146   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.864%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1826.6M, totSessionCpu=0:00:51 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:03.6 (0.8), totSession cpu/real = 0:00:50.7/0:02:20.4 (0.4), mem = 2497.8M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2497.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2497.8M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:50.8/0:02:20.6 (0.4), mem = 2497.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.2 (0.4), totSession cpu/real = 0:00:50.9/0:02:20.8 (0.4), mem = 2574.3M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.0/0:02:21.0 (0.4), mem = 2574.3M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 15 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.7 (0.9), totSession cpu/real = 0:00:52.5/0:02:22.7 (0.4), mem = 2533.8M

Active setup views:
 setupAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Activate optFanout-based MLT
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:52.6/0:02:22.8 (0.4), mem = 2667.3M
*info: 1 clock net excluded
*info: 1 no-driver net excluded.
** GigaOpt Global Opt WNS Slack -0.053  TNS Slack -0.109 
+--------+--------+---------+------------+--------+-------------+---------+-------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|     End Point     |
+--------+--------+---------+------------+--------+-------------+---------+-------------------+
|  -0.053|  -0.109|   25.86%|   0:00:00.0| 2865.3M|setupAnalysis|  default| clk_r_REG51_S2/D  |
|   0.039|   0.000|   25.88%|   0:00:00.0| 3029.4M|setupAnalysis|  default| clk_r_REG51_S2/D  |
|   0.050|   0.000|   25.90%|   0:00:00.0| 3046.4M|           NA|       NA| NA                |
+--------+--------+---------+------------+--------+-------------+---------+-------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3046.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3046.4M) ***
** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:02.0 (0.9), totSession cpu/real = 0:00:54.3/0:02:24.8 (0.4), mem = 2592.6M
End: GigaOpt Global Optimization
Deactivate optFanout-based MLT
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:54.4/0:02:25.0 (0.4), mem = 2886.0M
Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 25.90
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   25.90%|        -|   0.050|   0.000|   0:00:00.0| 2888.0M|
|   25.90%|        0|   0.050|   0.000|   0:00:00.0| 2888.0M|
|   25.90%|        0|   0.050|   0.000|   0:00:00.0| 2888.0M|
|   20.60%|      296|   0.050|   0.000|   0:00:01.0| 3071.1M|
|   20.20%|       44|   0.050|   0.000|   0:00:01.0| 3071.1M|
|   20.17%|        4|   0.050|   0.000|   0:00:00.0| 3071.1M|
|   20.17%|        0|   0.050|   0.000|   0:00:00.0| 3071.1M|
|   20.17%|        0|   0.050|   0.000|   0:00:00.0| 3071.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 20.17

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.1/0:00:02.7 (1.1), totSession cpu/real = 0:00:57.5/0:02:27.7 (0.4), mem = 3071.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2637.28M, totSessionCpu=0:00:58).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:57.6/0:02:27.8 (0.4), mem = 2638.8M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  setupAnalysis
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 1843 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1843
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 691 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 691
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 691 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.204640e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 2640.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Edge Data Id : 8998 / 4294967295
Data Id : 6078 / 4294967295
*** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
Iteration  5: Total net bbox = 1.144e+04 (6.75e+03 4.69e+03)
              Est.  stn bbox = 1.378e+04 (8.18e+03 5.59e+03)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 3078.7M
Iteration  6: Total net bbox = 1.111e+04 (5.73e+03 5.38e+03)
              Est.  stn bbox = 1.341e+04 (6.97e+03 6.44e+03)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 3076.7M
Iteration  7: Total net bbox = 1.173e+04 (5.86e+03 5.87e+03)
              Est.  stn bbox = 1.412e+04 (7.11e+03 7.01e+03)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 3076.7M
Iteration  8: Total net bbox = 1.328e+04 (6.64e+03 6.64e+03)
              Est.  stn bbox = 1.572e+04 (7.93e+03 7.79e+03)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 3076.7M
Iteration  9: Total net bbox = 1.352e+04 (6.94e+03 6.58e+03)
              Est.  stn bbox = 1.595e+04 (8.23e+03 7.72e+03)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 3108.7M
Move report: Timing Driven Placement moves 685 insts, mean move: 50.22 um, max move: 122.79 um 
	Max move on inst (U375): (190.20, 151.00) --> (103.70, 114.71)

Finished Incremental Placement (cpu=0:00:05.4, real=0:00:04.0, mem=2916.7M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:03 mem=2916.7M) ***
Total net bbox length = 1.409e+04 (7.327e+03 6.765e+03) (ext = 1.858e+03)
Move report: Detail placement moves 685 insts, mean move: 0.52 um, max move: 8.62 um 
	Max move on inst (U686): (59.03, 53.61) --> (50.60, 53.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2916.7MB
Summary Report:
Instances move: 685 (out of 685 movable)
Instances flipped: 0
Mean displacement: 0.52 um
Max displacement: 8.62 um (Instance: U686) (59.027, 53.607) -> (50.6, 53.8)
	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: AND2X2TR
Total net bbox length = 1.346e+04 (6.737e+03 6.726e+03) (ext = 1.820e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2916.7MB
*** Finished refinePlace (0:01:03 mem=2916.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 1843 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1843
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 691 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 691
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 691 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.499040e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 2916.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  2233 
[NR-eGR]  M2  (2V)          7727  3315 
[NR-eGR]  M3  (3H)          7909    62 
[NR-eGR]  M4  (4V)           365     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        16001  5610 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13462um
[NR-eGR] Total length: 16001um, number of vias: 5610
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1006um, number of vias: 258
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.03 seconds, mem = 2916.7M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:06.0, real=0:00:05.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2660.7M)
Extraction called for design 'Main_controller' of instances=685 and nets=694 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Main_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2660.660M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1837.1M, totSessionCpu=0:01:04 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (6 T). (MEM=2682.29)
Total number of fetched objects 691
End delay calculation. (MEM=2932.44 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2932.44 CPU=0:00:00.2 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.7/0:00:05.9 (1.1), totSession cpu/real = 0:01:04.3/0:02:33.7 (0.4), mem = 2932.4M
*** Timing Is met
*** Check timing (0:00:00.0)
Activate preCTS path group based MLT
Deactivate preCTS path group based MLT
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:04.4/0:02:34.0 (0.4), mem = 3124.3M
Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 20.17
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   20.17%|        -|   0.050|   0.000|   0:00:00.0| 3124.3M|
|   20.17%|        0|   0.050|   0.000|   0:00:00.0| 3124.3M|
|   20.17%|        0|   0.050|   0.000|   0:00:00.0| 3124.3M|
|   19.63%|       70|   0.050|   0.000|   0:00:00.0| 3173.4M|
|   19.55%|        9|   0.050|   0.000|   0:00:00.0| 3173.4M|
|   19.55%|        0|   0.050|   0.000|   0:00:01.0| 3173.4M|
|   19.55%|        0|   0.050|   0.000|   0:00:00.0| 3173.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 19.55

Number of times islegalLocAvaiable called = 146 skipped = 0, called in commitmove = 79, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
*** Starting refinePlace (0:01:06 mem=3173.4M) ***
Total net bbox length = 1.348e+04 (6.750e+03 6.730e+03) (ext = 1.820e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3173.4MB
Summary Report:
Instances move: 0 (out of 685 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.348e+04 (6.750e+03 6.730e+03) (ext = 1.820e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3173.4MB
*** Finished refinePlace (0:01:06 mem=3173.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3173.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3173.4M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.7 (0.9), totSession cpu/real = 0:01:06.0/0:02:35.7 (0.4), mem = 3173.4M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2741.14M, totSessionCpu=0:01:06).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:06.0/0:02:35.8 (0.4), mem = 2741.1M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 19.55%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 19.55%| 0:00:00.0|  3034.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=3034.5M) ***

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.5 (0.8), totSession cpu/real = 0:01:06.4/0:02:36.3 (0.4), mem = 2741.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:06 mem=2743.2M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2743.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2743.2MB
Summary Report:
Instances move: 0 (out of 685 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2743.2MB
*** Finished refinePlace (0:01:06 mem=2743.2M) ***
Register exp ratio and priority group on 0 nets on 691 nets : 

Active setup views:
 setupAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'Main_controller' of instances=685 and nets=694 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Main_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2666.199M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (6 T). (MEM=2711.2)
Total number of fetched objects 691
End delay calculation. (MEM=2959.83 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2959.83 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:07 mem=2959.8M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 1843 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1843
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 691 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 691
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 691 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.500480e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.12 sec, Curr Mem: 2991.83 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_placed
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1940.5M, totSessionCpu=0:01:08 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.546%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:24, mem = 1940.5M, totSessionCpu=0:01:08 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:29, real = 0:00:35, mem = 2702.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPPSP-1003         20  Found use of '%s'. This will continue to...
*** Message Summary: 23 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:29.2/0:00:34.6 (0.8), totSession cpu/real = 0:01:08.0/0:02:41.5 (0.4), mem = 2702.8M
<CMD> setDrawView place
<CMD> checkPlace /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/placement_check.txt
Begin checking placement ... (start mem=2702.8M, init mem=2702.8M)
*info: Placed = 685           
*info: Unplaced = 0           
Placement Density:19.55%(7315/37426)
Placement Density (including fixed std cells):19.55%(7315/37426)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2702.8M)
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> saveDesign db/Main_controller_placed_prects.enc
#% Begin save design ... (date=04/02 18:38:20, mem=1894.4M)
% Begin Save ccopt configuration ... (date=04/02 18:38:20, mem=1894.4M)
% End Save ccopt configuration ... (date=04/02 18:38:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1894.5M, current mem=1894.5M)
% Begin Save netlist data ... (date=04/02 18:38:20, mem=1894.5M)
Writing Binary DB to db/Main_controller_placed_prects.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=04/02 18:38:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1895.8M, current mem=1895.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=04/02 18:38:20, mem=1895.9M)
Saving AAE Data ...
Saving congestion map file db/Main_controller_placed_prects.enc.dat.tmp/Main_controller.route.congmap.gz ...
% End Save AAE data ... (date=04/02 18:38:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1895.9M, current mem=1895.9M)
Saving preference file db/Main_controller_placed_prects.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 94 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=04/02 18:38:22, mem=1896.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2701.3M) ***
% End Save routing data ... (date=04/02 18:38:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1896.1M, current mem=1896.1M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
Saving PG file db/Main_controller_placed_prects.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:38:22 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2715.3M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/Main_controller_placed_prects.enc.dat.tmp/Main_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2715.3M) ***
Saving rc congestion map db/Main_controller_placed_prects.enc.dat.tmp/Main_controller.congmap.gz ...
Saving preRoute extracted patterns in file 'db/Main_controller_placed_prects.enc.dat.tmp/Main_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/Main_controller_placed_prects.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=04/02 18:38:24, mem=1896.3M)
% End Save power constraints data ... (date=04/02 18:38:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1896.3M, current mem=1896.3M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design Main_controller_placed_prects.enc.dat.tmp
#% End save design ... (date=04/02 18:38:25, total cpu=0:00:01.0, real=0:00:05.0, peak res=1896.9M, current mem=1896.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
**WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
<CMD> setAnalysisMode -cppr both -analysisType onChipVariation
<CMD> setExtractRCMode -engine preRoute -effortLevel medium
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'Main_controller' of instances=685 and nets=694 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Main_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2566.613M)
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
<CMD> set_ccopt_property target_max_trans -net_type top 0.1
<CMD> set_ccopt_property target_max_trans -net_type trunk 0.1
<CMD> set_ccopt_property target_skew 0.1
<CMD> set_ccopt_property use_inverters true
<CMD> set_ccopt_property target_max_trans 0.1
<CMD> set_ccopt_property target_skew 0.1
<CMD> set_ccopt_property target_insertion_delay 0.1
<CMD_INTERNAL> set_ccopt_effort -high
**WARN: (IMPCCOPT-2315):	The command 'set_ccopt_effort' will be obsolete and no longer supported. 'set_ccopt_effort -high' is mapped to 'setOptMode -usefulSkewCCOpt extreme'.
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): typConstraintMode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 93 sinks and 0 clock gates.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -early -clock_tree clk 0.100
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -late -clock_tree clk 0.100
<CMD> set_ccopt_property source_driver -clock_tree clk {INVX2TR/A INVX2TR/Y}
<CMD> set_ccopt_property clock_period -pin clk 1.5
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name clk/typConstraintMode -sources clk -auto_sinks
The skew group clk/typConstraintMode was created. It contains 93 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/typConstraintMode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/typConstraintMode clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/typConstraintMode typConstraintMode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/typConstraintMode {worstDelay bestDelay}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_cts
#% Begin ccopt_design (date=04/02 18:38:26, mem=1793.9M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:01:09.5/0:02:47.5 (0.4), mem = 2567.1M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          22.7
setNanoRouteMode -routeBottomRoutingLayer      2
setNanoRouteMode -routeTopRoutingLayer         4
setDesignMode -process                         130
setExtractRCMode -coupling_c_th                0.4
setExtractRCMode -effortLevel                  medium
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { holdAnalysis }
setOptMode -activeSetupViews                   { setupAnalysis }
setOptMode -addInst                            true
setOptMode -addInstancePrefix                  PLACED
setOptMode -allEndPoints                       true
setOptMode -autoSetupViews                     { setupAnalysis}
setOptMode -autoTDGRSetupViews                 { setupAnalysis}
setOptMode -drcMargin                          0.1
setOptMode -effort                             high
setOptMode -fixDrc                             true
setOptMode -fixFanoutLoad                      true
setOptMode -holdTargetSlack                    0.05
setOptMode -maxLength                          1000
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -restruct                           false
setOptMode -setupTargetSlack                   0.05
setOptMode -usefulSkew                         false
setOptMode -usefulSkewCTS                      true
setPlaceMode -place_global_max_density         0.8
setPlaceMode -place_global_uniform_density     true
setPlaceMode -timingDriven                     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort none.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2567.1M, init mem=2567.1M)
*info: Placed = 685           
*info: Unplaced = 0           
Placement Density:19.55%(7315/37426)
Placement Density (including fixed std cells):19.55%(7315/37426)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2567.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 93 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 93 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2567.14 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 1843 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1843
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 691 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 691
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 691 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.500480e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  2233 
[NR-eGR]  M2  (2V)          7753  3331 
[NR-eGR]  M3  (3H)          7914    52 
[NR-eGR]  M4  (4V)           365     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        16032  5616 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13480um
[NR-eGR] Total length: 16032um, number of vias: 5616
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1006um, number of vias: 257
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.20 sec, Curr Mem: 2567.14 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.3)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.2)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    use_inverters is set for at least one object
  Private non-default CCOpt properties:
    cluster_when_starting_skewing: 1 (default: false)
    mini_not_full_band_size_factor: 0 (default: 100)
    r2r_iterations: 5 (default: 1)
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
AAE DB initialization (MEM=2576.68 CPU=0:00:00.0 REAL=0:00:00.0) 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    source_driver: INVX2TR/A INVX2TR/Y (default: )
    use_inverters: true (default: auto)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
  Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
  Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
  Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 37425.600um^2
Top Routing info:
  Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worstDelay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.084ns
  Buffer max distance: 540.378um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for worstDelay:setup.late...
Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group clk/typConstraintMode:
  Sources:                     pin clk
  Total number of sinks:       93
  Delay constrained sinks:     93
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worstDelay:setup.late:
  Skew target:                 0.100ns
  Insertion delay target:      0.100ns
Primary reporting skew groups are:
skew_group clk/typConstraintMode with 93 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.6 real=0:00:02.3)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=100.800um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.800um^2
      hp wire lengths  : top=0.000um, trunk=229.200um, leaf=401.200um, total=630.400um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: CLKINVX20TR: 5 
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:11 mem=2820.2M) ***
Total net bbox length = 1.375e+04 (6.918e+03 6.829e+03) (ext = 1.732e+03)
Move report: Detail placement moves 6 insts, mean move: 3.67 um, max move: 7.20 um 
	Max move on inst (CTS_ccl_a_inv_00003): (84.60, 71.80) --> (84.60, 64.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2823.2MB
Summary Report:
Instances move: 6 (out of 690 movable)
Instances flipped: 0
Mean displacement: 3.67 um
Max displacement: 7.20 um (Instance: CTS_ccl_a_inv_00003) (84.6, 71.8) -> (84.6, 64.6)
	Length: 14 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX20TR
Total net bbox length = 1.376e+04 (6.923e+03 6.837e+03) (ext = 1.736e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2823.2MB
*** Finished refinePlace (0:01:11 mem=2823.2M) ***
    ClockRefiner summary
    All clock instances: Moved 3, flipped 1 and cell swapped 0 (out of a total of 98).
    The largest move was 7.2 um for CTS_ccl_a_inv_00005.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for worstDelay:setup.late...
    Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [7.2,7.2)               2
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
         7.2         (84.600,71.800)      (84.600,64.600)      CTS_ccl_a_inv_00003 (a lib_cell CLKINVX20TR) at (84.600,64.600), in power domain auto-default
         7.2         (227.400,140.200)    (227.400,133.000)    CTS_ccl_a_inv_00005 (a lib_cell CLKINVX20TR) at (227.400,133.000), in power domain auto-default
         0           (84.100,60.230)      (84.100,60.230)      CTS_ccl_a_inv_00001 (a lib_cell CLKINVX20TR) at (81.000,57.400), in power domain auto-default
         0           (87.700,74.630)      (87.700,74.630)      CTS_ccl_a_inv_00002 (a lib_cell CLKINVX20TR) at (84.600,71.800), in power domain auto-default
         0           (87.700,67.430)      (87.700,67.430)      CTS_ccl_a_inv_00003 (a lib_cell CLKINVX20TR) at (84.600,64.600), in power domain auto-default
         0           (229.900,140.970)    (229.900,140.970)    CTS_ccl_a_inv_00004 (a lib_cell CLKINVX20TR) at (227.400,140.200), in power domain auto-default
         0           (229.900,133.770)    (229.900,133.770)    CTS_ccl_a_inv_00005 (a lib_cell CLKINVX20TR) at (227.400,133.000), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.6)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=100.800um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.800um^2
      cell capacitance : b=0.000pF, i=0.141pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.152pF, total=0.187pF
      wire lengths     : top=0.000um, trunk=256.800um, leaf=959.992um, total=1216.792um
      hp wire lengths  : top=0.000um, trunk=243.600um, leaf=401.200um, total=644.800um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=1, worst=[0.065ns]} avg=0.065ns sd=0.000ns sum=0.065ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=4 avg=0.073ns sd=0.061ns min=0.039ns max=0.165ns {3 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: CLKINVX20TR: 5 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/typConstraintMode: insertion delay [min=0.172, max=0.177, avg=0.176, sd=0.001], skew [0.005 vs 0.100], 100% {0.172, 0.177} (wid=0.013 ws=0.005) (gid=0.164 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/typConstraintMode: insertion delay [min=0.172, max=0.177, avg=0.176, sd=0.001], skew [0.005 vs 0.100], 100% {0.172, 0.177} (wid=0.013 ws=0.005) (gid=0.164 gs=0.000)
    Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.3 real=0:00:00.7)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=690, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 6 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
(ccopt eGR): Start to route 6 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 26 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 26
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 696 nets ( ignored 690 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.195200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  2243 
[NR-eGR]  M2  (2V)          7501  3293 
[NR-eGR]  M3  (3H)          8047    94 
[NR-eGR]  M4  (4V)           691     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        16239  5630 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13760um
[NR-eGR] Total length: 16239um, number of vias: 5630
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1213um, number of vias: 271
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0   103 
[NR-eGR]  M2  (2V)           234   120 
[NR-eGR]  M3  (3H)           637    48 
[NR-eGR]  M4  (4V)           342     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         1213   271 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 658um
[NR-eGR] Total length: 1213um, number of vias: 271
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1213um, number of vias: 271
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.27 sec, Curr Mem: 2825.05 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.3)
    Routing using eGR only done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=690, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:11.7/0:02:51.3 (0.4), mem = 2825.1M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 1843 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1843
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 265
[NR-eGR] Read 696 nets ( ignored 6 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 690
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 690 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.402560e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.12 seconds, mem = 2825.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  2243 
[NR-eGR]  M2  (2V)          7444  3287 
[NR-eGR]  M3  (3H)          8067   111 
[NR-eGR]  M4  (4V)           741     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        16252  5641 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13760um
[NR-eGR] Total length: 16252um, number of vias: 5641
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.03 seconds, mem = 2825.1M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
*** IncrReplace #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.3 (0.5), totSession cpu/real = 0:01:11.9/0:02:51.6 (0.4), mem = 2825.1M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.4)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.9)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'Main_controller' of instances=690 and nets=699 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Main_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2825.051M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
    sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=100.800um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.800um^2
    cell capacitance : b=0.000pF, i=0.141pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
    sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.152pF, total=0.187pF
    wire lengths     : top=0.000um, trunk=256.800um, leaf=959.992um, total=1216.792um
    hp wire lengths  : top=0.000um, trunk=243.600um, leaf=401.200um, total=644.800um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.065ns]} avg=0.065ns sd=0.000ns sum=0.065ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=4 avg=0.073ns sd=0.061ns min=0.039ns max=0.165ns {3 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Invs: CLKINVX20TR: 5 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/typConstraintMode: insertion delay [min=0.173, max=0.178, avg=0.177, sd=0.001], skew [0.005 vs 0.100], 100% {0.173, 0.178} (wid=0.013 ws=0.005) (gid=0.165 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/typConstraintMode: insertion delay [min=0.173, max=0.178, avg=0.177, sd=0.001], skew [0.005 vs 0.100], 100% {0.173, 0.178} (wid=0.013 ws=0.005) (gid=0.165 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.4 real=0:00:01.0)
  Stage::Clustering done. (took cpu=0:00:00.7 real=0:00:01.7)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=90.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.720um^2
      cell capacitance : b=0.000pF, i=0.124pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.124pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.152pF, total=0.188pF
      wire lengths     : top=0.000um, trunk=258.400um, leaf=959.992um, total=1218.392um
      hp wire lengths  : top=0.000um, trunk=243.600um, leaf=401.200um, total=644.800um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=4 avg=0.052ns sd=0.021ns min=0.039ns max=0.083ns {3 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: CLKINVX20TR: 4 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/typConstraintMode: insertion delay [min=0.181, max=0.187], skew [0.005 vs 0.100]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/typConstraintMode: insertion delay [min=0.181, max=0.187], skew [0.005 vs 0.100]
    Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=90.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.720um^2
      cell capacitance : b=0.000pF, i=0.124pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.124pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.152pF, total=0.188pF
      wire lengths     : top=0.000um, trunk=258.400um, leaf=959.992um, total=1218.392um
      hp wire lengths  : top=0.000um, trunk=243.600um, leaf=401.200um, total=644.800um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=4 avg=0.052ns sd=0.021ns min=0.039ns max=0.083ns {3 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: CLKINVX20TR: 4 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/typConstraintMode: insertion delay [min=0.181, max=0.187, avg=0.185, sd=0.001], skew [0.005 vs 0.100], 100% {0.181, 0.187} (wid=0.013 ws=0.005) (gid=0.174 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/typConstraintMode: insertion delay [min=0.181, max=0.187, avg=0.185, sd=0.001], skew [0.005 vs 0.100], 100% {0.181, 0.187} (wid=0.013 ws=0.005) (gid=0.174 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=90.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.720um^2
      cell capacitance : b=0.000pF, i=0.124pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.124pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.152pF, total=0.188pF
      wire lengths     : top=0.000um, trunk=258.400um, leaf=959.992um, total=1218.392um
      hp wire lengths  : top=0.000um, trunk=243.600um, leaf=401.200um, total=644.800um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=4 avg=0.052ns sd=0.021ns min=0.039ns max=0.083ns {3 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: CLKINVX20TR: 4 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/typConstraintMode: insertion delay [min=0.181, max=0.187], skew [0.005 vs 0.100]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/typConstraintMode: insertion delay [min=0.181, max=0.187], skew [0.005 vs 0.100]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=90.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.720um^2
      cell capacitance : b=0.000pF, i=0.124pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.124pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.152pF, total=0.188pF
      wire lengths     : top=0.000um, trunk=258.400um, leaf=959.992um, total=1218.392um
      hp wire lengths  : top=0.000um, trunk=243.600um, leaf=401.200um, total=644.800um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=4 avg=0.052ns sd=0.021ns min=0.039ns max=0.083ns {3 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: CLKINVX20TR: 4 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/typConstraintMode: insertion delay [min=0.181, max=0.187], skew [0.005 vs 0.100]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/typConstraintMode: insertion delay [min=0.181, max=0.187], skew [0.005 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=5, icg=0, dcg=0, l=0, total=5
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=90.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=90.720um^2
      cell capacitance : b=0.000pF, i=0.124pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.124pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.152pF, total=0.188pF
      wire lengths     : top=0.000um, trunk=258.400um, leaf=959.992um, total=1218.392um
      hp wire lengths  : top=0.000um, trunk=243.600um, leaf=401.200um, total=644.800um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=4 avg=0.052ns sd=0.021ns min=0.039ns max=0.083ns {3 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: CLKINVX20TR: 4 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/typConstraintMode: insertion delay [min=0.181, max=0.187], skew [0.005 vs 0.100]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/typConstraintMode: insertion delay [min=0.181, max=0.187], skew [0.005 vs 0.100]
    Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.157pF, total=0.175pF
      wire lengths     : top=0.000um, trunk=136.800um, leaf=1011.593um, total=1148.393um
      hp wire lengths  : top=0.000um, trunk=118.400um, leaf=503.800um, total=622.200um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=2 avg=0.091ns sd=0.012ns min=0.083ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.094ns sd=0.007ns min=0.089ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.159], skew [0.012 vs 0.100]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.159], skew [0.012 vs 0.100]
    Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
      wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
      hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154, avg=0.151, sd=0.002], skew [0.010 vs 0.100], 100% {0.144, 0.154} (wid=0.015 ws=0.010) (gid=0.140 gs=0.002)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154, avg=0.151, sd=0.002], skew [0.010 vs 0.100], 100% {0.144, 0.154} (wid=0.015 ws=0.010) (gid=0.140 gs=0.002)
    Legalizer API calls during this step: 150 succeeded with high effort: 150 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.4 real=0:00:00.5)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.5 real=0:00:00.8)
  CCOpt::Phase::Construction done. (took cpu=0:00:01.3 real=0:00:02.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
      wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
      hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154], skew [0.010 vs 0.100]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154], skew [0.010 vs 0.100]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
      wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
      hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154], skew [0.010 vs 0.100]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154], skew [0.010 vs 0.100]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
      wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
      hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154, avg=0.151, sd=0.002], skew [0.010 vs 0.100], 100% {0.144, 0.154} (wid=0.015 ws=0.010) (gid=0.140 gs=0.002)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154, avg=0.151, sd=0.002], skew [0.010 vs 0.100], 100% {0.144, 0.154} (wid=0.015 ws=0.010) (gid=0.140 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.154ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      ---------------------------------------------------------------------
      Skew group               Desired    Slackened    Desired    Slackened
                               Target     Target       Target     Target
                               Max ID     Max ID       Skew       Skew
      ---------------------------------------------------------------------
      clk/typConstraintMode     0.150       0.154         -           -
      ---------------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 5 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
          sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
          cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
          sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
          wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
          hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
          sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
          cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
          sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
          wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
          hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
          sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
          cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
          sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
          wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
          hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
      wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
      hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
    cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
    sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
    wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
    hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154], skew [0.010 vs 0.100]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154], skew [0.010 vs 0.100]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
      wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
      hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154], skew [0.010 vs 0.100]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154], skew [0.010 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
          sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
          cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
          sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
          wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
          hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
      wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
      hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154], skew [0.010 vs 0.100]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154], skew [0.010 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
      wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
      hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154], skew [0.010 vs 0.100]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154], skew [0.010 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
      wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
      hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.093ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154, avg=0.151, sd=0.002], skew [0.010 vs 0.100], 100% {0.144, 0.154} (wid=0.015 ws=0.010) (gid=0.140 gs=0.002)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/typConstraintMode: insertion delay [min=0.144, max=0.154, avg=0.151, sd=0.002], skew [0.010 vs 0.100], 100% {0.144, 0.154} (wid=0.015 ws=0.010) (gid=0.140 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.3)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
    cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
    sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
    wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
    hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.094ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups before polishing:
    skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.154], skew [0.010 vs 0.100]
  Skew group summary before polishing:
    skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.154], skew [0.010 vs 0.100]
  Merging balancing drivers for power...
    Tried: 5 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
      wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
      hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.094ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.154], skew [0.010 vs 0.100]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.154], skew [0.010 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.150pF, total=0.167pF
      wire lengths     : top=0.000um, trunk=126.400um, leaf=955.792um, total=1082.192um
      hp wire lengths  : top=0.000um, trunk=121.200um, leaf=439.000um, total=560.200um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=2 avg=0.088ns sd=0.016ns min=0.077ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.003ns min=0.089ns max=0.094ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.154, avg=0.152, sd=0.002], skew [0.010 vs 0.100], 100% {0.145, 0.154} (wid=0.016 ws=0.010) (gid=0.141 gs=0.002)
    Skew group summary after 'Improving clock skew':
      skew_group clk/typConstraintMode: insertion delay [min=0.145, max=0.154, avg=0.152, sd=0.002], skew [0.010 vs 0.100], 100% {0.145, 0.154} (wid=0.016 ws=0.010) (gid=0.141 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.2)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.019pF, leaf=0.147pF, total=0.166pF
      wire lengths     : top=0.000um, trunk=144.400um, leaf=928.791um, total=1073.191um
      hp wire lengths  : top=0.000um, trunk=139.200um, leaf=418.200um, total=557.400um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=2 avg=0.090ns sd=0.019ns min=0.077ns max=0.103ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.090ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.157, avg=0.154, sd=0.003], skew [0.012 vs 0.100], 100% {0.146, 0.157} (wid=0.017 ws=0.012) (gid=0.144 gs=0.004)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.157, avg=0.154, sd=0.003], skew [0.012 vs 0.100], 100% {0.146, 0.157} (wid=0.017 ws=0.012) (gid=0.144 gs=0.004)
    Legalizer API calls during this step: 115 succeeded with high effort: 115 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.4)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.226pF fall=0.226pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.019pF, leaf=0.147pF, total=0.166pF
      wire lengths     : top=0.000um, trunk=144.400um, leaf=928.791um, total=1073.191um
      hp wire lengths  : top=0.000um, trunk=139.200um, leaf=418.200um, total=557.400um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=2 avg=0.090ns sd=0.019ns min=0.077ns max=0.103ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.090ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.157, avg=0.154, sd=0.003], skew [0.012 vs 0.100], 100% {0.146, 0.157} (wid=0.017 ws=0.012) (gid=0.144 gs=0.004)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/typConstraintMode: insertion delay [min=0.146, max=0.157, avg=0.154, sd=0.003], skew [0.012 vs 0.100], 100% {0.146, 0.157} (wid=0.017 ws=0.012) (gid=0.144 gs=0.004)
    Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.019pF, leaf=0.147pF, total=0.166pF
      wire lengths     : top=0.000um, trunk=144.400um, leaf=928.791um, total=1073.191um
      hp wire lengths  : top=0.000um, trunk=121.600um, leaf=418.200um, total=539.800um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=2 avg=0.094ns sd=0.008ns min=0.088ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.001ns min=0.090ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.159, avg=0.155, sd=0.003], skew [0.012 vs 0.100], 100% {0.147, 0.159} (wid=0.017 ws=0.012) (gid=0.146 gs=0.004)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.159, avg=0.155, sd=0.003], skew [0.012 vs 0.100], 100% {0.147, 0.159} (wid=0.017 ws=0.012) (gid=0.146 gs=0.004)
    Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=2, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=11, accepted=1
        Max accepted move=15.200um, total accepted move=15.200um, average move=15.200um
        Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=2, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=12, accepted=1
        Max accepted move=3.600um, total accepted move=3.600um, average move=3.600um
        Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=2, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=12, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=3, computed=0, moveTooSmall=3, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
        sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
        cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
        sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.147pF, total=0.165pF
        wire lengths     : top=0.000um, trunk=136.800um, leaf=929.392um, total=1066.192um
        hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
        Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.002ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.156, avg=0.154, sd=0.002], skew [0.010 vs 0.100], 100% {0.147, 0.156} (wid=0.015 ws=0.010) (gid=0.145 gs=0.004)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.156, avg=0.154, sd=0.002], skew [0.010 vs 0.100], 100% {0.147, 0.156} (wid=0.015 ws=0.010) (gid=0.145 gs=0.004)
      Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.2)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 5 , Succeeded = 0 , Constraints Broken = 3 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.147pF, total=0.165pF
      wire lengths     : top=0.000um, trunk=136.800um, leaf=929.392um, total=1066.192um
      hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.090ns sd=0.002ns min=0.089ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.156, avg=0.154, sd=0.002], skew [0.010 vs 0.100], 100% {0.147, 0.156} (wid=0.015 ws=0.010) (gid=0.145 gs=0.004)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/typConstraintMode: insertion delay [min=0.147, max=0.156, avg=0.154, sd=0.002], skew [0.010 vs 0.100], 100% {0.147, 0.156} (wid=0.015 ws=0.010) (gid=0.145 gs=0.004)
    Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.2)
  Total capacitance is (rise=0.391pF fall=0.391pF), of which (rise=0.165pF fall=0.165pF) is wire, and (rise=0.226pF fall=0.226pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.5 real=0:00:01.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 3 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:01:13 mem=2833.8M) ***
Total net bbox length = 1.366e+04 (6.874e+03 6.790e+03) (ext = 1.744e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2833.8MB
Summary Report:
Instances move: 0 (out of 688 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.366e+04 (6.874e+03 6.790e+03) (ext = 1.744e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2833.8MB
*** Finished refinePlace (0:01:13 mem=2833.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 96).
  Restoring pStatusCts on 3 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.7 real=0:00:01.6)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         4 (unrouted=4, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=690, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 4 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
(ccopt eGR): Start to route 4 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 26 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 26
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 694 nets ( ignored 690 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  2239 
[NR-eGR]  M2  (2V)          7348  3277 
[NR-eGR]  M3  (3H)          7972   138 
[NR-eGR]  M4  (4V)           780     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        16100  5654 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13664um
[NR-eGR] Total length: 16100um, number of vias: 5654
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1062um, number of vias: 284
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0    99 
[NR-eGR]  M2  (2V)           138   110 
[NR-eGR]  M3  (3H)           542    75 
[NR-eGR]  M4  (4V)           381     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         1062   284 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 562um
[NR-eGR] Total length: 1062um, number of vias: 284
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1062um, number of vias: 284
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.21 sec, Curr Mem: 2833.78 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.4)
      Routing using eGR only done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=690, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'Main_controller' of instances=688 and nets=697 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Main_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2833.777M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for worstDelay:setup.late...
        Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
          sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
          cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
          sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.155pF, total=0.173pF
          wire lengths     : top=0.000um, trunk=136.300um, leaf=925.200um, total=1061.500um
          hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=2 avg=0.092ns sd=0.001ns min=0.091ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.159, avg=0.155, sd=0.002], skew [0.010 vs 0.100], 100% {0.149, 0.159} (wid=0.016 ws=0.010) (gid=0.146 gs=0.003)
        Skew group summary eGRPC initial state:
          skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.159, avg=0.155, sd=0.002], skew [0.010 vs 0.100], 100% {0.149, 0.159} (wid=0.016 ws=0.010) (gid=0.146 gs=0.003)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
            sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
            cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
            sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.155pF, total=0.173pF
            wire lengths     : top=0.000um, trunk=136.300um, leaf=925.200um, total=1061.500um
            hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
            Leaf  : target=0.100ns count=2 avg=0.092ns sd=0.001ns min=0.091ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.159], skew [0.010 vs 0.100]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.159], skew [0.010 vs 0.100]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 4, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
            sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
            cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
            sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.155pF, total=0.173pF
            wire lengths     : top=0.000um, trunk=136.300um, leaf=925.200um, total=1061.500um
            hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
            Leaf  : target=0.100ns count=2 avg=0.092ns sd=0.001ns min=0.091ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.159], skew [0.010 vs 0.100]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.159], skew [0.010 vs 0.100]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
            sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
            cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
            sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.155pF, total=0.173pF
            wire lengths     : top=0.000um, trunk=136.300um, leaf=925.200um, total=1061.500um
            hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
            Leaf  : target=0.100ns count=2 avg=0.092ns sd=0.001ns min=0.091ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.159], skew [0.010 vs 0.100]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.159], skew [0.010 vs 0.100]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
          sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
          cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
          sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.155pF, total=0.173pF
          wire lengths     : top=0.000um, trunk=136.300um, leaf=925.200um, total=1061.500um
          hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=2 avg=0.092ns sd=0.001ns min=0.091ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.159, avg=0.155, sd=0.002], skew [0.010 vs 0.100], 100% {0.149, 0.159} (wid=0.016 ws=0.010) (gid=0.146 gs=0.003)
        Skew group summary before routing clock trees:
          skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.159, avg=0.155, sd=0.002], skew [0.010 vs 0.100], 100% {0.149, 0.159} (wid=0.016 ws=0.010) (gid=0.146 gs=0.003)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 3 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:14 mem=2601.9M) ***
Total net bbox length = 1.366e+04 (6.874e+03 6.790e+03) (ext = 1.744e+03)
Move report: Detail placement moves 1 insts, mean move: 2.00 um, max move: 2.00 um 
	Max move on inst (U562): (133.40, 100.60) --> (131.40, 100.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2601.9MB
Summary Report:
Instances move: 1 (out of 688 movable)
Instances flipped: 0
Mean displacement: 2.00 um
Max displacement: 2.00 um (Instance: U562) (133.4, 100.6) -> (131.4, 100.6)
	Length: 8 sites, height: 1 rows, site name: IBM13SITE, cell type: MXI2X1TR
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.366e+04 (6.870e+03 6.790e+03) (ext = 1.744e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2601.9MB
*** Finished refinePlace (0:01:14 mem=2601.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 96).
  Restoring pStatusCts on 3 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:01.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=690, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 4 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
(ccopt eGR): Start to route 4 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 26 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 26
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 694 nets ( ignored 690 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  2239 
[NR-eGR]  M2  (2V)          7348  3277 
[NR-eGR]  M3  (3H)          7972   138 
[NR-eGR]  M4  (4V)           780     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        16100  5654 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13661um
[NR-eGR] Total length: 16100um, number of vias: 5654
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1062um, number of vias: 284
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0    99 
[NR-eGR]  M2  (2V)           138   110 
[NR-eGR]  M3  (3H)           542    75 
[NR-eGR]  M4  (4V)           381     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         1062   284 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 562um
[NR-eGR] Total length: 1062um, number of vias: 284
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1062um, number of vias: 284
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.28 sec, Curr Mem: 2601.93 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 4 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/02 18:38:34, mem=1822.6M)

globalDetailRoute

#Start globalDetailRoute on Sun Apr  2 18:38:34 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=4)
#num needed restored net=0
#need_extraction net=0 (total=697)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 1062 um.
#Total half perimeter of net bounding box = 572 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 138 um.
#Total wire length on LAYER M3 = 542 um.
#Total wire length on LAYER M4 = 381 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 284
#Up-Via Summary (total 284):
#           
#-----------------------
# M1                 99
# M2                110
# M3                 75
#-----------------------
#                   284 
#
#Start routing data preparation on Sun Apr  2 18:38:34 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 695 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1831.26 (MB), peak = 2033.61 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1833.39 (MB), peak = 2033.61 (MB)
#Data initialization: cpu:00:00:01, real:00:00:01, mem:1.8 GB, peak:2.0 GB --0.88 [6]--
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#      409 ( 2         pin),    124 ( 3         pin),     52 ( 4         pin),
#       32 ( 5         pin),     25 ( 6         pin),     15 ( 7         pin),
#       12 ( 8         pin),      6 ( 9         pin),     16 (10-19      pin),
#        1 (30-39      pin),      2 (40-49      pin),      0 (>=2000     pin).
#Total: 697 nets, 694 non-trivial nets, 4 fully global routed, 4 clocks,
#       4 nets have extra space, 4 nets have layer range, 4 nets have weight,
#       4 nets have avoid detour, 4 nets have priority.
#
#Nets in 1 layer range:
#   (3 M3, ----) :        4 ( 0.6%)
#
#4 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.35 [6]--
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.10 (MB)
#Total memory = 1849.41 (MB)
#Peak memory = 2033.61 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.43 [6]--
#
#Begin assignment summary ...
#
#  Total number of segments             = 164
#  Total number of overlap segments     =   0 (  0.0%)
#  Total number of assigned segments    =  70 ( 42.7%)
#  Total number of shifted segments     =   1 (  0.6%)
#  Average movement of shifted segments =   3.00 tracks
#
#  Total number of overlaps             =   0
#  Total length of overlaps             =   0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 1069 um.
#Total half perimeter of net bounding box = 572 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 162 um.
#Total wire length on LAYER M3 = 539 um.
#Total wire length on LAYER M4 = 368 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 259
#Up-Via Summary (total 259):
#           
#-----------------------
# M1                 99
# M2                101
# M3                 59
#-----------------------
#                   259 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 14.55 (MB)
#Total memory = 1839.78 (MB)
#Peak memory = 2033.61 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 6 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1855.85 (MB), peak = 2033.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 1093 um.
#Total half perimeter of net bounding box = 572 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 82 um.
#Total wire length on LAYER M3 = 588 um.
#Total wire length on LAYER M4 = 424 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 272
#Total number of multi-cut vias = 1 (  0.4%)
#Total number of single cut vias = 271 ( 99.6%)
#Up-Via Summary (total 272):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                98 ( 99.0%)         1 (  1.0%)         99
# M2                94 (100.0%)         0 (  0.0%)         94
# M3                79 (100.0%)         0 (  0.0%)         79
#-----------------------------------------------------------
#                  271 ( 99.6%)         1 (  0.4%)        272 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.04 (MB)
#Total memory = 1855.85 (MB)
#Peak memory = 2033.61 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.07 (MB)
#Total memory = 1855.85 (MB)
#Peak memory = 2033.61 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 41.15 (MB)
#Total memory = 1864.20 (MB)
#Peak memory = 2033.61 (MB)
#Number of warnings = 0
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr  2 18:38:37 2023
#
% End globalDetailRoute (date=04/02 18:38:37, total cpu=0:00:01.8, real=0:00:03.0, peak res=2033.6M, current mem=1851.1M)
        NanoRoute done. (took cpu=0:00:01.8 real=0:00:02.6)
      Clock detailed routing done.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 4 net(s)
Set FIXED placed status on 3 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
**WARN: (EMS-27):	Message (IMPPSP-1003) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2629.11 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 1843 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1843
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 258
[NR-eGR] Read 694 nets ( ignored 4 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 690
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 690 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.401840e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  2239 
[NR-eGR]  M2  (2V)          7291  3262 
[NR-eGR]  M3  (3H)          7993   137 
[NR-eGR]  M4  (4V)           822     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        16106  5638 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13661um
[NR-eGR] Total length: 16106um, number of vias: 5638
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.21 sec, Curr Mem: 2629.11 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.3)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=690, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.2 real=0:00:03.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'Main_controller' of instances=688 and nets=697 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Main_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2629.113M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
    cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
    sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.145pF, total=0.163pF
    wire lengths     : top=0.000um, trunk=136.000um, leaf=956.800um, total=1092.800um
    hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.087ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=2 avg=0.088ns sd=0.001ns min=0.087ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.155, avg=0.153, sd=0.002], skew [0.006 vs 0.100], 100% {0.149, 0.155} (wid=0.011 ws=0.006) (gid=0.144 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.155, avg=0.153, sd=0.002], skew [0.006 vs 0.100], 100% {0.149, 0.155} (wid=0.011 ws=0.006) (gid=0.144 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:02.2 real=0:00:03.6)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
        sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
        cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
        sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.145pF, total=0.163pF
        wire lengths     : top=0.000um, trunk=136.000um, leaf=956.800um, total=1092.800um
        hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.087ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
        Leaf  : target=0.100ns count=2 avg=0.088ns sd=0.001ns min=0.087ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.155], skew [0.006 vs 0.100]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.155], skew [0.006 vs 0.100]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.154ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      ---------------------------------------------------------------------
      Skew group               Desired    Slackened    Desired    Slackened
                               Target     Target       Target     Target
                               Max ID     Max ID       Skew       Skew
      ---------------------------------------------------------------------
      clk/typConstraintMode     0.150       0.154         -           -
      ---------------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
        sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
        cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
        sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.145pF, total=0.163pF
        wire lengths     : top=0.000um, trunk=136.000um, leaf=956.800um, total=1092.800um
        hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.087ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
        Leaf  : target=0.100ns count=2 avg=0.088ns sd=0.001ns min=0.087ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.155], skew [0.006 vs 0.100]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.155], skew [0.006 vs 0.100]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 4, nets tested: 4, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.145pF, total=0.163pF
      wire lengths     : top=0.000um, trunk=136.000um, leaf=956.800um, total=1092.800um
      hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.087ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.088ns sd=0.001ns min=0.087ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.155, avg=0.153, sd=0.002], skew [0.006 vs 0.100], 100% {0.149, 0.155} (wid=0.011 ws=0.006) (gid=0.144 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.155, avg=0.153, sd=0.002], skew [0.006 vs 0.100], 100% {0.149, 0.155} (wid=0.011 ws=0.006) (gid=0.144 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=690, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
    cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
    sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.145pF, total=0.163pF
    wire lengths     : top=0.000um, trunk=136.000um, leaf=956.800um, total=1092.800um
    hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.087ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=2 avg=0.088ns sd=0.001ns min=0.087ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.155, avg=0.153, sd=0.002], skew [0.006 vs 0.100], 100% {0.149, 0.155} (wid=0.011 ws=0.006) (gid=0.144 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.155, avg=0.153, sd=0.002], skew [0.006 vs 0.100], 100% {0.149, 0.155} (wid=0.011 ws=0.006) (gid=0.144 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.3)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                     0       0.000       0.000
  Inverters                   3      50.400       0.068
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                         3      50.400       0.068
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              93
  Enable Latch          0
  Load Capacitance      0
  Antenna Diode         0
  Node Sink             0
  Total                93
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      136.000
  Leaf       956.800
  Total     1092.800
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk       114.000
  Leaf        423.600
  Total       537.600
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.068    0.018    0.086
  Leaf     0.158    0.145    0.303
  Total    0.226    0.163    0.389
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.158     0.002       0.001      0.001    0.004
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       2       0.093       0.008      0.087    0.098    {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}         -
  Leaf        0.100       2       0.088       0.001      0.087    0.089    {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------------
  Name           Type        Inst     Inst Area 
                             Count    (um^2)
  ----------------------------------------------
  CLKINVX20TR    inverter      2        40.320
  CLKINVX8TR     inverter      1        10.080
  ----------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  worstDelay:setup.late    clk/typConstraintMode    0.149     0.155     0.006       0.100         0.006           0.006           0.153        0.002     100% {0.149, 0.155}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  worstDelay:setup.late    clk/typConstraintMode    0.149     0.155     0.006       0.100         0.006           0.006           0.153        0.002     100% {0.149, 0.155}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=2994.87)
Total number of fetched objects 694
Total number of fetched objects 694
End delay calculation. (MEM=3376.24 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3376.24 CPU=0:00:00.4 REAL=0:00:01.0)
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.198947
	 Executing: set_clock_latency -source -early -min -rise -0.198947 [get_pins clk]
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.198947
	 Executing: set_clock_latency -source -late -min -rise -0.198947 [get_pins clk]
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.161073
	 Executing: set_clock_latency -source -early -min -fall -0.161073 [get_pins clk]
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.161073
	 Executing: set_clock_latency -source -late -min -fall -0.161073 [get_pins clk]
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.198947
	 Executing: set_clock_latency -source -early -max -rise -0.198947 [get_pins clk]
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.198947
	 Executing: set_clock_latency -source -late -max -rise -0.198947 [get_pins clk]
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.161073
	 Executing: set_clock_latency -source -early -max -fall -0.161073 [get_pins clk]
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.161073
	 Executing: set_clock_latency -source -late -max -fall -0.161073 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.198947
	 Executing: set_clock_latency -source -early -min -rise -0.198947 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.198947
	 Executing: set_clock_latency -source -late -min -rise -0.198947 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.161073
	 Executing: set_clock_latency -source -early -min -fall -0.161073 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.161073
	 Executing: set_clock_latency -source -late -min -fall -0.161073 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.198947
	 Executing: set_clock_latency -source -early -max -rise -0.198947 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.198947
	 Executing: set_clock_latency -source -late -max -rise -0.198947 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.161073
	 Executing: set_clock_latency -source -early -max -fall -0.161073 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.161073
	 Executing: set_clock_latency -source -late -max -fall -0.161073 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.4 real=0:00:01.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
  sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
  cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
  sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
  wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.145pF, total=0.163pF
  wire lengths     : top=0.000um, trunk=136.000um, leaf=956.800um, total=1092.800um
  hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=2 avg=0.093ns sd=0.008ns min=0.087ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
  Leaf  : target=0.100ns count=2 avg=0.088ns sd=0.001ns min=0.087ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.155, avg=0.153, sd=0.002], skew [0.006 vs 0.100], 100% {0.149, 0.155} (wid=0.011 ws=0.006) (gid=0.144 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/typConstraintMode: insertion delay [min=0.149, max=0.155, avg=0.153, sd=0.002], skew [0.006 vs 0.100], 100% {0.149, 0.155} (wid=0.011 ws=0.006) (gid=0.144 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.4 real=0:00:01.5)
Runtime done. (took cpu=0:00:07.9 real=0:00:13.4)
Runtime Summary
===============
Clock Runtime:  (46%) Core CTS           6.19 (Init 2.09, Construction 1.27, Implementation 1.52, eGRPC 0.30, PostConditioning 0.30, Other 0.72)
Clock Runtime:  (34%) CTS services       4.61 (RefinePlace 0.83, EarlyGlobalClock 0.93, NanoRoute 2.59, ExtractRC 0.27, TimingAnalysis 0.00)
Clock Runtime:  (19%) Other CTS          2.58 (Init 0.38, CongRepair/EGR-DP 0.68, TimingUpdate 1.52, Other 0.00)
Clock Runtime: (100%) Total             13.38

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1855.6M, totSessionCpu=0:01:17 **
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:17.4/0:03:01.1 (0.4), mem = 2731.2M
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1958.5M, totSessionCpu=0:01:19 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.1; extra margin 0.2
Hold Target Slack: user slack 0.05
Setup Target Slack: user slack 0.05; extra slack 0.0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2786.9M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=2887.03)
Total number of fetched objects 694
End delay calculation. (MEM=3092.64 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3092.64 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:20 mem=3172.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.054  |  0.054  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.681%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2045.5M, totSessionCpu=0:01:20 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.7/0:00:03.3 (0.8), totSession cpu/real = 0:01:20.1/0:03:04.4 (0.4), mem = 2963.6M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:20.4/0:03:04.8 (0.4), mem = 2950.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |          4 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.1), totSession cpu/real = 0:01:20.4/0:03:04.9 (0.4), mem = 2982.7M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2982.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2982.7M) ***
*** Starting optimizing excluded clock nets MEM= 2982.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2982.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:20.4/0:03:04.9 (0.4), mem = 2982.7M
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.5 (0.7), totSession cpu/real = 0:01:20.8/0:03:05.4 (0.4), mem = 2978.7M
End: GigaOpt high fanout net optimization
Activate optFanout-based MLT
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:20.8/0:03:05.5 (0.4), mem = 2980.2M
*info: 4 clock nets excluded
*info: 1 no-driver net excluded.
*info: 4 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.050  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-------------+---------+-------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|     End Point     |
+--------+--------+---------+------------+--------+-------------+---------+-------------------+
|   0.050|   0.000|   19.68%|   0:00:00.0| 3313.1M|setupAnalysis|       NA| NA                |
+--------+--------+---------+------------+--------+-------------+---------+-------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3313.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3313.1M) ***
** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.7/0:00:01.8 (0.9), totSession cpu/real = 0:01:22.5/0:03:07.3 (0.4), mem = 3012.3M
End: GigaOpt Global Optimization
Deactivate optFanout-based MLT
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
Activate postCTS OCP-based MLT
Deactivate postCTS OCP-based MLT
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:22.7/0:03:07.8 (0.4), mem = 3305.1M
Usable buffer cells for single buffer setup transform:
CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.054  TNS Slack 0.000 Density 19.68
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   19.68%|        -|   0.054|   0.000|   0:00:01.0| 3309.1M|
|   19.68%|        0|   0.054|   0.000|   0:00:00.0| 3309.1M|
|   19.68%|        0|   0.054|   0.000|   0:00:00.0| 3309.1M|
|   19.67%|        2|   0.054|   0.000|   0:00:00.0| 3450.2M|
|   19.67%|        0|   0.054|   0.000|   0:00:00.0| 3450.2M|
|   19.67%|        0|   0.054|   0.000|   0:00:00.0| 3450.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.054  TNS Slack 0.000 Density 19.67

Number of times islegalLocAvaiable called = 6 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:02.0) **
*** Starting refinePlace (0:01:24 mem=3450.2M) ***
Total net bbox length = 1.366e+04 (6.870e+03 6.790e+03) (ext = 1.744e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3450.2MB
Summary Report:
Instances move: 0 (out of 685 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.366e+04 (6.870e+03 6.790e+03) (ext = 1.744e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3450.2MB
*** Finished refinePlace (0:01:24 mem=3450.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3450.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3378.2M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.7/0:00:02.2 (0.8), totSession cpu/real = 0:01:24.5/0:03:10.0 (0.4), mem = 3378.2M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2949.92M, totSessionCpu=0:01:24).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:01:25 mem=2951.4M) ***
Edge Data Id : 13146 / 4294967295
Data Id : 9286 / 4294967295
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:01.0)***
Timing cost in AAE based: 14061.2507050685962895
Move report: Detail placement moves 210 insts, mean move: 3.11 um, max move: 12.80 um 
	Max move on inst (PLACEDFE_DBTC2_n483): (50.20, 46.60) --> (59.40, 50.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2951.4MB
Summary Report:
Instances move: 210 (out of 685 movable)
Instances flipped: 0
Mean displacement: 3.11 um
Max displacement: 12.80 um (Instance: PLACEDFE_DBTC2_n483) (50.2, 46.6) -> (59.4, 50.2)
	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX4TR
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2951.4MB
*** Finished refinePlace (0:01:25 mem=2951.4M) ***
eGR doReRoute: optGuide
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 1843 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1843
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 258
[NR-eGR] Read 694 nets ( ignored 4 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 690
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 690 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.377720e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  2239 
[NR-eGR]  M2  (2V)          7314  3183 
[NR-eGR]  M3  (3H)          7795   114 
[NR-eGR]  M4  (4V)           708     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        15816  5536 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13476um
[NR-eGR] Total length: 15816um, number of vias: 5536
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.46 sec, Curr Mem: 2847.67 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 'Main_controller' of instances=688 and nets=697 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Main_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2847.668M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:25.5/0:03:11.6 (0.4), mem = 2866.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |          4 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.3), totSession cpu/real = 0:01:25.5/0:03:11.7 (0.4), mem = 2866.7M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=2897.14)
Total number of fetched objects 694
End delay calculation. (MEM=3156.48 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3156.48 CPU=0:00:00.2 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:26.2/0:03:12.5 (0.4), mem = 3244.5M
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 19.67%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 19.67%| 0:00:00.0|  3434.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3434.8M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.5 (0.8), totSession cpu/real = 0:01:26.6/0:03:13.0 (0.4), mem = 3018.0M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
GigaOpt: WNS changes after routing: 0.050 -> 0.049 (bump = 0.001)
GigaOpt: WNS bump threshold: -22.7
Begin: GigaOpt postEco optimization
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:26.6/0:03:13.1 (0.4), mem = 3018.0M
*info: 4 clock nets excluded
*info: 1 no-driver net excluded.
*info: 4 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 19.67
OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.063|0.000|
|reg2reg   |0.049|0.000|
|HEPG      |0.049|0.000|
|All Paths |0.049|0.000|
+----------+-----+-----+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS 0.048ns TNS 0.000ns; HEPG WNS 0.048ns TNS 0.000ns; all paths WNS 0.048ns TNS 0.000ns; Real time 0:00:26.0
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+-------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|     End Point     |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+-------------------+
|   0.049|    0.049|   0.000|    0.000|   19.67%|   0:00:00.0| 3330.4M|setupAnalysis|  reg2reg| clk_r_REG68_S2/D  |
|   0.049|    0.049|   0.000|    0.000|   19.67%|   0:00:00.0| 3486.3M|setupAnalysis|  reg2reg| clk_r_REG68_S2/D  |
|   0.049|    0.049|   0.000|    0.000|   19.67%|   0:00:00.0| 3486.3M|setupAnalysis|  reg2reg| clk_r_REG68_S2/D  |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+-------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3486.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3486.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.063|0.000|
|reg2reg   |0.049|0.000|
|HEPG      |0.049|0.000|
|All Paths |0.049|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.048ns TNS 0.000ns; HEPG WNS 0.048ns TNS 0.000ns; all paths WNS 0.048ns TNS 0.000ns; Real time 0:00:26.0
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.063|0.000|
|reg2reg   |0.049|0.000|
|HEPG      |0.049|0.000|
|All Paths |0.049|0.000|
+----------+-----+-----+


*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3486.3M) ***

*** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.0/0:00:01.3 (0.8), totSession cpu/real = 0:01:27.6/0:03:14.4 (0.5), mem = 3067.5M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.050 -> 0.049 (bump = 0.001)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.050 -> 0.050
GigaOpt: Skipping post-eco TNS optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
VT info 8.01024641873 5
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Register exp ratio and priority group on 0 nets on 694 nets : 

Active setup views:
 setupAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'Main_controller' of instances=688 and nets=697 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Main_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2900.801M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=2937.51)
Total number of fetched objects 694
End delay calculation. (MEM=3196.86 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3196.86 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:28 mem=3276.9M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3196.86 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 1843 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1843
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 258
[NR-eGR] Read 694 nets ( ignored 4 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 690
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 690 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.377720e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.11 sec, Curr Mem: 3228.86 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_cts
**optDesign ... cpu = 0:00:11, real = 0:00:15, mem = 2071.7M, totSessionCpu=0:01:29 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |  0.063  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.669%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:18, mem = 2078.6M, totSessionCpu=0:01:29 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         32  Found use of '%s'. This will continue to...
*** Message Summary: 38 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:19.9/0:00:31.7 (0.6), totSession cpu/real = 0:01:29.3/0:03:19.2 (0.4), mem = 2973.8M
#% End ccopt_design (date=04/02 18:38:57, total cpu=0:00:19.9, real=0:00:32.0, peak res=2118.9M, current mem=2031.4M)
<CMD> report_ccopt_clock_trees -file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/post_ccopt.rpt -histograms -list_special_pins -no_invalidate
Clock tree timing engine global stage delay update for worstDelay:setup.early...
Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.0 real=0:00:00.1)
Clock tree timing engine global stage delay update for worstDelay:setup.late...
Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
Clock tree timing engine global stage delay update for bestDelay:hold.early...
Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for bestDelay:hold.late...
Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> saveDesign db/Main_controller_ccopt.enc
#% Begin save design ... (date=04/02 18:38:58, mem=2030.4M)
% Begin Save ccopt configuration ... (date=04/02 18:38:58, mem=2030.4M)
% End Save ccopt configuration ... (date=04/02 18:38:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2030.7M, current mem=2030.7M)
% Begin Save netlist data ... (date=04/02 18:38:58, mem=2030.8M)
Writing Binary DB to db/Main_controller_ccopt.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=04/02 18:38:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=2032.7M, current mem=2032.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/Main_controller_ccopt.enc.dat.tmp/Main_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=04/02 18:38:58, mem=2032.9M)
Saving AAE Data ...
% End Save AAE data ... (date=04/02 18:38:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=2032.9M, current mem=2032.9M)
Saving preference file db/Main_controller_ccopt.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 94 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=04/02 18:39:00, mem=2032.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2936.6M) ***
% End Save routing data ... (date=04/02 18:39:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2032.9M, current mem=2032.9M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/Main_controller_ccopt.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:39:00 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2950.6M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/Main_controller_ccopt.enc.dat.tmp/Main_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2950.6M) ***
#Saving pin access data to file db/Main_controller_ccopt.enc.dat.tmp/Main_controller.apa ...
#
Saving rc congestion map db/Main_controller_ccopt.enc.dat.tmp/Main_controller.congmap.gz ...
Saving preRoute extracted patterns in file 'db/Main_controller_ccopt.enc.dat.tmp/Main_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/Main_controller_ccopt.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=04/02 18:39:02, mem=2033.1M)
% End Save power constraints data ... (date=04/02 18:39:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2033.1M, current mem=2033.1M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design Main_controller_ccopt.enc.dat.tmp
#% End save design ... (date=04/02 18:39:03, total cpu=0:00:01.0, real=0:00:05.0, peak res=2033.5M, current mem=2033.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -addInst true -addInstancePrefix POSTCTS
<CMD> optDesign -postCTS -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_cts_0
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2033.5M, totSessionCpu=0:01:31 **
*** optDesign #1 [begin] : totSession cpu/real = 0:01:30.6/0:03:25.1 (0.4), mem = 2942.7M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:30.6/0:03:25.1 (0.4), mem = 2942.7M
**INFO: User settings:
setDesignMode -process                      130
setExtractRCMode -coupling_c_th             0.4
setExtractRCMode -effortLevel               medium
setExtractRCMode -engine                    preRoute
setExtractRCMode -relative_c_th             1
setExtractRCMode -total_c_th                0
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -activeSetupViews                { setupAnalysis }
setOptMode -addInst                         true
setOptMode -addInstancePrefix               POSTCTS
setOptMode -allEndPoints                    true
setOptMode -autoSetupViews                  { setupAnalysis}
setOptMode -autoTDGRSetupViews              { setupAnalysis}
setOptMode -drcMargin                       0.1
setOptMode -effort                          high
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   true
setOptMode -holdTargetSlack                 0.05
setOptMode -maxLength                       1000
setOptMode -optimizeFF                      true
setOptMode -preserveAllSequential           false
setOptMode -restruct                        false
setOptMode -setupTargetSlack                0.05
setOptMode -usefulSkew                      false
setOptMode -usefulSkewCTS                   true
setPlaceMode -place_global_max_density      0.8
setPlaceMode -place_global_uniform_density  true
setPlaceMode -timingDriven                  true
setAnalysisMode -analysisType               onChipVariation
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           sdcControl
setAnalysisMode -cppr                       both

Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 2043.8M, totSessionCpu=0:01:32 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.1; extra margin 0.2
Hold Target Slack: user slack 0.05
Setup Target Slack: user slack 0.05; extra slack 0.0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3024.7M)
Compute RC Scale Done ...

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |  0.063  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.669%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 2078.6M, totSessionCpu=0:01:33 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.5/0:00:02.8 (0.9), totSession cpu/real = 0:01:33.1/0:03:27.9 (0.4), mem = 3068.6M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:33.4/0:03:28.5 (0.4), mem = 3052.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |          4 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:01:33.4/0:03:28.5 (0.4), mem = 3084.6M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 3084.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3084.6M) ***
*** Starting optimizing excluded clock nets MEM= 3084.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3084.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:33.4/0:03:28.5 (0.4), mem = 3084.6M
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.5 (0.8), totSession cpu/real = 0:01:33.8/0:03:29.0 (0.4), mem = 3083.7M
End: GigaOpt high fanout net optimization
Activate optFanout-based MLT
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:33.8/0:03:29.0 (0.4), mem = 3085.2M
*info: 4 clock nets excluded
*info: 1 no-driver net excluded.
*info: 4 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.049  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-------------+---------+-------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|     End Point     |
+--------+--------+---------+------------+--------+-------------+---------+-------------------+
|   0.049|   0.000|   19.67%|   0:00:00.0| 3383.1M|setupAnalysis|  reg2reg| clk_r_REG68_S2/D  |
|   0.049|   0.000|   19.67%|   0:00:00.0| 3415.7M|setupAnalysis|  reg2reg| clk_r_REG68_S2/D  |
|   0.049|   0.000|   19.67%|   0:00:00.0| 3415.7M|setupAnalysis|  reg2reg| clk_r_REG68_S2/D  |
|   0.049|   0.000|   19.67%|   0:00:00.0| 3415.7M|setupAnalysis|  reg2reg| clk_r_REG68_S2/D  |
|   0.050|   0.000|   19.67%|   0:00:00.0| 3534.1M|           NA|       NA| NA                |
+--------+--------+---------+------------+--------+-------------+---------+-------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3534.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3534.1M) ***
** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.8/0:00:02.0 (0.9), totSession cpu/real = 0:01:35.7/0:03:31.1 (0.5), mem = 3106.3M
End: GigaOpt Global Optimization
Deactivate optFanout-based MLT
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
Activate postCTS OCP-based MLT
Deactivate postCTS OCP-based MLT
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:35.9/0:03:31.5 (0.5), mem = 3327.1M
Usable buffer cells for single buffer setup transform:
CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.053  TNS Slack 0.000 Density 19.67
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   19.67%|        -|   0.053|   0.000|   0:00:00.0| 3331.1M|
|   19.67%|        0|   0.053|   0.000|   0:00:00.0| 3332.1M|
|   19.67%|        0|   0.053|   0.000|   0:00:00.0| 3332.1M|
|   19.67%|        0|   0.053|   0.000|   0:00:00.0| 3332.1M|
|   19.67%|        0|   0.053|   0.000|   0:00:00.0| 3332.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.053  TNS Slack 0.000 Density 19.67

Number of times islegalLocAvaiable called = 3 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:37 mem=3332.1M) ***
Total net bbox length = 1.348e+04 (6.708e+03 6.767e+03) (ext = 1.744e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3332.1MB
Summary Report:
Instances move: 0 (out of 685 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.348e+04 (6.708e+03 6.767e+03) (ext = 1.744e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3332.1MB
*** Finished refinePlace (0:01:37 mem=3332.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3332.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3332.1M) ***
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.5/0:00:01.8 (0.8), totSession cpu/real = 0:01:37.4/0:03:33.3 (0.5), mem = 3332.1M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3037.82M, totSessionCpu=0:01:37).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:01:37 mem=3039.3M) ***
Edge Data Id : 13146 / 4294967295
Data Id : 9286 / 4294967295
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 12959.6604999232804403
Move report: Detail placement moves 85 insts, mean move: 3.24 um, max move: 10.00 um 
	Max move on inst (U398): (111.00, 21.40) --> (108.20, 14.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3039.3MB
Summary Report:
Instances move: 85 (out of 685 movable)
Instances flipped: 0
Mean displacement: 3.24 um
Max displacement: 10.00 um (Instance: U398) (111, 21.4) -> (108.2, 14.2)
	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TR
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3039.3MB
*** Finished refinePlace (0:01:38 mem=3039.3M) ***
eGR doReRoute: optGuide
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 1843 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1843
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 258
[NR-eGR] Read 694 nets ( ignored 4 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 690
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 690 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.373040e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  2239 
[NR-eGR]  M2  (2V)          7224  3117 
[NR-eGR]  M3  (3H)          7739   124 
[NR-eGR]  M4  (4V)           758     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        15721  5480 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13411um
[NR-eGR] Total length: 15721um, number of vias: 5480
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.48 sec, Curr Mem: 2943.57 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 'Main_controller' of instances=688 and nets=697 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Main_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2943.566M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:38.3/0:03:34.9 (0.5), mem = 2962.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |          4 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:01:38.3/0:03:34.9 (0.5), mem = 2962.6M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=2995.04)
Total number of fetched objects 694
End delay calculation. (MEM=3264.93 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3264.93 CPU=0:00:00.2 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:39.0/0:03:35.7 (0.5), mem = 3352.9M
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 19.67%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 19.67%| 0:00:00.0|  3559.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3559.3M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.6 (0.8), totSession cpu/real = 0:01:39.5/0:03:36.3 (0.5), mem = 3131.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:39 mem=3132.9M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 43.939%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3132.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3132.9MB
Summary Report:
Instances move: 0 (out of 685 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3132.9MB
*** Finished refinePlace (0:01:40 mem=3132.9M) ***
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Register exp ratio and priority group on 0 nets on 694 nets : 

Active setup views:
 setupAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'Main_controller' of instances=688 and nets=697 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Main_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2965.754M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3008.16)
Total number of fetched objects 694
End delay calculation. (MEM=3282.06 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3282.06 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:40 mem=3370.1M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 1843 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1843
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 258
[NR-eGR] Read 694 nets ( ignored 4 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 690
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 690 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.373040e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.12 sec, Curr Mem: 3314.06 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_cts_0
**optDesign ... cpu = 0:00:10, real = 0:00:13, mem = 2105.7M, totSessionCpu=0:01:41 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.056  |  0.056  |  0.066  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.673%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:16, mem = 2108.9M, totSessionCpu=0:01:41 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:10.6/0:00:16.3 (0.7), totSession cpu/real = 0:01:41.2/0:03:41.4 (0.5), mem = 3045.1M
<CMD> optDesign -postCTS -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_cts_0_hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2063.4M, totSessionCpu=0:01:41 **
*** optDesign #2 [begin] : totSession cpu/real = 0:01:41.2/0:03:41.4 (0.5), mem = 3008.1M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:41.2/0:03:41.4 (0.5), mem = 3008.1M
**INFO: User settings:
setDesignMode -process                      130
setExtractRCMode -coupling_c_th             0.4
setExtractRCMode -effortLevel               medium
setExtractRCMode -engine                    preRoute
setExtractRCMode -relative_c_th             1
setExtractRCMode -total_c_th                0
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -activeSetupViews                { setupAnalysis }
setOptMode -addInst                         true
setOptMode -addInstancePrefix               POSTCTS
setOptMode -allEndPoints                    true
setOptMode -autoSetupViews                  { setupAnalysis}
setOptMode -autoTDGRSetupViews              { setupAnalysis}
setOptMode -drcMargin                       0.1
setOptMode -effort                          high
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   true
setOptMode -holdTargetSlack                 0.05
setOptMode -maxLength                       1000
setOptMode -optimizeFF                      true
setOptMode -preserveAllSequential           false
setOptMode -restruct                        false
setOptMode -setupTargetSlack                0.05
setOptMode -usefulSkew                      false
setOptMode -usefulSkewCTS                   true
setPlaceMode -place_global_max_density      0.8
setPlaceMode -place_global_uniform_density  true
setPlaceMode -timingDriven                  true
setAnalysisMode -analysisType               onChipVariation
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           sdcControl
setAnalysisMode -cppr                       both

Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2072.8M, totSessionCpu=0:01:42 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.1
Hold Target Slack: user slack 0.05
Setup Target Slack: user slack 0.05;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3008.1M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.1/0:00:02.5 (0.8), totSession cpu/real = 0:01:43.3/0:03:43.9 (0.5), mem = 3105.5M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:44 mem=3046.5M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:44.3/0:03:44.9 (0.5), mem = 3046.5M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3219.42)
Total number of fetched objects 694
End delay calculation. (MEM=3288.38 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3288.38 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:46 mem=3360.4M)

Active hold views:
 holdAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:01:46 mem=3406.9M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:46 mem=3406.9M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:01:47 mem=3318.9M ***

*Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: setupAnalysis

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.056  |  0.056  |  0.066  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.137  |  0.175  |  0.137  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.673%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2133.3M, totSessionCpu=0:01:48 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:03.8/0:00:04.2 (0.9), totSession cpu/real = 0:01:48.1/0:03:49.1 (0.5), mem = 3124.4M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:48.1/0:03:49.1 (0.5), mem = 3124.4M
*info: Run optDesign holdfix with 6 threads.
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.1 (0.3), totSession cpu/real = 0:01:48.2/0:03:49.2 (0.5), mem = 3256.4M

Active setup views:
 setupAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3257.00 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 1843 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1843
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 258
[NR-eGR] Read 694 nets ( ignored 4 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 690
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 690 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.373040e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.17 sec, Curr Mem: 3258.47 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_cts_0_hold
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 2137.5M, totSessionCpu=0:01:48 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3222.41)
Total number of fetched objects 694
End delay calculation. (MEM=3267.37 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3267.37 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:49 mem=3339.4M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.056  |  0.056  |  0.066  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.137  |  0.175  |  0.137  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.673%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:14, mem = 2150.9M, totSessionCpu=0:01:51 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:10.1/0:00:14.4 (0.7), totSession cpu/real = 0:01:51.3/0:03:55.8 (0.5), mem = 3063.4M
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> report_ccopt_skew_groups > /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/post_cts_skewgroups.rpt
Clock tree timing engine global stage delay update for worstDelay:setup.early...
Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.0 real=0:00:00.1)
Clock tree timing engine global stage delay update for worstDelay:setup.late...
Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for bestDelay:hold.early...
Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.1)
Clock tree timing engine global stage delay update for bestDelay:hold.late...
Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

----------------------------------------------------------------------------
Skew Group               Sources    Constrained Sinks    Unconstrained Sinks
----------------------------------------------------------------------------
clk/typConstraintMode       1              93                     0
----------------------------------------------------------------------------

Skew Group Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner             Skew Group               ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worstDelay:setup.early    clk/typConstraintMode        -        0.149     0.154     0.152        0.002       ignored                  -         0.006              -
worstDelay:setup.late     clk/typConstraintMode    *0.100       0.149     0.155     0.153        0.002       explicit             0.100         0.006    100% {0.149, 0.155}
bestDelay:hold.early      clk/typConstraintMode        -        0.149     0.154     0.152        0.002       ignored                  -         0.006              -
bestDelay:hold.late       clk/typConstraintMode        -        0.149     0.155     0.153        0.002       ignored                  -         0.006              -
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

---------------------------------------------------------------------------------------
Timing Corner             Skew Group               Min ID    PathID    Max ID    PathID
---------------------------------------------------------------------------------------
worstDelay:setup.early    clk/typConstraintMode    0.149       1       0.154       2
-    min clk_r_REG49_S2/CK
-    max clk_r_REG60_S3/CK
worstDelay:setup.late     clk/typConstraintMode    0.149       3       0.155       4
-    min clk_r_REG49_S2/CK
-    max clk_r_REG60_S3/CK
bestDelay:hold.early      clk/typConstraintMode    0.149       5       0.154       6
-    min clk_r_REG49_S2/CK
-    max clk_r_REG60_S3/CK
bestDelay:hold.late       clk/typConstraintMode    0.149       7       0.155       8
-    min clk_r_REG49_S2/CK
-    max clk_r_REG60_S3/CK
---------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.early, min clock_path:
================================================================

PathID    : 1
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG49_S2/CK
Delay     : 0.149

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.087  -      (215.200,138.800)   26.000   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.072   0.072   0.086  0.071  (214.400,138.800)    0.800      2    
CTS_ccl_a_inv_00002/A
-     CLKINVX20TR  fall   0.003   0.075   0.086  -      (142.400,106.000)  104.800   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX20TR  rise   0.072   0.147   0.086  0.150  (142.800,106.400)    0.800     46    
clk_r_REG49_S2/CK
-     DFFHQX1TR    rise   0.002   0.149   0.086  -      (136.800,96.000)    16.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.early, max clock_path:
================================================================

PathID    : 2
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG39_S1/CK
Delay     : 0.154

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.087  -      (215.200,138.800)   26.000   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.072   0.072   0.086  0.071  (214.400,138.800)    0.800      2    
CTS_ccl_a_inv_00002/A
-     CLKINVX20TR  fall   0.003   0.075   0.086  -      (142.400,106.000)  104.800   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX20TR  rise   0.072   0.147   0.086  0.150  (142.800,106.400)    0.800     46    
clk_r_REG39_S1/CK
-     DFFQX2TR     rise   0.007   0.154   0.087  -      (23.600,84.800)    140.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.late, min clock_path:
===============================================================

PathID    : 3
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG49_S2/CK
Delay     : 0.149

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.087  -      (215.200,138.800)   26.000   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.072   0.072   0.086  0.071  (214.400,138.800)    0.800      2    
CTS_ccl_a_inv_00002/A
-     CLKINVX20TR  fall   0.003   0.076   0.086  -      (142.400,106.000)  104.800   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX20TR  rise   0.072   0.147   0.086  0.150  (142.800,106.400)    0.800     46    
clk_r_REG49_S2/CK
-     DFFHQX1TR    rise   0.002   0.149   0.086  -      (136.800,96.000)    16.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.late, max clock_path:
===============================================================

PathID    : 4
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG39_S1/CK
Delay     : 0.155

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.087  -      (215.200,138.800)   26.000   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.072   0.072   0.086  0.071  (214.400,138.800)    0.800      2    
CTS_ccl_a_inv_00002/A
-     CLKINVX20TR  fall   0.003   0.076   0.086  -      (142.400,106.000)  104.800   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX20TR  rise   0.072   0.147   0.086  0.150  (142.800,106.400)    0.800     46    
clk_r_REG39_S1/CK
-     DFFQX2TR     rise   0.007   0.155   0.087  -      (23.600,84.800)    140.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.early, min clock_path:
==============================================================

PathID    : 5
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG49_S2/CK
Delay     : 0.149

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.087  -      (215.200,138.800)   26.000   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.072   0.072   0.086  0.071  (214.400,138.800)    0.800      2    
CTS_ccl_a_inv_00002/A
-     CLKINVX20TR  fall   0.003   0.075   0.086  -      (142.400,106.000)  104.800   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX20TR  rise   0.072   0.147   0.086  0.150  (142.800,106.400)    0.800     46    
clk_r_REG49_S2/CK
-     DFFHQX1TR    rise   0.002   0.149   0.086  -      (136.800,96.000)    16.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.early, max clock_path:
==============================================================

PathID    : 6
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG39_S1/CK
Delay     : 0.154

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.087  -      (215.200,138.800)   26.000   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.072   0.072   0.086  0.071  (214.400,138.800)    0.800      2    
CTS_ccl_a_inv_00002/A
-     CLKINVX20TR  fall   0.003   0.075   0.086  -      (142.400,106.000)  104.800   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX20TR  rise   0.072   0.147   0.086  0.150  (142.800,106.400)    0.800     46    
clk_r_REG39_S1/CK
-     DFFQX2TR     rise   0.007   0.154   0.087  -      (23.600,84.800)    140.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.late, min clock_path:
=============================================================

PathID    : 7
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG49_S2/CK
Delay     : 0.149

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.087  -      (215.200,138.800)   26.000   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.072   0.072   0.086  0.071  (214.400,138.800)    0.800      2    
CTS_ccl_a_inv_00002/A
-     CLKINVX20TR  fall   0.003   0.076   0.086  -      (142.400,106.000)  104.800   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX20TR  rise   0.072   0.147   0.086  0.150  (142.800,106.400)    0.800     46    
clk_r_REG49_S2/CK
-     DFFHQX1TR    rise   0.002   0.149   0.086  -      (136.800,96.000)    16.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.late, max clock_path:
=============================================================

PathID    : 8
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG39_S1/CK
Delay     : 0.155

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.087  -      (215.200,138.800)   26.000   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.072   0.072   0.086  0.071  (214.400,138.800)    0.800      2    
CTS_ccl_a_inv_00002/A
-     CLKINVX20TR  fall   0.003   0.076   0.086  -      (142.400,106.000)  104.800   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX20TR  rise   0.072   0.147   0.086  0.150  (142.800,106.400)    0.800     46    
clk_r_REG39_S1/CK
-     DFFQX2TR     rise   0.007   0.155   0.087  -      (23.600,84.800)    140.800   -       
---------------------------------------------------------------------------------------------------


<CMD> saveDesign db/Main_controller_placed_cts.enc
#% Begin save design ... (date=04/02 18:39:34, mem=2112.3M)
% Begin Save ccopt configuration ... (date=04/02 18:39:34, mem=2112.3M)
% End Save ccopt configuration ... (date=04/02 18:39:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2112.6M, current mem=2112.6M)
% Begin Save netlist data ... (date=04/02 18:39:34, mem=2112.6M)
Writing Binary DB to db/Main_controller_placed_cts.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=04/02 18:39:34, total cpu=0:00:00.0, real=0:00:01.0, peak res=2114.4M, current mem=2114.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/Main_controller_placed_cts.enc.dat.tmp/Main_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=04/02 18:39:35, mem=2114.6M)
Saving AAE Data ...
% End Save AAE data ... (date=04/02 18:39:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=2114.6M, current mem=2114.6M)
Saving preference file db/Main_controller_placed_cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 94 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=04/02 18:39:36, mem=2114.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3034.4M) ***
% End Save routing data ... (date=04/02 18:39:37, total cpu=0:00:00.0, real=0:00:01.0, peak res=2114.8M, current mem=2114.8M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/Main_controller_placed_cts.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:39:37 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3048.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/Main_controller_placed_cts.enc.dat.tmp/Main_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3048.4M) ***
#Saving pin access data to file db/Main_controller_placed_cts.enc.dat.tmp/Main_controller.apa ...
#
Saving rc congestion map db/Main_controller_placed_cts.enc.dat.tmp/Main_controller.congmap.gz ...
Saving preRoute extracted patterns in file 'db/Main_controller_placed_cts.enc.dat.tmp/Main_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/Main_controller_placed_cts.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=04/02 18:39:39, mem=2115.5M)
% End Save power constraints data ... (date=04/02 18:39:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2115.5M, current mem=2115.5M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design Main_controller_placed_cts.enc.dat.tmp
#% End save design ... (date=04/02 18:39:40, total cpu=0:00:01.1, real=0:00:06.0, peak res=2115.9M, current mem=2115.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -routeWithTimingDriven true -routeWithSiDriven true -routeSiEffort max -routeWithSiPostRouteFix true
<CMD> setNanoRouteMode -drouteFixAntenna true -drouteAutoStop false -routeDeleteAntennaReroute true -routeAntennaCellName ANTENNATR -routeInsertAntennaDiode true
<CMD> setNanoRouteMode -droutePostRouteSwapVia false -routeConcurrentMinimizeViaCountEffort medium -routeWithViaInPin true -drouteUseMultiCutViaEffort medium -routeBottomRoutingLayer 2 -routeTopRoutingLayer 4 -drouteOnGridOnly none
#WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=04/02 18:39:40, mem=2115.9M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2115.87 (MB), peak = 2446.68 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteAutoStop                         false
setNanoRouteMode -drouteFixAntenna                       true
setNanoRouteMode -drouteOnGridOnly                       none
setNanoRouteMode -droutePostRouteSwapVia                 false
setNanoRouteMode -drouteUseMultiCutViaEffort             medium
setNanoRouteMode -extractThirdPartyCompatible            false
setNanoRouteMode -grouteExpTdStdDelay                    22.7
setNanoRouteMode -routeAntennaCellName                   ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort  medium
setNanoRouteMode -routeDeleteAntennaReroute              true
setNanoRouteMode -routeInsertAntennaDiode                true
setNanoRouteMode -routeSiEffort                          max
setNanoRouteMode -routeTopRoutingLayer                   4
setNanoRouteMode -routeWithSiDriven                      true
setNanoRouteMode -routeWithSiPostRouteFix                true
setNanoRouteMode -routeWithTimingDriven                  true
setNanoRouteMode -routeWithViaInPin                      true
setDesignMode -process                                   130
setExtractRCMode -coupling_c_th                          0.4
setExtractRCMode -effortLevel                            medium
setExtractRCMode -engine                                 preRoute
setExtractRCMode -relative_c_th                          1
setExtractRCMode -total_c_th                             0
setDelayCalMode -enable_high_fanout                      true
setDelayCalMode -engine                                  aae
setDelayCalMode -ignoreNetLoad                           false
setDelayCalMode -socv_accuracy_mode                      low
setSIMode -separate_delta_delay_on_data                  true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3034.4M, init mem=3034.4M)
*info: Placed = 688            (Fixed = 3)
*info: Unplaced = 0           
Placement Density:19.67%(7363/37426)
Placement Density (including fixed std cells):19.67%(7363/37426)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3034.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (4) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3034.4M) ***
% Begin globalDetailRoute (date=04/02 18:39:40, mem=2115.3M)

globalDetailRoute

#Start globalDetailRoute on Sun Apr  2 18:39:40 2023
#
#Generating timing data, please wait...
#694 total nets, 694 already routed, 694 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2009.08 (MB), peak = 2446.68 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.500 (ns)
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2148.75 (MB), peak = 2446.68 (MB)
#Library Standard Delay: 22.70ps
#Slack threshold: 45.40ps
#*** Analyzed 75 timing critical paths, and collected 55.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2149.92 (MB), peak = 2446.68 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2156.25 (MB), peak = 2446.68 (MB)
#Default setup view is reset to setupAnalysis.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2156.25 (MB), peak = 2446.68 (MB)
#Current view: setupAnalysis 
#Current enabled view: setupAnalysis 
#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2158.73 (MB), peak = 2446.68 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=697)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Start routing data preparation on Sun Apr  2 18:39:43 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 695 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Rebuild pin access data for option change.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2168.21 (MB), peak = 2446.68 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2170.54 (MB), peak = 2446.68 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2170.54 (MB), peak = 2446.68 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of routable nets = 694.
#Total number of nets in the design = 697.
#690 routable nets do not have any wires.
#4 routable nets have routed wires.
#690 nets will be global routed.
#4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 6 threads.
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Apr  2 18:39:44 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 2170.64 (MB)
#Peak memory = 2446.68 (MB)
#
#
#Start global routing on Sun Apr  2 18:39:44 2023
#
#
#Start global routing initialization on Sun Apr  2 18:39:44 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Apr  2 18:39:44 2023
#
#Start routing resource analysis on Sun Apr  2 18:39:44 2023
#
#Routing resource analysis is done on Sun Apr  2 18:39:44 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             V         485         114         660     0.00%
#  M3             H         391          58         660     0.00%
#  M4             V         485         114         660     0.00%
#  --------------------------------------------------------------
#  Total                   1361      16.97%        1980     0.00%
#
#  4 nets (0.57%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Apr  2 18:39:44 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2173.56 (MB), peak = 2446.68 (MB)
#
#
#Global routing initialization is done on Sun Apr  2 18:39:44 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2173.56 (MB), peak = 2446.68 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2174.04 (MB), peak = 2446.68 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2174.04 (MB), peak = 2446.68 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2174.04 (MB), peak = 2446.68 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2174.04 (MB), peak = 2446.68 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of routable nets = 694.
#Total number of nets in the design = 697.
#
#694 routable nets have routed wires.
#4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             690  
#-----------------------------
#        Total             690  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4             690  
#------------------------------------------------
#        Total                  4             690  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 14441 um.
#Total half perimeter of net bounding box = 14833 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5923 um.
#Total wire length on LAYER M3 = 7270 um.
#Total wire length on LAYER M4 = 1248 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 3338
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 3337 (100.0%)
#Up-Via Summary (total 3338):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2043 (100.0%)         1 (  0.0%)       2044
# M2              1151 (100.0%)         0 (  0.0%)       1151
# M3               143 (100.0%)         0 (  0.0%)        143
#-----------------------------------------------------------
#                 3337 (100.0%)         1 (  0.0%)       3338 
#
#Total number of involved regular nets 101
#Maximum src to sink distance  218.9
#Average of max src_to_sink distance  64.0
#Average of ave src_to_sink distance  42.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 2.86 (MB)
#Total memory = 2173.50 (MB)
#Peak memory = 2446.68 (MB)
#
#Finished global routing on Sun Apr  2 18:39:44 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2173.50 (MB), peak = 2446.68 (MB)
#Start Track Assignment.
#Done with 692 horizontal wires in 1 hboxes and 669 vertical wires in 1 hboxes.
#Done with 158 horizontal wires in 1 hboxes and 117 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2          5661.84 	  0.02%  	  0.00% 	  0.00%
# M3          6409.14 	  0.02%  	  0.00% 	  0.00%
# M4           819.40 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       12890.38  	  0.02% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 13901 um.
#Total half perimeter of net bounding box = 14833 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5664 um.
#Total wire length on LAYER M3 = 6994 um.
#Total wire length on LAYER M4 = 1242 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 3338
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 3337 (100.0%)
#Up-Via Summary (total 3338):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2043 (100.0%)         1 (  0.0%)       2044
# M2              1151 (100.0%)         0 (  0.0%)       1151
# M3               143 (100.0%)         0 (  0.0%)        143
#-----------------------------------------------------------
#                 3337 (100.0%)         1 (  0.0%)       3338 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2175.05 (MB), peak = 2446.68 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV_On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 2180.71 (MB), peak = 2446.68 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.07 (MB)
#Total memory = 2185.01 (MB)
#Peak memory = 2446.68 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 144 horizontal wires in 1 hboxes and 157 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 2 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
#Process 0 special clock nets for rc extraction
#Total 694 nets were built. 3 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    41.29 (MB), total memory =  2229.43 (MB), peak memory =  2446.68 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2213.68 (MB), peak = 2446.68 (MB)
#RC Statistics: 2363 Res, 1571 Ground Cap, 12 XCap (Edge to Edge)
#RC V/H edge ratio: 0.47, Avg V/H Edge Length: 2484.00 (1614), Avg L-Edge Length: 12881.54 (356)
#Register nets and terms for rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_lDGA2c.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 3865 nodes, 3171 edges, and 30 xcaps
#3 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_lDGA2c.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3309.457M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_lDGA2c.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell Main_controller has rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_lDGA2c.rcdb.d specified
Cell Main_controller, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:02.0 mem: 3277.457M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:02
#Elapsed time = 00:00:05
#Increased memory = 32.46 (MB)
#Total memory = 2207.52 (MB)
#Peak memory = 2446.68 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: -12.609 -> -8.406, r2r -7.266 -> -4.844, unit 1000.000, clk period 1.500 (ns)
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2258.83 (MB), peak = 2446.68 (MB)
#Library Standard Delay: 22.70ps
#Slack threshold: 0.00ps
#*** Analyzed 295 timing critical paths, and collected 154.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2259.98 (MB), peak = 2446.68 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2261.08 (MB), peak = 2446.68 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = -0.228486 (late)
*** writeDesignTiming (0:00:00.0) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2261.33 (MB), peak = 2446.68 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 119
#Number of critical nets: 225
#	level 1 [-321.9,  -52.8]: 211 nets
#	level 2 [-219.3, -169.0]: 7 nets
#	level 3 [-228.8, -169.0]: 7 nets
#Total number of nets: 694
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#Setup timing driven post global route constraints on 235 nets
#1 critical nets are selected for extra spacing.
#Only one existing metal stack or more than three stacks, skip layer assignment!
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Prefer Extra Space       |         1 |
#+--------------------------+-----------+
#
#----------------------------------------------------
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 13855 um.
#Total half perimeter of net bounding box = 14833 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5619 um.
#Total wire length on LAYER M3 = 6994 um.
#Total wire length on LAYER M4 = 1242 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 3338
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 3337 (100.0%)
#Up-Via Summary (total 3338):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2043 (100.0%)         1 (  0.0%)       2044
# M2              1151 (100.0%)         0 (  0.0%)       1151
# M3               143 (100.0%)         0 (  0.0%)        143
#-----------------------------------------------------------
#                 3337 (100.0%)         1 (  0.0%)       3338 
#
#Total number of involved regular nets 101
#Maximum src to sink distance  214.9
#Average of max src_to_sink distance  63.4
#Average of ave src_to_sink distance  42.5
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 248.0
#Average of max src_to_sink distance for priority net 151.1
#Average of ave src_to_sink distance for priority net 92.2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2262.70 (MB), peak = 2446.68 (MB)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typAnalysis' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Current (total cpu=0:02:02, real=0:04:38, peak res=2446.7M, current mem=2021.3M)
Main_controller
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2032.1M, current mem=2032.1M)
Current (total cpu=0:02:02, real=0:04:38, peak res=2446.7M, current mem=2032.1M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2032.28 (MB), peak = 2446.68 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 119
#Number of critical nets: 225
#	level 1 [-321.9,  -52.8]: 211 nets
#	level 2 [-219.3, -169.0]: 7 nets
#	level 3 [-228.8, -169.0]: 7 nets
#Total number of nets: 694
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 49 horizontal wires in 1 hboxes and 61 vertical wires in 1 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 18 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2          5660.64 	  0.02%  	  0.00% 	  0.00%
# M3          6402.74 	  0.01%  	  0.00% 	  0.00%
# M4           818.20 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       12881.58  	  0.02% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 13897 um.
#Total half perimeter of net bounding box = 14833 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5667 um.
#Total wire length on LAYER M3 = 6988 um.
#Total wire length on LAYER M4 = 1242 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 3338
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 3337 (100.0%)
#Up-Via Summary (total 3338):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2043 (100.0%)         1 (  0.0%)       2044
# M2              1151 (100.0%)         0 (  0.0%)       1151
# M3               143 (100.0%)         0 (  0.0%)        143
#-----------------------------------------------------------
#                 3337 (100.0%)         1 (  0.0%)       3338 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2032.34 (MB), peak = 2446.68 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:12
#Increased memory = -130.76 (MB)
#Total memory = 2032.34 (MB)
#Peak memory = 2446.68 (MB)
#Using multithreading with 6 threads.
#Start reading timing information from file .timing_file_1286393.tif.gz ...
#Read in timing information for 55 ports, 688 instances from timing file .timing_file_1286393.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 80
#
#    By Layer and Type :
#	          Short   CutSpc ViaInPin   Totals
#	M1            0        1       77       78
#	M2            2        0        0        2
#	Totals        2        1       77       80
#239 out of 688 instances (34.7%) need to be verified(marked ipoed), dirty area = 5.0%.
#   number of violations = 79
#
#    By Layer and Type :
#	          Short ViaInPin   Totals
#	M1            0       77       77
#	M2            2        0        2
#	Totals        2       77       79
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2047.52 (MB), peak = 2446.68 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2048.36 (MB), peak = 2446.68 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15413 um.
#Total half perimeter of net bounding box = 14833 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5899 um.
#Total wire length on LAYER M3 = 7570 um.
#Total wire length on LAYER M4 = 1944 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4647
#Total number of multi-cut vias = 2817 ( 60.6%)
#Total number of single cut vias = 1830 ( 39.4%)
#Up-Via Summary (total 4647):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1453 ( 64.7%)       793 ( 35.3%)       2246
# M2               259 ( 12.4%)      1834 ( 87.6%)       2093
# M3               118 ( 38.3%)       190 ( 61.7%)        308
#-----------------------------------------------------------
#                 1830 ( 39.4%)      2817 ( 60.6%)       4647 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 16.02 (MB)
#Total memory = 2048.36 (MB)
#Peak memory = 2446.68 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2046.85 (MB), peak = 2446.68 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15413 um.
#Total half perimeter of net bounding box = 14833 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5898 um.
#Total wire length on LAYER M3 = 7570 um.
#Total wire length on LAYER M4 = 1944 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4651
#Total number of multi-cut vias = 2817 ( 60.6%)
#Total number of single cut vias = 1834 ( 39.4%)
#Up-Via Summary (total 4651):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1453 ( 64.7%)       793 ( 35.3%)       2246
# M2               263 ( 12.5%)      1834 ( 87.5%)       2097
# M3               118 ( 38.3%)       190 ( 61.7%)        308
#-----------------------------------------------------------
#                 1834 ( 39.4%)      2817 ( 60.6%)       4651 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15413 um.
#Total half perimeter of net bounding box = 14833 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5898 um.
#Total wire length on LAYER M3 = 7570 um.
#Total wire length on LAYER M4 = 1944 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4651
#Total number of multi-cut vias = 2817 ( 60.6%)
#Total number of single cut vias = 1834 ( 39.4%)
#Up-Via Summary (total 4651):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1453 ( 64.7%)       793 ( 35.3%)       2246
# M2               263 ( 12.5%)      1834 ( 87.5%)       2097
# M3               118 ( 38.3%)       190 ( 61.7%)        308
#-----------------------------------------------------------
#                 1834 ( 39.4%)      2817 ( 60.6%)       4651 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#82.45% of area are rerouted by ECO routing.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2045.38 (MB), peak = 2446.68 (MB)
#CELL_VIEW Main_controller,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15413 um.
#Total half perimeter of net bounding box = 14833 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5898 um.
#Total wire length on LAYER M3 = 7570 um.
#Total wire length on LAYER M4 = 1944 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4651
#Total number of multi-cut vias = 3006 ( 64.6%)
#Total number of single cut vias = 1645 ( 35.4%)
#Up-Via Summary (total 4651):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1449 ( 64.5%)       797 ( 35.5%)       2246
# M2               168 (  8.0%)      1929 ( 92.0%)       2097
# M3                28 (  9.1%)       280 ( 90.9%)        308
#-----------------------------------------------------------
#                 1645 ( 35.4%)      3006 ( 64.6%)       4651 
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 13.04 (MB)
#Total memory = 2045.38 (MB)
#Peak memory = 2446.68 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:20
#Increased memory = -76.69 (MB)
#Total memory = 2038.64 (MB)
#Peak memory = 2446.68 (MB)
#Number of warnings = 6
#Total number of warnings = 22
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr  2 18:40:00 2023
#
% End globalDetailRoute (date=04/02 18:40:00, total cpu=0:00:14.4, real=0:00:20.0, peak res=2262.7M, current mem=2035.6M)
#Default setup view is reset to setupAnalysis.
#Default setup view is reset to setupAnalysis.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:15, elapsed time = 00:00:21, memory = 2027.23 (MB), peak = 2446.68 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 8 warning(s), 0 error(s)

#% End routeDesign (date=04/02 18:40:01, total cpu=0:00:14.7, real=0:00:21.0, peak res=2262.7M, current mem=2027.2M)
<CMD> saveDesign db/Main_controller_routed.enc
#% Begin save design ... (date=04/02 18:40:01, mem=2026.3M)
% Begin Save ccopt configuration ... (date=04/02 18:40:01, mem=2026.3M)
% End Save ccopt configuration ... (date=04/02 18:40:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=2026.6M, current mem=2026.6M)
% Begin Save netlist data ... (date=04/02 18:40:01, mem=2026.7M)
Writing Binary DB to db/Main_controller_routed.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=04/02 18:40:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2026.7M, current mem=2026.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/Main_controller_routed.enc.dat.tmp/Main_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=04/02 18:40:01, mem=2026.9M)
Saving AAE Data ...
AAE DB initialization (MEM=2979.79 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=04/02 18:40:02, total cpu=0:00:00.0, real=0:00:01.0, peak res=2027.7M, current mem=2027.7M)
Saving preference file db/Main_controller_routed.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=04/02 18:40:03, mem=2029.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2979.3M) ***
% End Save routing data ... (date=04/02 18:40:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2029.9M, current mem=2029.9M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/Main_controller_routed.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:40:03 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2993.3M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/Main_controller_routed.enc.dat.tmp/Main_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2993.3M) ***
#Saving pin access data to file db/Main_controller_routed.enc.dat.tmp/Main_controller.apa ...
#
Saving preRoute extracted patterns in file 'db/Main_controller_routed.enc.dat.tmp/Main_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/Main_controller_routed.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=04/02 18:40:05, mem=2030.0M)
% End Save power constraints data ... (date=04/02 18:40:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2030.0M, current mem=2030.0M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design Main_controller_routed.enc.dat.tmp
#% End save design ... (date=04/02 18:40:06, total cpu=0:00:01.1, real=0:00:05.0, peak res=2030.0M, current mem=2029.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDelayCalMode -engine aae -SIAware true -reportOutBound true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> setOptMode -addInst true -addInstancePrefix POSTROUTE
<CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_0
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2029.5M, totSessionCpu=0:02:08 **
*** optDesign #3 [begin] : totSession cpu/real = 0:02:08.5/0:04:27.9 (0.5), mem = 2952.3M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:08.5/0:04:27.9 (0.5), mem = 2952.3M
**INFO: User settings:
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
setNanoRouteMode -routeDeleteAntennaReroute                     true
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeSiEffort                                 max
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_1286393.tif.gz
setDesignMode -process                                          130
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -reportOutBound                                 true
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { holdAnalysis }
setOptMode -activeSetupViews                                    { setupAnalysis }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSTROUTE
setOptMode -allEndPoints                                        true
setOptMode -autoHoldViews                                       { holdAnalysis}
setOptMode -autoSetupViews                                      { setupAnalysis}
setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
setOptMode -autoViewHoldTargetSlack                             500
setOptMode -drcMargin                                           0.1
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -holdTargetSlack                                     0.05
setOptMode -maxLength                                           1000
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            false
setOptMode -setupTargetSlack                                    0.05
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCTS                                       true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_max_density                          0.8
setPlaceMode -place_global_uniform_density                      true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2104.7M, totSessionCpu=0:02:09 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3001.8M, init mem=3001.8M)
*info: Placed = 688            (Fixed = 3)
*info: Unplaced = 0           
Placement Density:19.67%(7363/37426)
Placement Density (including fixed std cells):19.67%(7363/37426)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3001.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.1; extra margin 0
Setup Target Slack: user slack 0.05
Hold Target Slack: user slack 0.05
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:01.1 (0.7), totSession cpu/real = 0:02:09.2/0:04:29.0 (0.5), mem = 3001.8M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=697)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sun Apr  2 18:40:07 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2104.02 (MB), peak = 2446.68 (MB)
#Start routing data preparation on Sun Apr  2 18:40:07 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 695 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2109.56 (MB), peak = 2446.68 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 2110.68 (MB), peak = 2446.68 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2111.14 (MB), peak = 2446.68 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2111.14 (MB)
#Peak memory = 2446.68 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 2 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
#Process 0 special clock nets for rc extraction
#Total 694 nets were built. 4 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:01 .
#   Increased memory =    36.42 (MB), total memory =  2150.10 (MB), peak memory =  2446.68 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_0wpxKH.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2134.85 (MB), peak = 2446.68 (MB)
#RC Statistics: 3376 Res, 1776 Ground Cap, 356 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 2499.54 (1752), Avg L-Edge Length: 7507.58 (736)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_0wpxKH.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 4070 nodes, 3376 edges, and 736 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2131.01 (MB), peak = 2446.68 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_0wpxKH.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3073.480M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_0wpxKH.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell Main_controller has rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_0wpxKH.rcdb.d specified
Cell Main_controller, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:01.0 mem: 3073.480M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:06
#Increased memory = 21.50 (MB)
#Total memory = 2131.06 (MB)
#Peak memory = 2446.68 (MB)
#
#4 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(21847175)
#Calculate SNet Signature in MT (28136676)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.44/6, scale score = 0.24.
#    Increased memory =     0.00 (MB), total memory =  2118.11 (MB), peak memory =  2446.68 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2118.11 (MB), peak memory =  2446.68 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.75/6, scale score = 0.46.
#    Increased memory =     0.63 (MB), total memory =  2118.11 (MB), peak memory =  2446.68 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2117.48 (MB), peak memory =  2446.68 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.22/6, scale score = 0.37.
#    Increased memory =     0.63 (MB), total memory =  2118.11 (MB), peak memory =  2446.68 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.18/6, scale score = 0.20.
#    Increased memory =    -0.15 (MB), total memory =  2117.48 (MB), peak memory =  2446.68 (MB)
Reading RCDB with compressed RC data.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3040.1 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3040.1)
**WARN: (IMPESI-3106):	Delay calculation extrapolated slew on multiple instances in the design, which could reduce the accuracy. To know the details of actual and bound values, refer to the outbound reports named: ./Main_controller.dc.outbound.slew.{early|late}.<view-name>.txt.
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3444.19 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3444.19 CPU=0:00:00.5 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3468.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3468.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3288.35)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 694. 
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  9.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3554.56 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3554.56 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:02:14 mem=3640.6M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.032  |  0.032  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.673%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:11, mem = 2302.3M, totSessionCpu=0:02:14 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:14.4/0:04:38.8 (0.5), mem = 3366.6M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=0, noStatus=0, routed=690, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 3 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: worstDelay (default: )
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
        use_inverters is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cluster_when_starting_skewing: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        mini_not_full_band_size_factor: 0 (default: 100)
        pro_enable_post_commit_delay_update: 1 (default: false)
        r2r_iterations: 5 (default: 1)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        source_driver: INVX2TR/A INVX2TR/Y (default: )
        use_inverters: true (default: auto)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
      Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
      Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
      Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 37425.600um^2
    Top Routing info:
      Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner worstDelay:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.084ns
      Buffer max distance: 540.378um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for worstDelay:setup.late...
    Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree balancer configuration for skew_group clk/typConstraintMode:
      Sources:                     pin clk
      Total number of sinks:       93
      Delay constrained sinks:     93
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worstDelay:setup.late:
      Skew target:                 0.100ns
      Insertion delay target:      0.100ns
    Primary reporting skew groups are:
    skew_group clk/typConstraintMode with 93 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
    Clock DAG library cell distribution initial state {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.5)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
    cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
    sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.162pF, total=0.178pF
    wire lengths     : top=0.000um, trunk=136.400um, leaf=1004.680um, total=1141.080um
    hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=2 avg=0.091ns sd=0.006ns min=0.087ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/typConstraintMode: insertion delay [min=0.150, max=0.155, avg=0.153, sd=0.001], skew [0.004 vs 0.100], 100% {0.150, 0.155} (wid=0.009 ws=0.004) (gid=0.146 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.154ns.
Type 'man IMPCCOPT-1059' for more detail.
    
    Slackened skew group targets:
    
    ---------------------------------------------------------------------
    Skew group               Desired    Slackened    Desired    Slackened
                             Target     Target       Target     Target
                             Max ID     Max ID       Skew       Skew
    ---------------------------------------------------------------------
    clk/typConstraintMode     0.150       0.154         -           -
    ---------------------------------------------------------------------
    
    
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.162pF, total=0.178pF
      wire lengths     : top=0.000um, trunk=136.400um, leaf=1004.680um, total=1141.080um
      hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.100ns count=2 avg=0.091ns sd=0.006ns min=0.087ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/typConstraintMode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/typConstraintMode: insertion delay [min=0.150, max=0.155], skew [0.004 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
    cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
    sink capacitance : total=0.158pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.162pF, total=0.178pF
    wire lengths     : top=0.000um, trunk=136.400um, leaf=1004.680um, total=1141.080um
    hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=2 avg=0.091ns sd=0.006ns min=0.087ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=2 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO final {count}:
     Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO final:
    skew_group clk/typConstraintMode: insertion delay [min=0.150, max=0.155, avg=0.153, sd=0.001], skew [0.004 vs 0.100], 100% {0.150, 0.155} (wid=0.009 ws=0.004) (gid=0.146 gs=0.000)
PRO done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=0, noStatus=0, routed=690, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Updating delays done.
PRO done. (took cpu=0:00:01.5 real=0:00:01.8)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:01.5/0:00:01.9 (0.8), totSession cpu/real = 0:02:16.0/0:04:40.7 (0.5), mem = 3504.8M
**INFO: Start fixing DRV (Mem = 3413.83M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:16.1/0:04:40.9 (0.5), mem = 3413.8M
Info: 4 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0| 19.67%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0| 19.67%| 0:00:00.0|  3753.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3753.7M) ***

*** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.5/0:00:01.9 (0.8), totSession cpu/real = 0:02:17.5/0:04:42.8 (0.5), mem = 3447.4M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:15, mem = 2345.2M, totSessionCpu=0:02:18 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3447.39M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.03min mem=3447.4M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.032  |  0.032  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.673%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:15, mem = 2345.5M, totSessionCpu=0:02:18 **
*** Timing NOT met, worst failing slack is 0.032
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 4 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:17.7/0:04:43.3 (0.5), mem = 3582.8M
*info: 4 clock nets excluded
*info: 1 no-driver net excluded.
** GigaOpt Optimizer WNS Slack 0.032 TNS Slack 0.000 Density 19.67
OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.051|0.000|
|reg2reg   |0.032|0.000|
|HEPG      |0.032|0.000|
|All Paths |0.032|0.000|
+----------+-----+-----+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+-------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|     End Point     |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+-------------------+
|   0.032|    0.032|   0.000|    0.000|   19.67%|   0:00:00.0| 3782.3M|setupAnalysis|  reg2reg| clk_r_REG23_S2/D  |
|   0.043|    0.043|   0.000|    0.000|   19.72%|   0:00:00.0| 3977.3M|setupAnalysis|  reg2reg| clk_r_REG44_S2/D  |
Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

|   0.046|    0.046|   0.000|    0.000|   19.73%|   0:00:00.0| 3996.5M|setupAnalysis|  reg2reg| clk_r_REG36_S2/D  |
|   0.050|    0.051|   0.000|    0.000|   19.75%|   0:00:00.0| 3996.5M|           NA|       NA| NA                |
|   0.050|    0.051|   0.000|    0.000|   19.75%|   0:00:00.0| 3996.5M|setupAnalysis|       NA| NA                |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+-------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=3996.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=3996.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.051|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.051|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 19.75
Update Timing Windows (Threshold 0.023) ...
Re Calculate Delays on 2 Nets
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.051|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.051|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=3996.5M) ***
*** WnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:02.3/0:00:03.0 (0.8), totSession cpu/real = 0:02:20.0/0:04:46.3 (0.5), mem = 3531.2M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:13, real = 0:00:20, mem = 2376.4M, totSessionCpu=0:02:21 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3484.75M, totSessionCpu=0:02:21).
**optDesign ... cpu = 0:00:13, real = 0:00:20, mem = 2376.5M, totSessionCpu=0:02:21 **

Skipping post route harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:21 mem=3619.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3619.8MB
Summary Report:
Instances move: 0 (out of 685 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3619.8MB
*** Finished refinePlace (0:02:21 mem=3619.8M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Layer Assignment ...
WNS(0.001ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 12 cadidates out of 697.
Total Assign Layers on 0 Nets (cpu 0:00:00.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 20 (2.9%)

Set Prefer Layer Routing Effort ...
Total Net(695) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Layer Assignment ...
WNS(0.001ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 14 cadidates out of 697.
Total Assign Layers on 0 Nets (cpu 0:00:00.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 20 (2.9%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.746%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:20, mem = 2340.0M, totSessionCpu=0:02:21 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:21.4/0:04:48.3 (0.5), mem = 3449.4M

globalDetailRoute

#Start globalDetailRoute on Sun Apr  2 18:40:27 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=697)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of routable nets = 694.
#Total number of nets in the design = 697.
#8 routable nets do not have any wires.
#686 routable nets have routed wires.
#8 nets will be global routed.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 6 threads.
#Start routing data preparation on Sun Apr  2 18:40:27 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 695 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Processed 8/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(6 insts marked dirty, reset pre-exisiting dirty flag on 6 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2347.11 (MB), peak = 2446.68 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2348.87 (MB), peak = 2446.68 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Apr  2 18:40:27 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.66 (MB)
#Total memory = 2348.87 (MB)
#Peak memory = 2446.68 (MB)
#
#
#Start global routing on Sun Apr  2 18:40:27 2023
#
#
#Start global routing initialization on Sun Apr  2 18:40:27 2023
#
#Number of eco nets is 8
#
#Start global routing data preparation on Sun Apr  2 18:40:27 2023
#
#Start routing resource analysis on Sun Apr  2 18:40:27 2023
#
#Routing resource analysis is done on Sun Apr  2 18:40:27 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             V         381         218         660     0.00%
#  M3             H         312         137         660     0.00%
#  M4             V         473         126         660     0.00%
#  --------------------------------------------------------------
#  Total                   1167      29.25%        1980     0.00%
#
#  5 nets (0.72%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Apr  2 18:40:27 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2350.90 (MB), peak = 2446.68 (MB)
#
#
#Global routing initialization is done on Sun Apr  2 18:40:27 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2350.90 (MB), peak = 2446.68 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2351.14 (MB), peak = 2446.68 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of routable nets = 694.
#Total number of nets in the design = 697.
#
#694 routable nets have routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               7  
#------------------------------------------------
#        Total                  1               7  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5             689  
#------------------------------------------------
#        Total                  5             689  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15418 um.
#Total half perimeter of net bounding box = 14838 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5896 um.
#Total wire length on LAYER M3 = 7578 um.
#Total wire length on LAYER M4 = 1944 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4651
#Total number of multi-cut vias = 3003 ( 64.6%)
#Total number of single cut vias = 1648 ( 35.4%)
#Up-Via Summary (total 4651):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1450 ( 64.6%)       796 ( 35.4%)       2246
# M2               170 (  8.1%)      1927 ( 91.9%)       2097
# M3                28 (  9.1%)       280 ( 90.9%)        308
#-----------------------------------------------------------
#                 1648 ( 35.4%)      3003 ( 64.6%)       4651 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 218.8
#Average of max src_to_sink distance for priority net 218.8
#Average of ave src_to_sink distance for priority net 118.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.29 (MB)
#Total memory = 2351.16 (MB)
#Peak memory = 2446.68 (MB)
#
#Finished global routing on Sun Apr  2 18:40:27 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2351.16 (MB), peak = 2446.68 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15418 um.
#Total half perimeter of net bounding box = 14838 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5896 um.
#Total wire length on LAYER M3 = 7578 um.
#Total wire length on LAYER M4 = 1944 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4651
#Total number of multi-cut vias = 3003 ( 64.6%)
#Total number of single cut vias = 1648 ( 35.4%)
#Up-Via Summary (total 4651):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1450 ( 64.6%)       796 ( 35.4%)       2246
# M2               170 (  8.1%)      1927 ( 91.9%)       2097
# M3                28 (  9.1%)       280 ( 90.9%)        308
#-----------------------------------------------------------
#                 1648 ( 35.4%)      3003 ( 64.6%)       4651 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2350.58 (MB), peak = 2446.68 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 7.37 (MB)
#Total memory = 2350.58 (MB)
#Peak memory = 2446.68 (MB)
#Using multithreading with 6 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 20.0% of the total area was rechecked for DRC, and 20.0% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	          Short ViaInPin   Totals
#	M1            1        1        2
#	Totals        1        1        2
#6 out of 688 instances (0.9%) need to be verified(marked ipoed), dirty area = 0.3%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2351.66 (MB), peak = 2446.68 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14838 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5919 um.
#Total wire length on LAYER M3 = 7563 um.
#Total wire length on LAYER M4 = 1926 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4642
#Total number of multi-cut vias = 2975 ( 64.1%)
#Total number of single cut vias = 1667 ( 35.9%)
#Up-Via Summary (total 4642):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1455 ( 64.8%)       791 ( 35.2%)       2246
# M2               183 (  8.8%)      1905 ( 91.2%)       2088
# M3                29 (  9.4%)       279 ( 90.6%)        308
#-----------------------------------------------------------
#                 1667 ( 35.9%)      2975 ( 64.1%)       4642 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.08 (MB)
#Total memory = 2351.66 (MB)
#Peak memory = 2446.68 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2349.60 (MB), peak = 2446.68 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14838 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5919 um.
#Total wire length on LAYER M3 = 7563 um.
#Total wire length on LAYER M4 = 1926 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4642
#Total number of multi-cut vias = 2975 ( 64.1%)
#Total number of single cut vias = 1667 ( 35.9%)
#Up-Via Summary (total 4642):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1455 ( 64.8%)       791 ( 35.2%)       2246
# M2               183 (  8.8%)      1905 ( 91.2%)       2088
# M3                29 (  9.4%)       279 ( 90.6%)        308
#-----------------------------------------------------------
#                 1667 ( 35.9%)      2975 ( 64.1%)       4642 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14838 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5919 um.
#Total wire length on LAYER M3 = 7563 um.
#Total wire length on LAYER M4 = 1926 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4642
#Total number of multi-cut vias = 2975 ( 64.1%)
#Total number of single cut vias = 1667 ( 35.9%)
#Up-Via Summary (total 4642):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1455 ( 64.8%)       791 ( 35.2%)       2246
# M2               183 (  8.8%)      1905 ( 91.2%)       2088
# M3                29 (  9.4%)       279 ( 90.6%)        308
#-----------------------------------------------------------
#                 1667 ( 35.9%)      2975 ( 64.1%)       4642 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#28.29% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2348.64 (MB), peak = 2446.68 (MB)
#CELL_VIEW Main_controller,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14838 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5919 um.
#Total wire length on LAYER M3 = 7563 um.
#Total wire length on LAYER M4 = 1926 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4642
#Total number of multi-cut vias = 2975 ( 64.1%)
#Total number of single cut vias = 1667 ( 35.9%)
#Up-Via Summary (total 4642):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1455 ( 64.8%)       791 ( 35.2%)       2246
# M2               183 (  8.8%)      1905 ( 91.2%)       2088
# M3                29 (  9.4%)       279 ( 90.6%)        308
#-----------------------------------------------------------
#                 1667 ( 35.9%)      2975 ( 64.1%)       4642 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -1.94 (MB)
#Total memory = 2348.64 (MB)
#Peak memory = 2446.68 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:03
#Increased memory = -201.05 (MB)
#Total memory = 2138.98 (MB)
#Peak memory = 2446.68 (MB)
#Number of warnings = 3
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr  2 18:40:29 2023
#
*** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:00:01.7/0:00:03.0 (0.6), totSession cpu/real = 0:02:23.2/0:04:51.3 (0.5), mem = 3262.5M
**optDesign ... cpu = 0:00:15, real = 0:00:24, mem = 2135.3M, totSessionCpu=0:02:23 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #5 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=697)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sun Apr  2 18:40:30 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2137.66 (MB), peak = 2446.68 (MB)
#Start routing data preparation on Sun Apr  2 18:40:30 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 695 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2143.23 (MB), peak = 2446.68 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 2143.90 (MB), peak = 2446.68 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 2143.64 (MB), peak = 2446.68 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2143.64 (MB)
#Peak memory = 2446.68 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 2 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
#Process 0 special clock nets for rc extraction
#Total 694 nets were built. 4 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:01 .
#   Increased memory =    26.71 (MB), total memory =  2172.91 (MB), peak memory =  2446.68 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_8iBqp8.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2158.44 (MB), peak = 2446.68 (MB)
#RC Statistics: 3376 Res, 1776 Ground Cap, 357 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 2514.93 (1747), Avg L-Edge Length: 7472.43 (737)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_8iBqp8.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 4070 nodes, 3376 edges, and 738 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2155.00 (MB), peak = 2446.68 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_8iBqp8.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3314.270M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_8iBqp8.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell Main_controller has rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_8iBqp8.rcdb.d specified
Cell Main_controller, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:02.0 mem: 3314.270M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:07
#Increased memory = 10.90 (MB)
#Total memory = 2154.12 (MB)
#Peak memory = 2446.68 (MB)
#
#4 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(42690250)
#Calculate SNet Signature in MT (89074179)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.45/6, scale score = 0.24.
#    Increased memory =     0.00 (MB), total memory =  2144.81 (MB), peak memory =  2446.68 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2144.81 (MB), peak memory =  2446.68 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.40/6, scale score = 0.57.
#    Increased memory =     0.00 (MB), total memory =  2144.81 (MB), peak memory =  2446.68 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2144.81 (MB), peak memory =  2446.68 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.35/6, scale score = 0.39.
#    Increased memory =     0.00 (MB), total memory =  2144.81 (MB), peak memory =  2446.68 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.10/6, scale score = 0.02.
#    Increased memory =    -0.18 (MB), total memory =  2144.81 (MB), peak memory =  2446.68 (MB)
**optDesign ... cpu = 0:00:18, real = 0:00:31, mem = 2144.8M, totSessionCpu=0:02:26 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3250.36)
Reading RCDB with compressed RC data.
AAE_INFO: 6 threads acquired from CTE.
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3504.07 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3504.07 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3584.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3584.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3348.22)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 694. 
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  3.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3613.33 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3613.33 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:03.0 totSessionCpu=0:02:28 mem=3699.3M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.050  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.746%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:34, mem = 2355.5M, totSessionCpu=0:02:28 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing NOT met, worst failing slack is 0.049
*** Check timing (0:00:00.0)
VT info 8.01024641873 5
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:20, real = 0:00:34, mem = 2355.6M, totSessionCpu=0:02:28 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3475.48M, totSessionCpu=0:02:28).
**optDesign ... cpu = 0:00:20, real = 0:00:34, mem = 2355.6M, totSessionCpu=0:02:28 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_0
**optDesign ... cpu = 0:00:20, real = 0:00:35, mem = 2353.7M, totSessionCpu=0:02:28 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.050  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.746%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:38, mem = 2357.9M, totSessionCpu=0:02:29 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #3 [finish] : cpu/real = 0:00:20.5/0:00:38.5 (0.5), totSession cpu/real = 0:02:29.0/0:05:06.4 (0.5), mem = 3389.1M
<CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_0_hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2346.6M, totSessionCpu=0:02:29 **
*** optDesign #4 [begin] : totSession cpu/real = 0:02:29.0/0:05:06.4 (0.5), mem = 3383.1M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:02:29.0/0:05:06.4 (0.5), mem = 3383.1M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        100643714
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
setNanoRouteMode -routeDeleteAntennaReroute                     true
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeSiEffort                                 max
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_1286393.tif.gz
setDesignMode -process                                          130
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -reportOutBound                                 true
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { setupAnalysis }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSTROUTE
setOptMode -allEndPoints                                        true
setOptMode -autoSetupViews                                      { setupAnalysis}
setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0.1
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -holdTargetSlack                                     0.05
setOptMode -maxLength                                           1000
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            false
setOptMode -setupTargetSlack                                    0.05
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCTS                                       true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_max_density                          0.8
setPlaceMode -place_global_uniform_density                      true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2355.9M, totSessionCpu=0:02:30 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3389.1M, init mem=3389.1M)
*info: Placed = 688            (Fixed = 3)
*info: Unplaced = 0           
Placement Density:19.75%(7390/37426)
Placement Density (including fixed std cells):19.75%(7390/37426)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3389.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.1; extra margin 0
Setup Target Slack: user slack 0.05
Hold Target Slack: user slack 0.05
*** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.2/0:00:01.6 (0.8), totSession cpu/real = 0:02:30.2/0:05:08.0 (0.5), mem = 3389.1M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #8 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(42690250)
#Calculate SNet Signature in MT (89074179)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.49/6, scale score = 0.25.
#    Increased memory =     0.00 (MB), total memory =  2351.04 (MB), peak memory =  2446.68 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2351.04 (MB), peak memory =  2446.68 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.25/6, scale score = 0.54.
#    Increased memory =     0.00 (MB), total memory =  2351.04 (MB), peak memory =  2446.68 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2351.04 (MB), peak memory =  2446.68 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.23/6, scale score = 0.37.
#    Increased memory =     0.00 (MB), total memory =  2351.04 (MB), peak memory =  2446.68 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.19/6, scale score = 0.20.
#    Increased memory =    -4.85 (MB), total memory =  2351.04 (MB), peak memory =  2446.68 (MB)
The design is extracted. Skipping TQuantus.
**INFO: flowCheckPoint #9 OptimizationHold
GigaOpt Hold Optimizer is used
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:31 mem=3419.7M ***
*** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:02:31.3/0:05:09.3 (0.5), mem = 3419.7M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3499.64)
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3576.49 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3576.49 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3632.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3632.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3392.64)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 694. 
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3626.62 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3626.62 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:02:34 mem=3720.6M)

Active hold views:
 holdAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:02:34 mem=3767.1M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:02:34 mem=3767.1M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:02:35 mem=3797.8M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: setupAnalysis

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.050  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.133  |  0.176  |  0.133  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.746%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2426.8M, totSessionCpu=0:02:38 **
*** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:06.5/0:00:06.7 (1.0), totSession cpu/real = 0:02:37.8/0:05:16.0 (0.5), mem = 3565.2M
*** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:02:37.8/0:05:16.0 (0.5), mem = 3565.2M
*info: Run optDesign holdfix with 6 threads.
Info: 4 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.1/0:00:00.2 (0.5), totSession cpu/real = 0:02:37.9/0:05:16.2 (0.5), mem = 3753.2M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2464.7M, totSessionCpu=0:02:38 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3601.78M, totSessionCpu=0:02:38).
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2464.8M, totSessionCpu=0:02:38 **

**INFO: Skipping refine place as no legal commits were detected
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #10 FinalSummary
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_0_hold
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 2463.8M, totSessionCpu=0:02:38 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3600.71)
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3677.55 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3677.55 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3733.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3733.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3456.71)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 694. 
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3688.67 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3688.67 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:02:41 mem=3774.7M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.050  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.133  |  0.176  |  0.133  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.746%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:18, mem = 2411.1M, totSessionCpu=0:02:43 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #4 [finish] : cpu/real = 0:00:13.8/0:00:18.6 (0.7), totSession cpu/real = 0:02:42.8/0:05:25.0 (0.5), mem = 3470.9M
<CMD> saveDesign db/Main_controller_postroute_0.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/02 18:41:03, mem=2372.6M)
% Begin Save ccopt configuration ... (date=04/02 18:41:03, mem=2372.6M)
% End Save ccopt configuration ... (date=04/02 18:41:03, total cpu=0:00:00.0, real=0:00:01.0, peak res=2372.7M, current mem=2372.7M)
% Begin Save netlist data ... (date=04/02 18:41:04, mem=2372.7M)
Writing Binary DB to db/Main_controller_postroute_0.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=04/02 18:41:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2374.0M, current mem=2374.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/Main_controller_postroute_0.enc.dat.tmp/Main_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=04/02 18:41:04, mem=2374.2M)
Saving AAE Data ...
% End Save AAE data ... (date=04/02 18:41:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2374.2M, current mem=2374.2M)
Saving preference file db/Main_controller_postroute_0.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=04/02 18:41:05, mem=2374.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3440.5M) ***
% End Save routing data ... (date=04/02 18:41:05, total cpu=0:00:00.0, real=0:00:01.0, peak res=2374.6M, current mem=2374.6M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruning View Names to Binary file
Saving PG file db/Main_controller_postroute_0.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:41:06 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3454.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/Main_controller_postroute_0.enc.dat.tmp/Main_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3454.5M) ***
#Saving pin access data to file db/Main_controller_postroute_0.enc.dat.tmp/Main_controller.apa ...
#
Saving preRoute extracted patterns in file 'db/Main_controller_postroute_0.enc.dat.tmp/Main_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/Main_controller_postroute_0.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=04/02 18:41:07, mem=2374.8M)
% End Save power constraints data ... (date=04/02 18:41:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2374.8M, current mem=2374.8M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design Main_controller_postroute_0.enc.dat.tmp
#% End save design ... (date=04/02 18:41:08, total cpu=0:00:01.0, real=0:00:05.0, peak res=2375.2M, current mem=2375.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_1
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2375.2M, totSessionCpu=0:02:44 **
*** optDesign #5 [begin] : totSession cpu/real = 0:02:43.9/0:05:29.7 (0.5), mem = 3456.6M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:02:43.9/0:05:29.7 (0.5), mem = 3456.6M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        100643714
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
setNanoRouteMode -routeDeleteAntennaReroute                     true
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeSiEffort                                 max
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_1286393.tif.gz
setDesignMode -process                                          130
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -reportOutBound                                 true
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { holdAnalysis }
setOptMode -activeSetupViews                                    { setupAnalysis }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSTROUTE
setOptMode -allEndPoints                                        true
setOptMode -autoHoldViews                                       { holdAnalysis}
setOptMode -autoSetupViews                                      { setupAnalysis}
setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
setOptMode -autoViewHoldTargetSlack                             500
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0.1
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -holdTargetSlack                                     0.05
setOptMode -maxLength                                           1000
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            false
setOptMode -setupTargetSlack                                    0.05
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCTS                                       true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_max_density                          0.8
setPlaceMode -place_global_uniform_density                      true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2395.6M, totSessionCpu=0:02:45 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3524.7M, init mem=3556.7M)
*info: Placed = 688            (Fixed = 3)
*info: Unplaced = 0           
Placement Density:19.75%(7390/37426)
Placement Density (including fixed std cells):19.75%(7390/37426)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=3556.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.1; extra margin 0
Setup Target Slack: user slack 0.05
Hold Target Slack: user slack 0.05
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.7/0:00:01.9 (0.9), totSession cpu/real = 0:02:45.5/0:05:31.6 (0.5), mem = 3556.7M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #11 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(42690250)
#Calculate SNet Signature in MT (89074179)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.30/6, scale score = 0.22.
#    Increased memory =     0.00 (MB), total memory =  2394.80 (MB), peak memory =  2716.67 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2394.80 (MB), peak memory =  2716.67 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.35/6, scale score = 0.56.
#    Increased memory =     0.00 (MB), total memory =  2394.80 (MB), peak memory =  2716.67 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2394.80 (MB), peak memory =  2716.67 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.27/6, scale score = 0.38.
#    Increased memory =     0.00 (MB), total memory =  2394.80 (MB), peak memory =  2716.67 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.35/6, scale score = 0.23.
#    Increased memory =    -2.80 (MB), total memory =  2394.80 (MB), peak memory =  2716.67 (MB)
The design is extracted. Skipping TQuantus.
Reading RCDB with compressed RC data.

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.050  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.746%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2393.9M, totSessionCpu=0:02:46 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #12 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #5) : totSession cpu/real = 0:02:46.0/0:05:32.3 (0.5), mem = 3526.6M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=0, noStatus=0, routed=690, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 3 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: worstDelay (default: )
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
        use_inverters is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cluster_when_starting_skewing: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        mini_not_full_band_size_factor: 0 (default: 100)
        pro_enable_post_commit_delay_update: 1 (default: false)
        r2r_iterations: 5 (default: 1)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        source_driver: INVX2TR/A INVX2TR/Y (default: )
        use_inverters: true (default: auto)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
      Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
      Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
      Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 37425.600um^2
    Top Routing info:
      Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner worstDelay:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.084ns
      Buffer max distance: 540.378um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for worstDelay:setup.late...
    Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree balancer configuration for skew_group clk/typConstraintMode:
      Sources:                     pin clk
      Total number of sinks:       93
      Delay constrained sinks:     93
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worstDelay:setup.late:
      Skew target:                 0.100ns
      Insertion delay target:      0.100ns
    Primary reporting skew groups are:
    skew_group clk/typConstraintMode with 93 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
    Clock DAG library cell distribution initial state {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.5)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
    cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
    sink capacitance : total=0.160pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
    wire lengths     : top=0.000um, trunk=136.400um, leaf=1007.880um, total=1144.280um
    hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=2 avg=0.091ns sd=0.006ns min=0.087ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=2 avg=0.092ns sd=0.001ns min=0.091ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/typConstraintMode: insertion delay [min=0.150, max=0.155, avg=0.153, sd=0.001], skew [0.004 vs 0.100], 100% {0.150, 0.155} (wid=0.009 ws=0.004) (gid=0.146 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.154ns.
Type 'man IMPCCOPT-1059' for more detail.
    
    Slackened skew group targets:
    
    ---------------------------------------------------------------------
    Skew group               Desired    Slackened    Desired    Slackened
                             Target     Target       Target     Target
                             Max ID     Max ID       Skew       Skew
    ---------------------------------------------------------------------
    clk/typConstraintMode     0.150       0.154         -           -
    ---------------------------------------------------------------------
    
    
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.160pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
      wire lengths     : top=0.000um, trunk=136.400um, leaf=1007.880um, total=1144.280um
      hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.100ns count=2 avg=0.091ns sd=0.006ns min=0.087ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.092ns sd=0.001ns min=0.091ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/typConstraintMode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/typConstraintMode: insertion delay [min=0.150, max=0.155], skew [0.004 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
    cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
    sink capacitance : total=0.160pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
    wire lengths     : top=0.000um, trunk=136.400um, leaf=1007.880um, total=1144.280um
    hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=2 avg=0.091ns sd=0.006ns min=0.087ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=2 avg=0.092ns sd=0.001ns min=0.091ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO final {count}:
     Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO final:
    skew_group clk/typConstraintMode: insertion delay [min=0.150, max=0.155, avg=0.153, sd=0.001], skew [0.004 vs 0.100], 100% {0.150, 0.155} (wid=0.009 ws=0.004) (gid=0.146 gs=0.000)
PRO done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=0, noStatus=0, routed=690, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Updating delays done.
PRO done. (took cpu=0:00:01.5 real=0:00:01.7)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #5) : cpu/real = 0:00:01.5/0:00:01.7 (0.9), totSession cpu/real = 0:02:47.5/0:05:34.0 (0.5), mem = 3580.8M
**INFO: Start fixing DRV (Mem = 3576.79M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:02:47.6/0:05:34.2 (0.5), mem = 3576.8M
Info: 4 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 19.75%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 19.75%| 0:00:00.0|  3916.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3916.9M) ***

*** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.5/0:00:01.6 (0.9), totSession cpu/real = 0:02:49.1/0:05:35.8 (0.5), mem = 3609.6M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2442.9M, totSessionCpu=0:02:49 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 3609.59M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=3609.6M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.050  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.746%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2442.9M, totSessionCpu=0:02:49 **
*** Timing NOT met, worst failing slack is 0.049
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 4 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:02:49.2/0:05:36.2 (0.5), mem = 3744.0M
*info: 4 clock nets excluded
*info: 1 no-driver net excluded.
** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 19.75
OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.049|0.000|
|reg2reg   |0.050|0.000|
|HEPG      |0.050|0.000|
|All Paths |0.049|0.000|
+----------+-----+-----+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+-------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|     End Point     |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+-------------------+
|   0.049|    0.049|   0.000|    0.000|   19.75%|   0:00:00.0| 3943.5M|setupAnalysis|  default| rdB_addr[3]       |
|   0.050|    0.050|   0.000|    0.000|   19.75%|   0:00:01.0| 4118.4M|           NA|       NA| NA                |
|   0.050|    0.050|   0.000|    0.000|   19.75%|   0:00:00.0| 4118.4M|setupAnalysis|       NA| NA                |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+-------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=4118.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:01.0 mem=4118.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.054|0.000|
|reg2reg   |0.050|0.000|
|HEPG      |0.050|0.000|
|All Paths |0.050|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 19.75
Update Timing Windows (Threshold 0.023) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.054|0.000|
|reg2reg   |0.050|0.000|
|HEPG      |0.050|0.000|
|All Paths |0.050|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=4118.4M) ***
*** WnsOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:02.0/0:00:02.4 (0.8), totSession cpu/real = 0:02:51.2/0:05:38.6 (0.5), mem = 3667.1M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #13 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:08, real = 0:00:10, mem = 2473.9M, totSessionCpu=0:02:52 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3597.62M, totSessionCpu=0:02:52).
**optDesign ... cpu = 0:00:08, real = 0:00:10, mem = 2473.9M, totSessionCpu=0:02:52 **

Skipping post route harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:52 mem=3732.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3732.6MB
Summary Report:
Instances move: 0 (out of 685 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3732.6MB
*** Finished refinePlace (0:02:52 mem=3732.6M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 12 cadidates out of 697.
Total Assign Layers on 0 Nets (cpu 0:00:00.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 20 (2.9%)

Set Prefer Layer Routing Effort ...
Total Net(695) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 14 cadidates out of 697.
Total Assign Layers on 0 Nets (cpu 0:00:00.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 20 (2.9%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:11, mem = 2436.9M, totSessionCpu=0:02:53 **
**INFO: flowCheckPoint #14 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:02:52.8/0:05:41.2 (0.5), mem = 3567.8M

globalDetailRoute

#Start globalDetailRoute on Sun Apr  2 18:41:19 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=697)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of routable nets = 694.
#Total number of nets in the design = 697.
#3 routable nets do not have any wires.
#691 routable nets have routed wires.
#3 nets will be global routed.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 6 threads.
#Start routing data preparation on Sun Apr  2 18:41:20 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 695 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Processed 1/0 dirty instance, 0/21 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2443.82 (MB), peak = 2716.67 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2445.57 (MB), peak = 2716.67 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Apr  2 18:41:20 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.46 (MB)
#Total memory = 2445.57 (MB)
#Peak memory = 2716.67 (MB)
#
#
#Start global routing on Sun Apr  2 18:41:20 2023
#
#
#Start global routing initialization on Sun Apr  2 18:41:20 2023
#
#Number of eco nets is 3
#
#Start global routing data preparation on Sun Apr  2 18:41:20 2023
#
#Start routing resource analysis on Sun Apr  2 18:41:20 2023
#
#Routing resource analysis is done on Sun Apr  2 18:41:20 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             V         378         221         660     0.00%
#  M3             H         310         139         660     0.00%
#  M4             V         469         130         660     0.00%
#  --------------------------------------------------------------
#  Total                   1157      29.82%        1980     0.00%
#
#  5 nets (0.72%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Apr  2 18:41:20 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2447.62 (MB), peak = 2716.67 (MB)
#
#
#Global routing initialization is done on Sun Apr  2 18:41:20 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2447.62 (MB), peak = 2716.67 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2447.85 (MB), peak = 2716.67 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of routable nets = 694.
#Total number of nets in the design = 697.
#
#694 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               3  
#-----------------------------
#        Total               3  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5             689  
#------------------------------------------------
#        Total                  5             689  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14836 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5919 um.
#Total wire length on LAYER M3 = 7563 um.
#Total wire length on LAYER M4 = 1926 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4642
#Total number of multi-cut vias = 2975 ( 64.1%)
#Total number of single cut vias = 1667 ( 35.9%)
#Up-Via Summary (total 4642):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1455 ( 64.8%)       791 ( 35.2%)       2246
# M2               183 (  8.8%)      1905 ( 91.2%)       2088
# M3                29 (  9.4%)       279 ( 90.6%)        308
#-----------------------------------------------------------
#                 1667 ( 35.9%)      2975 ( 64.1%)       4642 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.30 (MB)
#Total memory = 2447.88 (MB)
#Peak memory = 2716.67 (MB)
#
#Finished global routing on Sun Apr  2 18:41:20 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2447.88 (MB), peak = 2716.67 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14836 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5919 um.
#Total wire length on LAYER M3 = 7563 um.
#Total wire length on LAYER M4 = 1926 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4642
#Total number of multi-cut vias = 2975 ( 64.1%)
#Total number of single cut vias = 1667 ( 35.9%)
#Up-Via Summary (total 4642):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1455 ( 64.8%)       791 ( 35.2%)       2246
# M2               183 (  8.8%)      1905 ( 91.2%)       2088
# M3                29 (  9.4%)       279 ( 90.6%)        308
#-----------------------------------------------------------
#                 1667 ( 35.9%)      2975 ( 64.1%)       4642 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2447.27 (MB), peak = 2716.67 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 7.16 (MB)
#Total memory = 2447.27 (MB)
#Peak memory = 2716.67 (MB)
#Using multithreading with 6 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 5.0% required routing.
#   number of violations = 0
#1 out of 688 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2447.74 (MB), peak = 2716.67 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14836 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5922 um.
#Total wire length on LAYER M3 = 7559 um.
#Total wire length on LAYER M4 = 1928 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4639
#Total number of multi-cut vias = 2959 ( 63.8%)
#Total number of single cut vias = 1680 ( 36.2%)
#Up-Via Summary (total 4639):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1459 ( 65.0%)       787 ( 35.0%)       2246
# M2               190 (  9.1%)      1895 ( 90.9%)       2085
# M3                31 ( 10.1%)       277 ( 89.9%)        308
#-----------------------------------------------------------
#                 1680 ( 36.2%)      2959 ( 63.8%)       4639 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.46 (MB)
#Total memory = 2447.74 (MB)
#Peak memory = 2716.67 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2447.46 (MB), peak = 2716.67 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14836 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5922 um.
#Total wire length on LAYER M3 = 7559 um.
#Total wire length on LAYER M4 = 1928 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4639
#Total number of multi-cut vias = 2959 ( 63.8%)
#Total number of single cut vias = 1680 ( 36.2%)
#Up-Via Summary (total 4639):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1459 ( 65.0%)       787 ( 35.0%)       2246
# M2               190 (  9.1%)      1895 ( 90.9%)       2085
# M3                31 ( 10.1%)       277 ( 89.9%)        308
#-----------------------------------------------------------
#                 1680 ( 36.2%)      2959 ( 63.8%)       4639 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14836 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5922 um.
#Total wire length on LAYER M3 = 7559 um.
#Total wire length on LAYER M4 = 1928 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4639
#Total number of multi-cut vias = 2959 ( 63.8%)
#Total number of single cut vias = 1680 ( 36.2%)
#Up-Via Summary (total 4639):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1459 ( 65.0%)       787 ( 35.0%)       2246
# M2               190 (  9.1%)      1895 ( 90.9%)       2085
# M3                31 ( 10.1%)       277 ( 89.9%)        308
#-----------------------------------------------------------
#                 1680 ( 36.2%)      2959 ( 63.8%)       4639 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#7.41% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2446.80 (MB), peak = 2716.67 (MB)
#CELL_VIEW Main_controller,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14836 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5922 um.
#Total wire length on LAYER M3 = 7559 um.
#Total wire length on LAYER M4 = 1928 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4639
#Total number of multi-cut vias = 2959 ( 63.8%)
#Total number of single cut vias = 1680 ( 36.2%)
#Up-Via Summary (total 4639):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1459 ( 65.0%)       787 ( 35.0%)       2246
# M2               190 (  9.1%)      1895 ( 90.9%)       2085
# M3                31 ( 10.1%)       277 ( 89.9%)        308
#-----------------------------------------------------------
#                 1680 ( 36.2%)      2959 ( 63.8%)       4639 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = -0.48 (MB)
#Total memory = 2446.80 (MB)
#Peak memory = 2716.67 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:04
#Increased memory = -199.72 (MB)
#Total memory = 2237.21 (MB)
#Peak memory = 2716.67 (MB)
#Number of warnings = 3
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr  2 18:41:23 2023
#
*** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:01.5/0:00:03.6 (0.4), totSession cpu/real = 0:02:54.3/0:05:44.8 (0.5), mem = 3408.7M
**optDesign ... cpu = 0:00:10, real = 0:00:15, mem = 2233.5M, totSessionCpu=0:02:54 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #15 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=697)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sun Apr  2 18:41:23 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2239.54 (MB), peak = 2716.67 (MB)
#Start routing data preparation on Sun Apr  2 18:41:23 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 695 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2245.20 (MB), peak = 2716.67 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 2246.78 (MB), peak = 2716.67 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2247.32 (MB), peak = 2716.67 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.02 (MB)
#Total memory = 2247.34 (MB)
#Peak memory = 2716.67 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 2 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
#Process 0 special clock nets for rc extraction
#Total 694 nets were built. 4 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    23.70 (MB), total memory =  2273.61 (MB), peak memory =  2716.67 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_4juTvd.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2258.11 (MB), peak = 2716.67 (MB)
#RC Statistics: 3375 Res, 1775 Ground Cap, 355 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 2517.13 (1745), Avg L-Edge Length: 7469.27 (738)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_4juTvd.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 4069 nodes, 3375 edges, and 734 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2255.52 (MB), peak = 2716.67 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_4juTvd.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3460.512M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_4juTvd.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell Main_controller has rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_4juTvd.rcdb.d specified
Cell Main_controller, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:01.0 mem: 3460.512M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:06
#Increased memory = 10.30 (MB)
#Total memory = 2255.51 (MB)
#Peak memory = 2716.67 (MB)
#
#4 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(9939909)
#Calculate SNet Signature in MT (14685805)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.22/6, scale score = 0.20.
#    Increased memory =    -0.02 (MB), total memory =  2241.06 (MB), peak memory =  2716.67 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2241.08 (MB), peak memory =  2716.67 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.62/6, scale score = 0.10.
#    Increased memory =     0.02 (MB), total memory =  2241.08 (MB), peak memory =  2716.67 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2241.06 (MB), peak memory =  2716.67 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.69/6, scale score = 0.11.
#    Increased memory =     0.02 (MB), total memory =  2241.08 (MB), peak memory =  2716.67 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.24/6, scale score = 0.21.
#    Increased memory =    -0.15 (MB), total memory =  2241.06 (MB), peak memory =  2716.67 (MB)
**optDesign ... cpu = 0:00:14, real = 0:00:21, mem = 2241.1M, totSessionCpu=0:02:57 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3438.13)
Reading RCDB with compressed RC data.
AAE_INFO: 6 threads acquired from CTE.
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3712.91 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3712.91 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3792.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3792.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3540.07)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 694. 
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  2.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3793.62 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3793.62 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:02:59 mem=3879.6M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:24, mem = 2453.9M, totSessionCpu=0:02:59 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #16 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:15, real = 0:00:24, mem = 2453.9M, totSessionCpu=0:02:59 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3668.69M, totSessionCpu=0:02:59).
**optDesign ... cpu = 0:00:16, real = 0:00:24, mem = 2453.9M, totSessionCpu=0:02:59 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #17 FinalSummary
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_1
**optDesign ... cpu = 0:00:16, real = 0:00:24, mem = 2451.2M, totSessionCpu=0:03:00 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:28, mem = 2455.2M, totSessionCpu=0:03:00 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #5 [finish] : cpu/real = 0:00:16.5/0:00:28.5 (0.6), totSession cpu/real = 0:03:00.4/0:05:58.1 (0.5), mem = 3585.2M
<CMD> optDesign -postRoute -setup -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_1
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2447.6M, totSessionCpu=0:03:00 **
*** optDesign #6 [begin] : totSession cpu/real = 0:03:00.4/0:05:58.1 (0.5), mem = 3579.2M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:00.4/0:05:58.1 (0.5), mem = 3579.2M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        26255340
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
setNanoRouteMode -routeDeleteAntennaReroute                     true
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeSiEffort                                 max
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_1286393.tif.gz
setDesignMode -process                                          130
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -reportOutBound                                 true
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { setupAnalysis }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSTROUTE
setOptMode -allEndPoints                                        true
setOptMode -autoSetupViews                                      { setupAnalysis}
setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0.1
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -holdTargetSlack                                     0.05
setOptMode -maxLength                                           1000
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            false
setOptMode -setupTargetSlack                                    0.05
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCTS                                       true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_max_density                          0.8
setPlaceMode -place_global_uniform_density                      true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 2457.0M, totSessionCpu=0:03:02 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3635.2M, init mem=3667.2M)
*info: Placed = 688            (Fixed = 3)
*info: Unplaced = 0           
Placement Density:19.75%(7392/37426)
Placement Density (including fixed std cells):19.75%(7392/37426)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3667.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.1; extra margin 0
Setup Target Slack: user slack 0.05
Hold Target Slack: user slack 0.05
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.7/0:00:02.2 (0.8), totSession cpu/real = 0:03:02.1/0:06:00.4 (0.5), mem = 3667.2M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #18 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(9939909)
#Calculate SNet Signature in MT (14685805)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.31/6, scale score = 0.22.
#    Increased memory =     0.00 (MB), total memory =  2448.75 (MB), peak memory =  2716.67 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2448.75 (MB), peak memory =  2716.67 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.06/6, scale score = 0.51.
#    Increased memory =     0.00 (MB), total memory =  2448.75 (MB), peak memory =  2716.67 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2448.75 (MB), peak memory =  2716.67 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.12/6, scale score = 0.35.
#    Increased memory =     0.00 (MB), total memory =  2448.75 (MB), peak memory =  2716.67 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.13/6, scale score = 0.19.
#    Increased memory =    -9.64 (MB), total memory =  2448.75 (MB), peak memory =  2716.67 (MB)
The design is extracted. Skipping TQuantus.
Reading RCDB with compressed RC data.

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 2447.8M, totSessionCpu=0:03:02 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #19 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:02.6/0:06:01.2 (0.5), mem = 3652.1M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=0, noStatus=0, routed=690, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 3 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: worstDelay (default: )
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
        use_inverters is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cluster_when_starting_skewing: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        mini_not_full_band_size_factor: 0 (default: 100)
        pro_enable_post_commit_delay_update: 1 (default: false)
        r2r_iterations: 5 (default: 1)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        source_driver: INVX2TR/A INVX2TR/Y (default: )
        use_inverters: true (default: auto)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
      Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
      Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
      Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 37425.600um^2
    Top Routing info:
      Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner worstDelay:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.084ns
      Buffer max distance: 540.378um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for worstDelay:setup.late...
    Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree balancer configuration for skew_group clk/typConstraintMode:
      Sources:                     pin clk
      Total number of sinks:       93
      Delay constrained sinks:     93
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worstDelay:setup.late:
      Skew target:                 0.100ns
      Insertion delay target:      0.100ns
    Primary reporting skew groups are:
    skew_group clk/typConstraintMode with 93 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
    Clock DAG library cell distribution initial state {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
    cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
    sink capacitance : total=0.160pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
    wire lengths     : top=0.000um, trunk=136.400um, leaf=1007.880um, total=1144.280um
    hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=2 avg=0.091ns sd=0.006ns min=0.087ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=2 avg=0.092ns sd=0.001ns min=0.091ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/typConstraintMode: insertion delay [min=0.150, max=0.155, avg=0.153, sd=0.001], skew [0.004 vs 0.100], 100% {0.150, 0.155} (wid=0.009 ws=0.004) (gid=0.146 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.154ns.
Type 'man IMPCCOPT-1059' for more detail.
    
    Slackened skew group targets:
    
    ---------------------------------------------------------------------
    Skew group               Desired    Slackened    Desired    Slackened
                             Target     Target       Target     Target
                             Max ID     Max ID       Skew       Skew
    ---------------------------------------------------------------------
    clk/typConstraintMode     0.150       0.154         -           -
    ---------------------------------------------------------------------
    
    
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.160pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
      wire lengths     : top=0.000um, trunk=136.400um, leaf=1007.880um, total=1144.280um
      hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.100ns count=2 avg=0.091ns sd=0.006ns min=0.087ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.092ns sd=0.001ns min=0.091ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/typConstraintMode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/typConstraintMode: insertion delay [min=0.150, max=0.155], skew [0.004 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
    cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
    sink capacitance : total=0.160pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
    wire lengths     : top=0.000um, trunk=136.400um, leaf=1007.880um, total=1144.280um
    hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=2 avg=0.091ns sd=0.006ns min=0.087ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=2 avg=0.092ns sd=0.001ns min=0.091ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO final {count}:
     Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO final:
    skew_group clk/typConstraintMode: insertion delay [min=0.150, max=0.155, avg=0.153, sd=0.001], skew [0.004 vs 0.100], 100% {0.150, 0.155} (wid=0.009 ws=0.004) (gid=0.146 gs=0.000)
PRO done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=0, noStatus=0, routed=690, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Updating delays done.
PRO done. (took cpu=0:00:01.5 real=0:00:02.0)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
*** ClockDrv #1 [finish] (optDesign #6) : cpu/real = 0:00:01.6/0:00:02.1 (0.8), totSession cpu/real = 0:03:04.1/0:06:03.3 (0.5), mem = 3740.7M
**INFO: Start fixing DRV (Mem = 3697.66M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:04.2/0:06:03.5 (0.5), mem = 3697.7M
Info: 4 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 19.75%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 19.75%| 0:00:00.0|  4037.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4037.5M) ***

*** DrvOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.5/0:00:01.8 (0.9), totSession cpu/real = 0:03:05.8/0:06:05.3 (0.5), mem = 3729.2M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 2488.3M, totSessionCpu=0:03:06 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 3729.21M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.02min mem=3729.2M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 2488.3M, totSessionCpu=0:03:06 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.05ns)
**INFO: flowCheckPoint #20 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:07 mem=3866.1M ***
*** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:07.0/0:06:06.9 (0.5), mem = 3866.1M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3835.51)
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3831.12 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3831.12 CPU=0:00:00.4 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3911.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3911.1M)

Executing IPO callback for view pruning ..

Active hold views:
 holdAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3641.8)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 694. 
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3828.27 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3828.27 CPU=0:00:00.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:03.0 totSessionCpu=0:03:10 mem=3914.3M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.6 real=0:00:05.0 totSessionCpu=0:03:10 mem=3914.3M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.7 real=0:00:05.0 totSessionCpu=0:03:10 mem=3952.8M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:04.1 real=0:00:07.0 totSessionCpu=0:03:11 mem=3999.4M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: setupAnalysis

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.133  |  0.176  |  0.133  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:17, mem = 2482.3M, totSessionCpu=0:03:12 **
*** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:05.3/0:00:08.0 (0.7), totSession cpu/real = 0:03:12.3/0:06:15.0 (0.5), mem = 3653.9M
*** HoldOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:12.3/0:06:15.0 (0.5), mem = 3653.9M
*info: Run optDesign holdfix with 6 threads.
Info: 4 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:03:12.3/0:06:15.0 (0.5), mem = 3767.0M
**INFO: flowCheckPoint #21 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:12, real = 0:00:17, mem = 2478.1M, totSessionCpu=0:03:12 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:02, mem=3653.98M, totSessionCpu=0:03:13).
**optDesign ... cpu = 0:00:13, real = 0:00:19, mem = 2484.1M, totSessionCpu=0:03:13 **

Skipping post route harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 12 cadidates out of 697.
Total Assign Layers on 0 Nets (cpu 0:00:00.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 20 (2.9%)

Set Prefer Layer Routing Effort ...
Total Net(695) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 14 cadidates out of 697.
Total Assign Layers on 0 Nets (cpu 0:00:00.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 20 (2.9%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:19, mem = 2447.1M, totSessionCpu=0:03:14 **
**INFO: flowCheckPoint #22 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:13.7/0:06:17.0 (0.5), mem = 3635.5M

globalDetailRoute

#Start globalDetailRoute on Sun Apr  2 18:41:55 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=697)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of routable nets = 694.
#Total number of nets in the design = 697.
#694 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 6 threads.
#Start routing data preparation on Sun Apr  2 18:41:56 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 695 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2459.36 (MB), peak = 2814.55 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2461.31 (MB), peak = 2814.55 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Apr  2 18:41:56 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.77 (MB)
#Total memory = 2461.31 (MB)
#Peak memory = 2814.55 (MB)
#
#
#Start global routing on Sun Apr  2 18:41:56 2023
#
#
#Start global routing initialization on Sun Apr  2 18:41:56 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.77 (MB)
#Total memory = 2461.31 (MB)
#Peak memory = 2814.55 (MB)
#Using multithreading with 6 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2461.41 (MB), peak = 2814.55 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14836 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5922 um.
#Total wire length on LAYER M3 = 7559 um.
#Total wire length on LAYER M4 = 1928 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4639
#Total number of multi-cut vias = 2959 ( 63.8%)
#Total number of single cut vias = 1680 ( 36.2%)
#Up-Via Summary (total 4639):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1459 ( 65.0%)       787 ( 35.0%)       2246
# M2               190 (  9.1%)      1895 ( 90.9%)       2085
# M3                31 ( 10.1%)       277 ( 89.9%)        308
#-----------------------------------------------------------
#                 1680 ( 36.2%)      2959 ( 63.8%)       4639 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.10 (MB)
#Total memory = 2461.41 (MB)
#Peak memory = 2814.55 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2474.84 (MB), peak = 2814.55 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14836 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5922 um.
#Total wire length on LAYER M3 = 7559 um.
#Total wire length on LAYER M4 = 1928 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4639
#Total number of multi-cut vias = 2959 ( 63.8%)
#Total number of single cut vias = 1680 ( 36.2%)
#Up-Via Summary (total 4639):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1459 ( 65.0%)       787 ( 35.0%)       2246
# M2               190 (  9.1%)      1895 ( 90.9%)       2085
# M3                31 ( 10.1%)       277 ( 89.9%)        308
#-----------------------------------------------------------
#                 1680 ( 36.2%)      2959 ( 63.8%)       4639 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14836 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5922 um.
#Total wire length on LAYER M3 = 7559 um.
#Total wire length on LAYER M4 = 1928 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4639
#Total number of multi-cut vias = 2959 ( 63.8%)
#Total number of single cut vias = 1680 ( 36.2%)
#Up-Via Summary (total 4639):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1459 ( 65.0%)       787 ( 35.0%)       2246
# M2               190 (  9.1%)      1895 ( 90.9%)       2085
# M3                31 ( 10.1%)       277 ( 89.9%)        308
#-----------------------------------------------------------
#                 1680 ( 36.2%)      2959 ( 63.8%)       4639 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#No area is rerouted by ECO routing. Post route via swapping is skipped.
#   number of violations = 0
#cpu time = 00:03:14, elapsed time = 466798:41:57, memory = 2475.07 (MB), peak = 2814.55 (MB)
#CELL_VIEW Main_controller,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14836 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5922 um.
#Total wire length on LAYER M3 = 7559 um.
#Total wire length on LAYER M4 = 1928 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4639
#Total number of multi-cut vias = 2959 ( 63.8%)
#Total number of single cut vias = 1680 ( 36.2%)
#Up-Via Summary (total 4639):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1459 ( 65.0%)       787 ( 35.0%)       2246
# M2               190 (  9.1%)      1895 ( 90.9%)       2085
# M3                31 ( 10.1%)       277 ( 89.9%)        308
#-----------------------------------------------------------
#                 1680 ( 36.2%)      2959 ( 63.8%)       4639 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 13.76 (MB)
#Total memory = 2475.07 (MB)
#Peak memory = 2814.55 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 25.58 (MB)
#Total memory = 2472.67 (MB)
#Peak memory = 2814.55 (MB)
#Number of warnings = 4
#Total number of warnings = 32
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr  2 18:41:57 2023
#
*** EcoRoute #1 [finish] (optDesign #6) : cpu/real = 0:00:00.8/0:00:01.7 (0.5), totSession cpu/real = 0:03:14.5/0:06:18.7 (0.5), mem = 3639.2M
**optDesign ... cpu = 0:00:14, real = 0:00:21, mem = 2466.0M, totSessionCpu=0:03:15 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #23 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=697)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sun Apr  2 18:41:57 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2471.95 (MB), peak = 2814.55 (MB)
#Start routing data preparation on Sun Apr  2 18:41:57 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 695 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2477.64 (MB), peak = 2814.55 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2481.40 (MB), peak = 2814.55 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2481.40 (MB), peak = 2814.55 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2481.40 (MB)
#Peak memory = 2814.55 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 2 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
#Process 0 special clock nets for rc extraction
#Total 694 nets were built. 4 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:00 .
#   Increased memory =    46.52 (MB), total memory =  2530.55 (MB), peak memory =  2814.55 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_stsGh1.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2515.09 (MB), peak = 2814.55 (MB)
#RC Statistics: 3375 Res, 1775 Ground Cap, 355 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 2517.13 (1745), Avg L-Edge Length: 7469.27 (738)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_stsGh1.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 4069 nodes, 3375 edges, and 734 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2511.84 (MB), peak = 2814.55 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_stsGh1.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3709.965M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_stsGh1.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell Main_controller has rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_stsGh1.rcdb.d specified
Cell Main_controller, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:00.0 mem: 3709.965M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:05
#Increased memory = 34.26 (MB)
#Total memory = 2511.90 (MB)
#Peak memory = 2814.55 (MB)
#
#4 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(9939909)
#Calculate SNet Signature in MT (14685805)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.29/6, scale score = 0.22.
#    Increased memory =    -0.02 (MB), total memory =  2292.77 (MB), peak memory =  2814.55 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2292.79 (MB), peak memory =  2814.55 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.06/6, scale score = 0.51.
#    Increased memory =     0.02 (MB), total memory =  2292.79 (MB), peak memory =  2814.55 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2292.77 (MB), peak memory =  2814.55 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.91/6, scale score = 0.32.
#    Increased memory =     0.02 (MB), total memory =  2292.79 (MB), peak memory =  2814.55 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.08/6, scale score = 0.18.
#    Increased memory =   -97.11 (MB), total memory =  2292.77 (MB), peak memory =  2814.55 (MB)
**optDesign ... cpu = 0:00:18, real = 0:00:27, mem = 2292.8M, totSessionCpu=0:03:18 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3514.57)
Reading RCDB with compressed RC data.
AAE_INFO: 6 threads acquired from CTE.
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3739.66 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3739.66 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3835.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3835.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3631.82)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 694. 
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  2.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3899.42 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3899.42 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:03:20 mem=3993.4M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:30, mem = 2525.7M, totSessionCpu=0:03:20 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #24 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:20, real = 0:00:30, mem = 2525.7M, totSessionCpu=0:03:20 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3775.49M, totSessionCpu=0:03:20).
**optDesign ... cpu = 0:00:20, real = 0:00:30, mem = 2525.8M, totSessionCpu=0:03:20 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #25 FinalSummary
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_1
**optDesign ... cpu = 0:00:20, real = 0:00:30, mem = 2523.0M, totSessionCpu=0:03:20 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3767.89)
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3844.73 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3844.73 CPU=0:00:00.3 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3916.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3916.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3651.89)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 694. 
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3886.87 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3886.87 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:03:23 mem=3972.9M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.133  |  0.176  |  0.133  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:40, mem = 2520.4M, totSessionCpu=0:03:25 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #6 [finish] : cpu/real = 0:00:25.0/0:00:39.9 (0.6), totSession cpu/real = 0:03:25.3/0:06:38.0 (0.5), mem = 3684.1M
<CMD> saveDesign db/Main_controller_postroute_1.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/02 18:42:16, mem=2519.4M)
% Begin Save ccopt configuration ... (date=04/02 18:42:16, mem=2519.4M)
% End Save ccopt configuration ... (date=04/02 18:42:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=2519.5M, current mem=2519.5M)
% Begin Save netlist data ... (date=04/02 18:42:17, mem=2519.5M)
Writing Binary DB to db/Main_controller_postroute_1.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=04/02 18:42:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=2520.7M, current mem=2520.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/Main_controller_postroute_1.enc.dat.tmp/Main_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=04/02 18:42:17, mem=2520.9M)
Saving AAE Data ...
% End Save AAE data ... (date=04/02 18:42:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=2520.9M, current mem=2520.9M)
Saving preference file db/Main_controller_postroute_1.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=04/02 18:42:19, mem=2521.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3685.6M) ***
% End Save routing data ... (date=04/02 18:42:20, total cpu=0:00:00.1, real=0:00:01.0, peak res=2521.3M, current mem=2521.3M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/Main_controller_postroute_1.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:42:20 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3699.6M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/Main_controller_postroute_1.enc.dat.tmp/Main_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3699.6M) ***
#Saving pin access data to file db/Main_controller_postroute_1.enc.dat.tmp/Main_controller.apa ...
#
Saving preRoute extracted patterns in file 'db/Main_controller_postroute_1.enc.dat.tmp/Main_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/Main_controller_postroute_1.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 2 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=04/02 18:42:22, mem=2521.4M)
% End Save power constraints data ... (date=04/02 18:42:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=2521.4M, current mem=2521.4M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design Main_controller_postroute_1.enc.dat.tmp
#% End save design ... (date=04/02 18:42:23, total cpu=0:00:01.3, real=0:00:07.0, peak res=2521.7M, current mem=2521.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_2
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2521.7M, totSessionCpu=0:03:27 **
*** optDesign #7 [begin] : totSession cpu/real = 0:03:26.7/0:06:44.7 (0.5), mem = 3685.6M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:03:26.7/0:06:44.7 (0.5), mem = 3685.6M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        26255340
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
setNanoRouteMode -routeDeleteAntennaReroute                     true
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeSiEffort                                 max
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_1286393.tif.gz
setDesignMode -process                                          130
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -reportOutBound                                 true
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { holdAnalysis }
setOptMode -activeSetupViews                                    { setupAnalysis }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSTROUTE
setOptMode -allEndPoints                                        true
setOptMode -autoHoldViews                                       { holdAnalysis}
setOptMode -autoSetupViews                                      { setupAnalysis}
setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
setOptMode -autoViewHoldTargetSlack                             500
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0.1
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -holdTargetSlack                                     0.05
setOptMode -maxLength                                           1000
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            false
setOptMode -setupTargetSlack                                    0.05
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCTS                                       true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_max_density                          0.8
setPlaceMode -place_global_uniform_density                      true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 2541.9M, totSessionCpu=0:03:28 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3745.7M, init mem=3777.7M)
*info: Placed = 688            (Fixed = 3)
*info: Unplaced = 0           
Placement Density:19.75%(7392/37426)
Placement Density (including fixed std cells):19.75%(7392/37426)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3777.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.1; extra margin 0
Setup Target Slack: user slack 0.05
Hold Target Slack: user slack 0.05
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.8/0:00:03.1 (0.6), totSession cpu/real = 0:03:28.6/0:06:47.8 (0.5), mem = 3777.7M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #26 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(9939909)
#Calculate SNet Signature in MT (14685805)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.09/6, scale score = 0.18.
#    Increased memory =     0.02 (MB), total memory =  2538.30 (MB), peak memory =  2814.55 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2538.29 (MB), peak memory =  2814.55 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.41/6, scale score = 0.23.
#    Increased memory =     0.00 (MB), total memory =  2538.29 (MB), peak memory =  2814.55 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2538.29 (MB), peak memory =  2814.55 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.27/6, scale score = 0.21.
#    Increased memory =     0.00 (MB), total memory =  2538.29 (MB), peak memory =  2814.55 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.27/6, scale score = 0.21.
#    Increased memory =    -4.79 (MB), total memory =  2538.29 (MB), peak memory =  2814.55 (MB)
The design is extracted. Skipping TQuantus.
Reading RCDB with compressed RC data.

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 2537.3M, totSessionCpu=0:03:29 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #27 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #7) : totSession cpu/real = 0:03:29.0/0:06:48.5 (0.5), mem = 3755.6M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=0, noStatus=0, routed=690, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 3 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: worstDelay (default: )
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
        use_inverters is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cluster_when_starting_skewing: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        mini_not_full_band_size_factor: 0 (default: 100)
        pro_enable_post_commit_delay_update: 1 (default: false)
        r2r_iterations: 5 (default: 1)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        source_driver: INVX2TR/A INVX2TR/Y (default: )
        use_inverters: true (default: auto)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
      Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
      Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
      Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 37425.600um^2
    Top Routing info:
      Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner worstDelay:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.084ns
      Buffer max distance: 540.378um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for worstDelay:setup.late...
    Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree balancer configuration for skew_group clk/typConstraintMode:
      Sources:                     pin clk
      Total number of sinks:       93
      Delay constrained sinks:     93
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worstDelay:setup.late:
      Skew target:                 0.100ns
      Insertion delay target:      0.100ns
    Primary reporting skew groups are:
    skew_group clk/typConstraintMode with 93 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
    Clock DAG library cell distribution initial state {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.5)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
    cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
    sink capacitance : total=0.160pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
    wire lengths     : top=0.000um, trunk=136.400um, leaf=1007.880um, total=1144.280um
    hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=2 avg=0.091ns sd=0.006ns min=0.087ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=2 avg=0.092ns sd=0.001ns min=0.091ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/typConstraintMode: insertion delay [min=0.150, max=0.155, avg=0.153, sd=0.001], skew [0.004 vs 0.100], 100% {0.150, 0.155} (wid=0.009 ws=0.004) (gid=0.146 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.154ns.
Type 'man IMPCCOPT-1059' for more detail.
    
    Slackened skew group targets:
    
    ---------------------------------------------------------------------
    Skew group               Desired    Slackened    Desired    Slackened
                             Target     Target       Target     Target
                             Max ID     Max ID       Skew       Skew
    ---------------------------------------------------------------------
    clk/typConstraintMode     0.150       0.154         -           -
    ---------------------------------------------------------------------
    
    
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
      sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
      cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : total=0.160pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
      wire lengths     : top=0.000um, trunk=136.400um, leaf=1007.880um, total=1144.280um
      hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.100ns count=2 avg=0.091ns sd=0.006ns min=0.087ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=2 avg=0.092ns sd=0.001ns min=0.091ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/typConstraintMode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/typConstraintMode: insertion delay [min=0.150, max=0.155], skew [0.004 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=3, icg=0, dcg=0, l=0, total=3
    sink counts      : regular=93, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=93
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=50.400um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=50.400um^2
    cell capacitance : b=0.000pF, i=0.068pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.068pF
    sink capacitance : total=0.160pF, avg=0.002pF, sd=0.001pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.163pF, total=0.179pF
    wire lengths     : top=0.000um, trunk=136.400um, leaf=1007.880um, total=1144.280um
    hp wire lengths  : top=0.000um, trunk=114.000um, leaf=423.600um, total=537.600um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=2 avg=0.091ns sd=0.006ns min=0.087ns max=0.096ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=2 avg=0.092ns sd=0.001ns min=0.091ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO final {count}:
     Invs: CLKINVX20TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO final:
    skew_group clk/typConstraintMode: insertion delay [min=0.150, max=0.155, avg=0.153, sd=0.001], skew [0.004 vs 0.100], 100% {0.150, 0.155} (wid=0.009 ws=0.004) (gid=0.146 gs=0.000)
PRO done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   693 (unrouted=3, trialRouted=0, noStatus=0, routed=690, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance Main_controller:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Updating delays done.
PRO done. (took cpu=0:00:01.5 real=0:00:01.9)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #7) : cpu/real = 0:00:01.5/0:00:02.0 (0.8), totSession cpu/real = 0:03:30.5/0:06:50.5 (0.5), mem = 3806.8M
**INFO: Start fixing DRV (Mem = 3802.80M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:03:30.7/0:06:50.7 (0.5), mem = 3802.8M
Info: 4 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 19.75%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 19.75%| 0:00:00.0|  4142.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4142.7M) ***

*** DrvOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.6/0:00:01.9 (0.9), totSession cpu/real = 0:03:32.3/0:06:52.6 (0.5), mem = 3836.4M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 2584.3M, totSessionCpu=0:03:32 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 3836.36M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=3836.4M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 2584.6M, totSessionCpu=0:03:32 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.05ns)
**INFO: flowCheckPoint #28 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 2586.4M, totSessionCpu=0:03:32 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3837.35M, totSessionCpu=0:03:32).
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 2586.5M, totSessionCpu=0:03:32 **

Skipping post route harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 12 cadidates out of 697.
Total Assign Layers on 0 Nets (cpu 0:00:00.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 20 (2.9%)

Set Prefer Layer Routing Effort ...
Total Net(695) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 14 cadidates out of 697.
Total Assign Layers on 0 Nets (cpu 0:00:00.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 20 (2.9%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:09, mem = 2549.4M, totSessionCpu=0:03:33 **
**INFO: flowCheckPoint #29 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #7) : totSession cpu/real = 0:03:32.8/0:06:53.7 (0.5), mem = 3806.4M

globalDetailRoute

#Start globalDetailRoute on Sun Apr  2 18:42:32 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=697)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of routable nets = 694.
#Total number of nets in the design = 697.
#694 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 6 threads.
#Start routing data preparation on Sun Apr  2 18:42:32 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 695 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2552.77 (MB), peak = 2814.55 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2554.51 (MB), peak = 2814.55 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Apr  2 18:42:33 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.52 (MB)
#Total memory = 2554.51 (MB)
#Peak memory = 2814.55 (MB)
#
#
#Start global routing on Sun Apr  2 18:42:33 2023
#
#
#Start global routing initialization on Sun Apr  2 18:42:33 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 5.68 (MB)
#Total memory = 2554.67 (MB)
#Peak memory = 2814.55 (MB)
#Using multithreading with 6 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2554.66 (MB), peak = 2814.55 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14836 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5922 um.
#Total wire length on LAYER M3 = 7559 um.
#Total wire length on LAYER M4 = 1928 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4639
#Total number of multi-cut vias = 2959 ( 63.8%)
#Total number of single cut vias = 1680 ( 36.2%)
#Up-Via Summary (total 4639):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1459 ( 65.0%)       787 ( 35.0%)       2246
# M2               190 (  9.1%)      1895 ( 90.9%)       2085
# M3                31 ( 10.1%)       277 ( 89.9%)        308
#-----------------------------------------------------------
#                 1680 ( 36.2%)      2959 ( 63.8%)       4639 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.01 (MB)
#Total memory = 2554.66 (MB)
#Peak memory = 2814.55 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2567.48 (MB), peak = 2814.55 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14836 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5922 um.
#Total wire length on LAYER M3 = 7559 um.
#Total wire length on LAYER M4 = 1928 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4639
#Total number of multi-cut vias = 2959 ( 63.8%)
#Total number of single cut vias = 1680 ( 36.2%)
#Up-Via Summary (total 4639):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1459 ( 65.0%)       787 ( 35.0%)       2246
# M2               190 (  9.1%)      1895 ( 90.9%)       2085
# M3                31 ( 10.1%)       277 ( 89.9%)        308
#-----------------------------------------------------------
#                 1680 ( 36.2%)      2959 ( 63.8%)       4639 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14836 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5922 um.
#Total wire length on LAYER M3 = 7559 um.
#Total wire length on LAYER M4 = 1928 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4639
#Total number of multi-cut vias = 2959 ( 63.8%)
#Total number of single cut vias = 1680 ( 36.2%)
#Up-Via Summary (total 4639):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1459 ( 65.0%)       787 ( 35.0%)       2246
# M2               190 (  9.1%)      1895 ( 90.9%)       2085
# M3                31 ( 10.1%)       277 ( 89.9%)        308
#-----------------------------------------------------------
#                 1680 ( 36.2%)      2959 ( 63.8%)       4639 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#No area is rerouted by ECO routing. Post route via swapping is skipped.
#   number of violations = 0
#cpu time = 00:03:33, elapsed time = 466798:42:34, memory = 2567.19 (MB), peak = 2814.55 (MB)
#CELL_VIEW Main_controller,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 15409 um.
#Total half perimeter of net bounding box = 14836 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5922 um.
#Total wire length on LAYER M3 = 7559 um.
#Total wire length on LAYER M4 = 1928 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 4639
#Total number of multi-cut vias = 2959 ( 63.8%)
#Total number of single cut vias = 1680 ( 36.2%)
#Up-Via Summary (total 4639):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1459 ( 65.0%)       787 ( 35.0%)       2246
# M2               190 (  9.1%)      1895 ( 90.9%)       2085
# M3                31 ( 10.1%)       277 ( 89.9%)        308
#-----------------------------------------------------------
#                 1680 ( 36.2%)      2959 ( 63.8%)       4639 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 12.52 (MB)
#Total memory = 2567.19 (MB)
#Peak memory = 2814.55 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 15.81 (MB)
#Total memory = 2565.18 (MB)
#Peak memory = 2814.55 (MB)
#Number of warnings = 4
#Total number of warnings = 36
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr  2 18:42:34 2023
#
*** EcoRoute #1 [finish] (optDesign #7) : cpu/real = 0:00:00.7/0:00:01.9 (0.4), totSession cpu/real = 0:03:33.5/0:06:55.6 (0.5), mem = 3802.0M
**optDesign ... cpu = 0:00:07, real = 0:00:11, mem = 2563.5M, totSessionCpu=0:03:33 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #30 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=697)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sun Apr  2 18:42:34 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2565.89 (MB), peak = 2814.55 (MB)
#Start routing data preparation on Sun Apr  2 18:42:34 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 695 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2571.50 (MB), peak = 2814.55 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 2574.26 (MB), peak = 2814.55 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 2574.27 (MB), peak = 2814.55 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2574.27 (MB)
#Peak memory = 2814.55 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 2 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
#Process 0 special clock nets for rc extraction
#Total 694 nets were built. 4 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:01 .
#   Increased memory =    33.48 (MB), total memory =  2610.34 (MB), peak memory =  2814.55 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_bFUD65.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2595.30 (MB), peak = 2814.55 (MB)
#RC Statistics: 3375 Res, 1775 Ground Cap, 355 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 2517.13 (1745), Avg L-Edge Length: 7469.27 (738)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_bFUD65.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 4069 nodes, 3375 edges, and 734 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2592.11 (MB), peak = 2814.55 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_bFUD65.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3876.809M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_bFUD65.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell Main_controller has rcdb /tmp/innovus_temp_1286393_caen-vnc-mi11.engin.umich.edu_tfchen_GgRJxk/nr1286393_bFUD65.rcdb.d specified
Cell Main_controller, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:02.0 mem: 3876.809M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:06
#Increased memory = 20.63 (MB)
#Total memory = 2592.12 (MB)
#Peak memory = 2814.55 (MB)
#
#4 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(9939909)
#Calculate SNet Signature in MT (14685805)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.22/6, scale score = 0.20.
#    Increased memory =     0.00 (MB), total memory =  2375.38 (MB), peak memory =  2814.55 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2375.38 (MB), peak memory =  2814.55 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.30/6, scale score = 0.38.
#    Increased memory =     0.00 (MB), total memory =  2375.38 (MB), peak memory =  2814.55 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2375.38 (MB), peak memory =  2814.55 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.61/6, scale score = 0.27.
#    Increased memory =     0.00 (MB), total memory =  2375.38 (MB), peak memory =  2814.55 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.04/6, scale score = 0.17.
#    Increased memory =  -106.18 (MB), total memory =  2375.38 (MB), peak memory =  2814.55 (MB)
**optDesign ... cpu = 0:00:10, real = 0:00:18, mem = 2375.4M, totSessionCpu=0:03:37 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3619.91)
Reading RCDB with compressed RC data.
AAE_INFO: 6 threads acquired from CTE.
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3903.69 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3903.69 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3991.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3991.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3732.85)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 694. 
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  2.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3996.46 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3996.46 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:03:39 mem=4106.5M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:20, mem = 2584.6M, totSessionCpu=0:03:39 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #31 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:12, real = 0:00:20, mem = 2584.6M, totSessionCpu=0:03:39 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3888.53M, totSessionCpu=0:03:39).
**optDesign ... cpu = 0:00:12, real = 0:00:20, mem = 2584.7M, totSessionCpu=0:03:39 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #32 FinalSummary
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_2
**optDesign ... cpu = 0:00:12, real = 0:00:21, mem = 2582.9M, totSessionCpu=0:03:39 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:25, mem = 2588.8M, totSessionCpu=0:03:40 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #7 [finish] : cpu/real = 0:00:13.0/0:00:25.4 (0.5), totSession cpu/real = 0:03:39.7/0:07:10.1 (0.5), mem = 3780.0M
<CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_2_hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2576.8M, totSessionCpu=0:03:40 **
*** optDesign #8 [begin] : totSession cpu/real = 0:03:39.8/0:07:10.1 (0.5), mem = 3774.0M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:03:39.8/0:07:10.1 (0.5), mem = 3774.0M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        26255340
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
setNanoRouteMode -routeDeleteAntennaReroute                     true
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeSiEffort                                 max
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_1286393.tif.gz
setDesignMode -process                                          130
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -reportOutBound                                 true
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { setupAnalysis }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSTROUTE
setOptMode -allEndPoints                                        true
setOptMode -autoSetupViews                                      { setupAnalysis}
setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0.1
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -holdTargetSlack                                     0.05
setOptMode -maxLength                                           1000
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            false
setOptMode -setupTargetSlack                                    0.05
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCTS                                       true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_max_density                          0.8
setPlaceMode -place_global_uniform_density                      true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 2586.4M, totSessionCpu=0:03:41 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3780.0M, init mem=3780.0M)
*info: Placed = 688            (Fixed = 3)
*info: Unplaced = 0           
Placement Density:19.75%(7392/37426)
Placement Density (including fixed std cells):19.75%(7392/37426)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3780.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.1; extra margin 0
Setup Target Slack: user slack 0.05
Hold Target Slack: user slack 0.05
*** InitOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:01.3/0:00:01.7 (0.8), totSession cpu/real = 0:03:41.0/0:07:11.8 (0.5), mem = 3778.0M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #33 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(9939909)
#Calculate SNet Signature in MT (14685805)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.26/6, scale score = 0.21.
#    Increased memory =     0.00 (MB), total memory =  2583.48 (MB), peak memory =  2814.55 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2583.48 (MB), peak memory =  2814.55 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.50/6, scale score = 0.42.
#    Increased memory =     0.00 (MB), total memory =  2583.48 (MB), peak memory =  2814.55 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2583.48 (MB), peak memory =  2814.55 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.81/6, scale score = 0.30.
#    Increased memory =     0.00 (MB), total memory =  2583.48 (MB), peak memory =  2814.55 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.13/6, scale score = 0.02.
#    Increased memory =     1.19 (MB), total memory =  2583.48 (MB), peak memory =  2814.55 (MB)
The design is extracted. Skipping TQuantus.
**INFO: flowCheckPoint #34 OptimizationHold
GigaOpt Hold Optimizer is used
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:42 mem=3782.0M ***
*** BuildHoldData #1 [begin] (optDesign #8) : totSession cpu/real = 0:03:42.1/0:07:14.0 (0.5), mem = 3782.0M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3861.93)
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3957.85 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3957.85 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4053.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4053.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3751)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 694. 
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3987 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3987 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:03:45 mem=4073.0M)

Active hold views:
 holdAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:03:45 mem=4103.5M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:03:45 mem=4103.5M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:03:46 mem=4158.1M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: setupAnalysis

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.133  |  0.176  |  0.133  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:11, mem = 2627.6M, totSessionCpu=0:03:49 **
*** BuildHoldData #1 [finish] (optDesign #8) : cpu/real = 0:00:06.9/0:00:07.3 (0.9), totSession cpu/real = 0:03:49.0/0:07:21.3 (0.5), mem = 3925.6M
*** HoldOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:03:49.0/0:07:21.3 (0.5), mem = 3925.6M
*info: Run optDesign holdfix with 6 threads.
Info: 4 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:00.1/0:00:00.2 (0.6), totSession cpu/real = 0:03:49.1/0:07:21.5 (0.5), mem = 4105.8M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:09, real = 0:00:12, mem = 2665.2M, totSessionCpu=0:03:49 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3954.34M, totSessionCpu=0:03:49).
**optDesign ... cpu = 0:00:09, real = 0:00:12, mem = 2665.2M, totSessionCpu=0:03:49 **

**INFO: Skipping refine place as no legal commits were detected
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #35 FinalSummary
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/Main_controller/apr/controller/reports/Main_controller_route_2_hold
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 2664.4M, totSessionCpu=0:03:49 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: Main_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3960.27)
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4037.11 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4037.11 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4141.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4141.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3821.27)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 694. 
Total number of fetched objects 694
AAE_INFO-618: Total number of nets in the design is 697,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4051.21 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4051.21 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:03:52 mem=4129.2M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.133  |  0.176  |  0.133  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   146   |   91    |   140   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.750%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:21, mem = 2633.8M, totSessionCpu=0:03:55 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #8 [finish] : cpu/real = 0:00:15.0/0:00:21.3 (0.7), totSession cpu/real = 0:03:54.7/0:07:31.4 (0.5), mem = 3845.2M
<CMD> saveDesign db/Main_controller_postroute_2.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/02 18:43:10, mem=2595.3M)
% Begin Save ccopt configuration ... (date=04/02 18:43:10, mem=2595.3M)
% End Save ccopt configuration ... (date=04/02 18:43:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2595.5M, current mem=2595.5M)
% Begin Save netlist data ... (date=04/02 18:43:10, mem=2595.5M)
Writing Binary DB to db/Main_controller_postroute_2.enc.dat.tmp/vbin/Main_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=04/02 18:43:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=2596.8M, current mem=2596.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=04/02 18:43:10, mem=2597.0M)
Saving AAE Data ...
Saving congestion map file db/Main_controller_postroute_2.enc.dat.tmp/Main_controller.route.congmap.gz ...
% End Save AAE data ... (date=04/02 18:43:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2597.0M, current mem=2596.9M)
Saving preference file db/Main_controller_postroute_2.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=04/02 18:43:12, mem=2597.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3817.7M) ***
% End Save routing data ... (date=04/02 18:43:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2597.4M, current mem=2597.4M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/Main_controller_postroute_2.enc.dat.tmp/Main_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Sun Apr  2 18:43:12 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3831.7M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/Main_controller_postroute_2.enc.dat.tmp/Main_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3831.7M) ***
#Saving pin access data to file db/Main_controller_postroute_2.enc.dat.tmp/Main_controller.apa ...
#
Saving preRoute extracted patterns in file 'db/Main_controller_postroute_2.enc.dat.tmp/Main_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/Main_controller_postroute_2.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=04/02 18:43:14, mem=2597.4M)
% End Save power constraints data ... (date=04/02 18:43:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2597.4M, current mem=2597.4M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design Main_controller_postroute_2.enc.dat.tmp
#% End save design ... (date=04/02 18:43:15, total cpu=0:00:01.3, real=0:00:05.0, peak res=2597.7M, current mem=2597.7M)
*** Message Summary: 0 warning(s), 0 error(s)

Innovus terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 3803.730M, initial mem = 397.922M) ***
*** Message Summary: 1221 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:03:56, real=0:08:10, mem=3803.7M) ---
