Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 13 15:00:21 2024
| Host         : LAPTOP-59TOG2H2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file two_bit_multiplier_timing_summary_routed.rpt -pb two_bit_multiplier_timing_summary_routed.pb -rpx two_bit_multiplier_timing_summary_routed.rpx -warn_on_violation
| Design       : two_bit_multiplier
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.873ns  (logic 5.442ns (36.593%)  route 9.430ns (63.407%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           7.161     8.677    ha2/A_IBUF[1]
    SLICE_X112Y92        LUT4 (Prop_lut4_I2_O)        0.150     8.827 r  ha2/P_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.269    11.096    P_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.776    14.873 r  P_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.873    P[2]
    N16                                                               r  P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.441ns  (logic 5.221ns (36.153%)  route 9.220ns (63.847%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           7.161     8.677    ha2/A_IBUF[1]
    SLICE_X112Y92        LUT4 (Prop_lut4_I3_O)        0.124     8.801 r  ha2/P_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.059    10.860    P_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    14.441 r  P_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.441    P[3]
    M14                                                               r  P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.215ns  (logic 5.197ns (36.563%)  route 9.018ns (63.437%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           7.151     8.667    ha1/A_IBUF[1]
    SLICE_X112Y92        LUT4 (Prop_lut4_I3_O)        0.124     8.791 r  ha1/sum0/O
                         net (fo=1, routed)           1.866    10.658    P_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    14.215 r  P_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.215    P[1]
    P14                                                               r  P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.022ns  (logic 5.126ns (51.146%)  route 4.896ns (48.854%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    C20                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           3.044     4.516    B_IBUF[0]
    SLICE_X113Y92        LUT2 (Prop_lut2_I1_O)        0.124     4.640 r  P_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.852     6.492    P_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    10.022 r  P_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.022    P[0]
    R14                                                               r  P[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.135ns  (logic 1.521ns (48.514%)  route 1.614ns (51.486%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.207     1.452    A_IBUF[0]
    SLICE_X113Y92        LUT2 (Prop_lut2_I0_O)        0.045     1.497 r  P_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.407     1.904    P_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.135 r  P_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.135    P[0]
    R14                                                               r  P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.167ns  (logic 1.548ns (48.876%)  route 1.619ns (51.124%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.214     1.459    ha1/A_IBUF[0]
    SLICE_X112Y92        LUT4 (Prop_lut4_I1_O)        0.045     1.504 r  ha1/sum0/O
                         net (fo=1, routed)           0.405     1.909    P_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.167 r  P_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.167    P[1]
    P14                                                               r  P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.285ns  (logic 1.571ns (47.832%)  route 1.714ns (52.168%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.214     1.459    ha2/A_IBUF[0]
    SLICE_X112Y92        LUT4 (Prop_lut4_I0_O)        0.045     1.504 r  ha2/P_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.500     2.004    P_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.285 r  P_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.285    P[3]
    M14                                                               r  P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.418ns  (logic 1.627ns (47.601%)  route 1.791ns (52.399%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.214     1.459    ha2/A_IBUF[0]
    SLICE_X112Y92        LUT4 (Prop_lut4_I0_O)        0.043     1.502 r  ha2/P_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.577     2.079    P_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.339     3.418 r  P_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.418    P[2]
    N16                                                               r  P[2] (OUT)
  -------------------------------------------------------------------    -------------------





