<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1433' type='const llvm::TargetRegisterClass * llvm::MachineInstr::getRegClassConstraint(unsigned int OpIdx, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1426'>/// Compute the static register class constraint for operand OpIdx.
  /// For normal instructions, this is derived from the MCInstrDesc.
  /// For inline assembly it is derived from the flag words.
  ///
  /// Returns NULL if the static register class constraint cannot be
  /// determined.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='119' u='c' c='_ZNK4llvm16RegisterBankInfo25getRegBankFromConstraintsERKNS_12MachineInstrEjRKNS_15TargetInstrInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='391' u='c' c='_ZN12_GLOBAL__N_122MachineCopyPropagation34isBackwardPropagatableRegClassCopyERKN4llvm12MachineInstrES4_j'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='411' u='c' c='_ZN12_GLOBAL__N_122MachineCopyPropagation25isForwardableRegClassCopyERKN4llvm12MachineInstrES4_j'/>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='872' ll='910' type='const llvm::TargetRegisterClass * llvm::MachineInstr::getRegClassConstraint(unsigned int OpIdx, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI) const'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='944' u='c' c='_ZNK4llvm12MachineInstr27getRegClassConstraintEffectEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TailDuplicator.cpp' l='442' u='c' c='_ZN4llvm14TailDuplicator20duplicateInstructionEPNS_12MachineInstrEPNS_17MachineBasicBlockES4_RNS_8DenseMapINS_8RegisterENS_15TargetInstrInfo13RegSubRe469465'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='820' u='c' c='_ZNK4llvm15TargetInstrInfo14reassociateOpsERNS_12MachineInstrES2_NS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12Dense2920997'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1191' u='c' c='_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3641' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
