# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:44 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs_valid

.latch        n74 Memory[0][0]  2
.latch        n79 Memory[0][1]  2
.latch        n84 Memory[0][2]  2
.latch        n89 Memory[0][3]  2
.latch        n94 Memory[0][4]  2
.latch        n99 Memory[0][5]  2
.latch       n104 Memory[0][6]  2
.latch       n109 Memory[0][7]  2
.latch       n114 Memory[0][8]  2
.latch       n119 Memory[0][9]  2
.latch       n124 Memory[0][10]  2
.latch       n129 Memory[0][11]  2
.latch       n134 Memory[0][12]  2
.latch       n139 Memory[0][13]  2
.latch       n144 Memory[0][14]  2
.latch       n149 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n86
10 1
.names ins[0] ins_ready new_n87
11 1
.names new_n86 new_n87 n74
00 0
.names Memory[0][1] ins_ready new_n89_1
10 1
.names ins[1] ins_ready new_n90
11 1
.names new_n89_1 new_n90 n79
00 0
.names Memory[0][2] ins_ready new_n92
10 1
.names ins[2] ins_ready new_n93
11 1
.names new_n92 new_n93 n84
00 0
.names Memory[0][3] ins_ready new_n95
10 1
.names ins[3] ins_ready new_n96
11 1
.names new_n95 new_n96 n89
00 0
.names Memory[0][4] ins_ready new_n98
10 1
.names ins[4] ins_ready new_n99_1
11 1
.names new_n98 new_n99_1 n94
00 0
.names Memory[0][5] ins_ready new_n101
10 1
.names ins[5] ins_ready new_n102
11 1
.names new_n101 new_n102 n99
00 0
.names Memory[0][6] ins_ready new_n104_1
10 1
.names ins[6] ins_ready new_n105
11 1
.names new_n104_1 new_n105 n104
00 0
.names Memory[0][7] ins_ready new_n107
10 1
.names ins[7] ins_ready new_n108
11 1
.names new_n107 new_n108 n109
00 0
.names Memory[0][8] ins_ready new_n110
10 1
.names ins[8] ins_ready new_n111
11 1
.names new_n110 new_n111 n114
00 0
.names Memory[0][9] ins_ready new_n113
10 1
.names ins[9] ins_ready new_n114_1
11 1
.names new_n113 new_n114_1 n119
00 0
.names Memory[0][10] ins_ready new_n116
10 1
.names ins[10] ins_ready new_n117
11 1
.names new_n116 new_n117 n124
00 0
.names Memory[0][11] ins_ready new_n119_1
10 1
.names ins[11] ins_ready new_n120
11 1
.names new_n119_1 new_n120 n129
00 0
.names Memory[0][12] ins_ready new_n122
10 1
.names ins[12] ins_ready new_n123
11 1
.names new_n122 new_n123 n134
00 0
.names Memory[0][13] ins_ready new_n125
10 1
.names ins[13] ins_ready new_n126
11 1
.names new_n125 new_n126 n139
00 0
.names Memory[0][14] ins_ready new_n128
10 1
.names ins[14] ins_ready new_n129_1
11 1
.names new_n128 new_n129_1 n144
00 0
.names ins_valid ins_ready new_n131
01 1
.names rst new_n131 n149
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names Memory[0][13] outs[13]
1 1
.names Memory[0][14] outs[14]
1 1
.names control.valid_reg outs_valid
1 1
.end
