Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jul 18 12:54:28 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPAdd_Test_timing_summary_routed.rpt -pb top_FPAdd_Test_timing_summary_routed.pb -rpx top_FPAdd_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FPAdd_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.844      -11.935                     25                  100        0.155        0.000                      0                  100       -0.155       -0.155                       1                    98  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.844      -11.935                     25                  100        0.155        0.000                      0                  100       -0.155       -0.155                       1                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           25  Failing Endpoints,  Worst Slack       -0.844ns,  Total Violation      -11.935ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.952ns (33.821%)  route 1.863ns (66.179%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 7.025 - 2.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.724     5.327    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/Q
                         net (fo=8, routed)           0.873     6.656    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/lzc[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/ps_d1[3]_i_3/O
                         net (fo=3, routed)           0.303     7.083    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/ps_d1[3]_i_3_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[5]_i_2/O
                         net (fo=3, routed)           0.320     7.527    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[5]_i_2_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[12]_i_2/O
                         net (fo=7, routed)           0.366     8.018    uut/LeftShifterComponent/level1_d1_reg[6]_0
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.124     8.142 r  uut/LeftShifterComponent/level1_d1[7]_i_1/O
                         net (fo=1, routed)           0.000     8.142    uut/LeftShifterComponent/level10_in[7]
    SLICE_X4Y57          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.602     7.025    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[7]/C
                         clock pessimism              0.276     7.301    
                         clock uncertainty           -0.035     7.265    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.032     7.297    uut/LeftShifterComponent/level1_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.297    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.842ns  (required time - arrival time)
  Source:                 uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.952ns (33.859%)  route 1.860ns (66.141%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 7.025 - 2.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.724     5.327    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/Q
                         net (fo=8, routed)           0.873     6.656    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/lzc[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/ps_d1[3]_i_3/O
                         net (fo=3, routed)           0.303     7.083    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/ps_d1[3]_i_3_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[5]_i_2/O
                         net (fo=3, routed)           0.320     7.527    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[5]_i_2_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[12]_i_2/O
                         net (fo=7, routed)           0.363     8.014    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level2_d1_reg[0]_0
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.124     8.138 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[12]_i_1/O
                         net (fo=1, routed)           0.000     8.138    uut/LeftShifterComponent/D[1]
    SLICE_X4Y57          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.602     7.025    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[12]/C
                         clock pessimism              0.276     7.301    
                         clock uncertainty           -0.035     7.265    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.031     7.296    uut/LeftShifterComponent/level1_d1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.296    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                 -0.842    

Slack (VIOLATED) :        -0.837ns  (required time - arrival time)
  Source:                 uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.952ns (33.910%)  route 1.855ns (66.090%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 7.025 - 2.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.724     5.327    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/Q
                         net (fo=8, routed)           0.873     6.656    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/lzc[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/ps_d1[3]_i_3/O
                         net (fo=3, routed)           0.303     7.083    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/ps_d1[3]_i_3_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[5]_i_2/O
                         net (fo=3, routed)           0.320     7.527    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[5]_i_2_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[12]_i_2/O
                         net (fo=7, routed)           0.359     8.010    uut/LeftShifterComponent/level1_d1_reg[6]_0
    SLICE_X5Y57          LUT3 (Prop_lut3_I1_O)        0.124     8.134 r  uut/LeftShifterComponent/level1_d1[10]_i_1/O
                         net (fo=1, routed)           0.000     8.134    uut/LeftShifterComponent/level10_in[10]
    SLICE_X5Y57          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.602     7.025    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[10]/C
                         clock pessimism              0.276     7.301    
                         clock uncertainty           -0.035     7.265    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)        0.032     7.297    uut/LeftShifterComponent/level1_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.297    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 -0.837    

Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 uut/fracAdder/X_1_d3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/digit3_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.778ns (62.617%)  route 1.061ns (37.383%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 7.028 - 2.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.724     5.327    uut/fracAdder/clk_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  uut/fracAdder/X_1_d3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  uut/fracAdder/X_1_d3_reg[11]/Q
                         net (fo=13, routed)          0.459     6.241    uut/fracAdder/X_1_d3[0]
    SLICE_X5Y54          LUT2 (Prop_lut2_I0_O)        0.124     6.365 r  uut/fracAdder/level4_d1[8]_i_3/O
                         net (fo=1, routed)           0.000     6.365    uut/fracAdder/level4_d1[8]_i_3_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.897 r  uut/fracAdder/level4_d1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    uut/fracAdder/level4_d1_reg[8]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.190 f  uut/fracAdder/level4_d1_reg[11]_i_1/CO[0]
                         net (fo=2, routed)           0.603     7.793    uut/fracAdder/X[3]
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.373     8.166 r  uut/fracAdder/digit3_d1_i_1/O
                         net (fo=1, routed)           0.000     8.166    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/eqOp
    SLICE_X2Y54          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/digit3_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.605     7.028    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/digit3_d1_reg/C
                         clock pessimism              0.259     7.287    
                         clock uncertainty           -0.035     7.251    
    SLICE_X2Y54          FDRE (Setup_fdre_C_D)        0.081     7.332    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/digit3_d1_reg
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                 -0.834    

Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.952ns (33.971%)  route 1.850ns (66.029%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 7.025 - 2.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.724     5.327    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/Q
                         net (fo=8, routed)           0.873     6.656    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/lzc[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/ps_d1[3]_i_3/O
                         net (fo=3, routed)           0.303     7.083    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/ps_d1[3]_i_3_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[5]_i_2/O
                         net (fo=3, routed)           0.320     7.527    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[5]_i_2_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[12]_i_2/O
                         net (fo=7, routed)           0.354     8.005    uut/LeftShifterComponent/level1_d1_reg[6]_0
    SLICE_X5Y57          LUT3 (Prop_lut3_I1_O)        0.124     8.129 r  uut/LeftShifterComponent/level1_d1[9]_i_1/O
                         net (fo=1, routed)           0.000     8.129    uut/LeftShifterComponent/level10_in[9]
    SLICE_X5Y57          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.602     7.025    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[9]/C
                         clock pessimism              0.276     7.301    
                         clock uncertainty           -0.035     7.265    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)        0.031     7.296    uut/LeftShifterComponent/level1_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.296    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 -0.833    

Slack (VIOLATED) :        -0.808ns  (required time - arrival time)
  Source:                 uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.952ns (34.276%)  route 1.825ns (65.724%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 7.025 - 2.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.724     5.327    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/Q
                         net (fo=8, routed)           0.873     6.656    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/lzc[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/ps_d1[3]_i_3/O
                         net (fo=3, routed)           0.303     7.083    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/ps_d1[3]_i_3_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[5]_i_2/O
                         net (fo=3, routed)           0.320     7.527    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[5]_i_2_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[12]_i_2/O
                         net (fo=7, routed)           0.329     7.980    uut/LeftShifterComponent/level1_d1_reg[6]_0
    SLICE_X7Y57          LUT3 (Prop_lut3_I1_O)        0.124     8.104 r  uut/LeftShifterComponent/level1_d1[8]_i_1/O
                         net (fo=1, routed)           0.000     8.104    uut/LeftShifterComponent/level10_in[8]
    SLICE_X7Y57          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.602     7.025    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[8]/C
                         clock pessimism              0.276     7.301    
                         clock uncertainty           -0.035     7.265    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.031     7.296    uut/LeftShifterComponent/level1_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.296    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                 -0.808    

Slack (VIOLATED) :        -0.806ns  (required time - arrival time)
  Source:                 uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.952ns (34.300%)  route 1.823ns (65.700%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 7.025 - 2.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.724     5.327    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/Q
                         net (fo=8, routed)           0.873     6.656    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/lzc[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/ps_d1[3]_i_3/O
                         net (fo=3, routed)           0.303     7.083    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/ps_d1[3]_i_3_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[5]_i_2/O
                         net (fo=3, routed)           0.320     7.527    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[5]_i_2_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[12]_i_2/O
                         net (fo=7, routed)           0.327     7.978    uut/LeftShifterComponent/level1_d1_reg[6]_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I1_O)        0.124     8.102 r  uut/LeftShifterComponent/level1_d1[6]_i_1/O
                         net (fo=1, routed)           0.000     8.102    uut/LeftShifterComponent/level10_in[6]
    SLICE_X5Y58          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.602     7.025    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[6]/C
                         clock pessimism              0.276     7.301    
                         clock uncertainty           -0.035     7.265    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)        0.031     7.296    uut/LeftShifterComponent/level1_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.296    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                 -0.806    

Slack (VIOLATED) :        -0.789ns  (required time - arrival time)
  Source:                 uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.952ns (34.065%)  route 1.843ns (65.935%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 7.028 - 2.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.724     5.327    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/Q
                         net (fo=8, routed)           0.873     6.656    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/lzc[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/ps_d1[3]_i_3/O
                         net (fo=3, routed)           0.303     7.083    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/ps_d1[3]_i_3_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[5]_i_2/O
                         net (fo=3, routed)           0.320     7.527    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[5]_i_2_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     7.651 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level1_d1[12]_i_2/O
                         net (fo=7, routed)           0.346     7.997    uut/LeftShifterComponent/level1_d1_reg[6]_0
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.124     8.121 r  uut/LeftShifterComponent/level1_d1[11]_i_1/O
                         net (fo=1, routed)           0.000     8.121    uut/LeftShifterComponent/level10_in[11]
    SLICE_X2Y56          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.605     7.028    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[11]/C
                         clock pessimism              0.259     7.287    
                         clock uncertainty           -0.035     7.251    
    SLICE_X2Y56          FDRE (Setup_fdre_C_D)        0.081     7.332    uut/LeftShifterComponent/level1_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                 -0.789    

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level2_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/roundingAdder/X_1_d2_reg[14]_srl3_srlopt/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.853ns (30.726%)  route 1.923ns (69.274%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 7.026 - 2.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.724     5.327    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level2_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level2_d1_reg[2]/Q
                         net (fo=14, routed)          0.892     6.674    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level2_d1_reg_n_0_[2]
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     6.798 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/X_1_d2_reg[13]_srl3_i_3/O
                         net (fo=6, routed)           0.361     7.160    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/X_1_d2_reg[13]_srl3_i_3_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.284 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/X_1_d2_reg[14]_srl3_i_3/O
                         net (fo=1, routed)           0.670     7.954    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/X_1_d2_reg[14]_srl3_i_3_n_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.149     8.103 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/X_1_d2_reg[14]_srl3_i_1/O
                         net (fo=1, routed)           0.000     8.103    uut/roundingAdder/expSigR_d1_reg[14]
    SLICE_X7Y55          FDRE                                         r  uut/roundingAdder/X_1_d2_reg[14]_srl3_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.603     7.026    uut/roundingAdder/clk_IBUF_BUFG
    SLICE_X7Y55          FDRE                                         r  uut/roundingAdder/X_1_d2_reg[14]_srl3_srlopt/C
                         clock pessimism              0.276     7.302    
                         clock uncertainty           -0.035     7.266    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.075     7.341    uut/roundingAdder/X_1_d2_reg[14]_srl3_srlopt
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.759ns  (required time - arrival time)
  Source:                 uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level2_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/roundingAdder/X_1_d2_reg[13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.828ns (31.142%)  route 1.831ns (68.858%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 7.025 - 2.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.724     5.327    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level2_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level2_d1_reg[2]/Q
                         net (fo=14, routed)          0.892     6.674    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level2_d1_reg_n_0_[2]
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     6.798 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/X_1_d2_reg[13]_srl3_i_3/O
                         net (fo=6, routed)           0.451     7.249    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/X_1_d2_reg[13]_srl3_i_3_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.373 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/X_1_d2_reg[13]_srl3_i_2/O
                         net (fo=2, routed)           0.299     7.672    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/X_1_d2_reg[13]_srl3_i_2_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.796 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/X_1_d2_reg[13]_srl3_i_1/O
                         net (fo=1, routed)           0.190     7.985    uut/roundingAdder/expSigR_d1_reg[13]
    SLICE_X6Y57          SRL16E                                       r  uut/roundingAdder/X_1_d2_reg[13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.602     7.025    uut/roundingAdder/clk_IBUF_BUFG
    SLICE_X6Y57          SRL16E                                       r  uut/roundingAdder/X_1_d2_reg[13]_srl3/CLK
                         clock pessimism              0.276     7.301    
                         clock uncertainty           -0.035     7.265    
    SLICE_X6Y57          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     7.226    uut/roundingAdder/X_1_d2_reg[13]_srl3
  -------------------------------------------------------------------
                         required time                          7.226    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                 -0.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uut/LeftShifterComponent/level0_d2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/LeftShifterComponent/level1_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.604     1.523    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uut/LeftShifterComponent/level0_d2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uut/LeftShifterComponent/level0_d2_reg[11]/Q
                         net (fo=2, routed)           0.103     1.768    uut/LeftShifterComponent/Q[0]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.045     1.813 r  uut/LeftShifterComponent/level1_d1[11]_i_1/O
                         net (fo=1, routed)           0.000     1.813    uut/LeftShifterComponent/level10_in[11]
    SLICE_X2Y56          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.877     2.042    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[11]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.121     1.657    uut/LeftShifterComponent/level1_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level4_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/LeftShifterComponent/level0_d2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.385%)  route 0.128ns (47.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.522    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level4_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level4_d1_reg[9]/Q
                         net (fo=2, routed)           0.128     1.791    uut/LeftShifterComponent/level0_d2_reg[11]_0[1]
    SLICE_X3Y55          FDRE                                         r  uut/LeftShifterComponent/level0_d2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.877     2.042    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  uut/LeftShifterComponent/level0_d2_reg[8]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.066     1.628    uut/LeftShifterComponent/level0_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uut/newY_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/RightShifterComponent/level4_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.522    uut/clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  uut/newY_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uut/newY_d1_reg[6]/Q
                         net (fo=3, routed)           0.114     1.778    uut/RightShifterComponent/newY_d1[0]
    SLICE_X7Y56          FDRE                                         r  uut/RightShifterComponent/level4_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.874     2.039    uut/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  uut/RightShifterComponent/level4_d1_reg[12]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X7Y56          FDRE (Hold_fdre_C_D)         0.075     1.613    uut/RightShifterComponent/level4_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level4_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/LeftShifterComponent/level0_d2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.788%)  route 0.126ns (47.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.522    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level4_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level4_d1_reg[8]/Q
                         net (fo=2, routed)           0.126     1.789    uut/LeftShifterComponent/level0_d2_reg[11]_0[0]
    SLICE_X2Y55          FDRE                                         r  uut/LeftShifterComponent/level0_d2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.877     2.042    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  uut/LeftShifterComponent/level0_d2_reg[7]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.060     1.622    uut/LeftShifterComponent/level0_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uut/LeftShifterComponent/level1_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/roundingAdder/X_1_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.462%)  route 0.122ns (39.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.602     1.521    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  uut/LeftShifterComponent/level1_d1_reg[9]/Q
                         net (fo=2, routed)           0.122     1.784    uut/LeftShifterComponent/level1_d1[9]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.045     1.829 r  uut/LeftShifterComponent/X_1_d1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.829    uut/roundingAdder/level3[2]
    SLICE_X1Y57          FDRE                                         r  uut/roundingAdder/X_1_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.876     2.041    uut/roundingAdder/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  uut/roundingAdder/X_1_d1_reg[8]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.092     1.653    uut/roundingAdder/X_1_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uut/z0_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/z0_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.034%)  route 0.115ns (44.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.522    uut/clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  uut/z0_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uut/z0_d1_reg/Q
                         net (fo=3, routed)           0.115     1.779    uut/z0_d1
    SLICE_X6Y55          FDRE                                         r  uut/z0_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.874     2.039    uut/clk_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  uut/z0_d2_reg/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.063     1.601    uut/z0_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uut/LeftShifterComponent/level1_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/roundingAdder/X_1_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.266%)  route 0.123ns (39.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.602     1.521    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  uut/LeftShifterComponent/level1_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  uut/LeftShifterComponent/level1_d1_reg[9]/Q
                         net (fo=2, routed)           0.123     1.785    uut/LeftShifterComponent/level1_d1[9]
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  uut/LeftShifterComponent/X_1_d1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.830    uut/roundingAdder/level3[0]
    SLICE_X1Y57          FDRE                                         r  uut/roundingAdder/X_1_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.876     2.041    uut/roundingAdder/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  uut/roundingAdder/X_1_d1_reg[6]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.091     1.652    uut/roundingAdder/X_1_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uut/roundingAdder/X_1_d2_reg[10]_srl3_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/roundingAdder/X_1_d2_reg[10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.317%)  route 0.157ns (52.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.522    uut/roundingAdder/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  uut/roundingAdder/X_1_d2_reg[10]_srl3_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uut/roundingAdder/X_1_d2_reg[10]_srl3_srlopt/Q
                         net (fo=1, routed)           0.157     1.820    uut/roundingAdder/srlopt_n_1
    SLICE_X6Y57          SRL16E                                       r  uut/roundingAdder/X_1_d2_reg[10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.873     2.038    uut/roundingAdder/clk_IBUF_BUFG
    SLICE_X6Y57          SRL16E                                       r  uut/roundingAdder/X_1_d2_reg[10]_srl3/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y57          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.639    uut/roundingAdder/X_1_d2_reg[10]_srl3
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uut/expSigR_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R_final_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.655%)  route 0.105ns (33.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.522    uut/clk_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  uut/expSigR_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  uut/expSigR_d1_reg[9]/Q
                         net (fo=1, routed)           0.105     1.791    uut/expSigR_d1_reg_n_0_[9]
    SLICE_X0Y58          LUT6 (Prop_lut6_I0_O)        0.045     1.836 r  uut/R_final[9]_i_1/O
                         net (fo=1, routed)           0.000     1.836    uut_n_5
    SLICE_X0Y58          FDCE                                         r  R_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  R_final_reg[9]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y58          FDCE (Hold_fdce_C_D)         0.092     1.630    R_final_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level4_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            uut/LeftShifterComponent/level0_d2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.340%)  route 0.184ns (56.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.522    uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level4_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uut/IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter/level4_d1_reg[11]/Q
                         net (fo=2, routed)           0.184     1.848    uut/LeftShifterComponent/level0_d2_reg[11]_0[3]
    SLICE_X1Y56          FDRE                                         r  uut/LeftShifterComponent/level0_d2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.877     2.042    uut/LeftShifterComponent/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  uut/LeftShifterComponent/level0_d2_reg[10]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.075     1.637    uut/LeftShifterComponent/level0_d2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         2.000       1.000      SLICE_X1Y58     R_final_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         2.000       1.000      SLICE_X0Y60     R_final_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         2.000       1.000      SLICE_X0Y60     R_final_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         2.000       1.000      SLICE_X1Y58     R_final_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         2.000       1.000      SLICE_X0Y59     R_final_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         2.000       1.000      SLICE_X0Y60     R_final_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         2.000       1.000      SLICE_X0Y58     R_final_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         2.000       1.000      SLICE_X0Y60     R_final_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         2.000       1.000      SLICE_X0Y58     R_final_reg[5]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y58     uut/xExpFieldZero_d4_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y57     uut/roundingAdder/X_1_d2_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y57     uut/roundingAdder/X_1_d2_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y57     uut/roundingAdder/X_1_d2_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y57     uut/roundingAdder/X_1_d2_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y57     uut/roundingAdder/X_1_d2_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y58     uut/xExpFieldZero_d4_reg_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y57     uut/roundingAdder/X_1_d2_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y57     uut/roundingAdder/X_1_d2_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y57     uut/roundingAdder/X_1_d2_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y58     uut/xExpFieldZero_d4_reg_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y57     uut/roundingAdder/X_1_d2_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y57     uut/roundingAdder/X_1_d2_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y57     uut/roundingAdder/X_1_d2_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y57     uut/roundingAdder/X_1_d2_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y57     uut/roundingAdder/X_1_d2_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X2Y57     uut/roundingAdder/X_1_d2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X2Y57     uut/roundingAdder/X_1_d2_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X2Y57     uut/roundingAdder/X_1_d2_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X6Y58     uut/xExpFieldZero_d4_reg_srl4/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R_final_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 4.009ns (56.078%)  route 3.140ns (43.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  R_final_reg[2]/Q
                         net (fo=1, routed)           3.140     8.921    R_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.474 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.474    R[2]
    J13                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.644ns  (logic 4.007ns (60.304%)  route 2.637ns (39.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  R_final_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  R_final_reg[3]/Q
                         net (fo=1, routed)           2.637     8.420    R_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.971 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.971    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.493ns  (logic 4.008ns (61.722%)  route 2.485ns (38.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  R_final_reg[4]/Q
                         net (fo=1, routed)           2.485     8.267    R_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.819 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.819    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.193ns  (logic 4.125ns (66.610%)  route 2.068ns (33.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  R_final_reg[11]/Q
                         net (fo=1, routed)           2.068     7.813    R_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.706    11.519 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.519    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.168ns  (logic 4.143ns (67.166%)  route 2.025ns (32.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  R_final_reg[12]/Q
                         net (fo=1, routed)           2.025     7.770    R_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.724    11.494 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.494    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.077ns  (logic 4.010ns (65.986%)  route 2.067ns (34.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  R_final_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  R_final_reg[9]/Q
                         net (fo=1, routed)           2.067     7.850    R_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    11.404 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.404    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.929ns  (logic 4.004ns (67.527%)  route 1.925ns (32.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  R_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  R_final_reg[8]/Q
                         net (fo=1, routed)           1.925     7.708    R_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    11.256 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.256    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.875ns  (logic 4.011ns (68.269%)  route 1.864ns (31.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  R_final_reg[6]/Q
                         net (fo=1, routed)           1.864     7.646    R_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.201 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.201    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 4.008ns (69.906%)  route 1.725ns (30.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  R_final_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  R_final_reg[5]/Q
                         net (fo=1, routed)           1.725     7.508    R_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.060 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.060    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.726ns  (logic 4.011ns (70.050%)  route 1.715ns (29.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  R_final_reg[7]/Q
                         net (fo=1, routed)           1.715     7.497    R_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.052 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.052    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.363ns (80.842%)  route 0.323ns (19.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  fsm_done_reg/Q
                         net (fo=1, routed)           0.323     1.978    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.200 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.200    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.412ns (83.149%)  route 0.286ns (16.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  R_final_reg[14]/Q
                         net (fo=1, routed)           0.286     1.949    R_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.220 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.220    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.394ns (80.270%)  route 0.343ns (19.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  R_final_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  R_final_reg[10]/Q
                         net (fo=1, routed)           0.343     2.006    R_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.259 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.259    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.393ns (79.817%)  route 0.352ns (20.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  R_final_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  R_final_reg[5]/Q
                         net (fo=1, routed)           0.352     2.016    R_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.268 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.268    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.397ns (79.691%)  route 0.356ns (20.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  R_final_reg[7]/Q
                         net (fo=1, routed)           0.356     2.018    R_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.274 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.274    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.396ns (79.604%)  route 0.358ns (20.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  R_final_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  R_final_reg[13]/Q
                         net (fo=1, routed)           0.358     2.021    R_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.276 r  R_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.276    R[13]
    V14                                                               r  R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.397ns (77.080%)  route 0.415ns (22.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  R_final_reg[6]/Q
                         net (fo=1, routed)           0.415     2.078    R_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.333 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.333    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.389ns (75.934%)  route 0.440ns (24.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  R_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  R_final_reg[8]/Q
                         net (fo=1, routed)           0.440     2.104    R_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.352 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.352    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.396ns (73.581%)  route 0.501ns (26.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  R_final_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  R_final_reg[9]/Q
                         net (fo=1, routed)           0.501     2.165    R_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.419 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.419    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.433ns (75.263%)  route 0.471ns (24.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.128     1.649 r  R_final_reg[12]/Q
                         net (fo=1, routed)           0.471     2.120    R_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.305     3.426 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.426    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.153ns  (logic 1.478ns (35.577%)  route 2.676ns (64.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=16, routed)          2.676     4.153    start_IBUF
    SLICE_X1Y58          FDCE                                         r  R_final_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  R_final_reg[10]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.153ns  (logic 1.478ns (35.577%)  route 2.676ns (64.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=16, routed)          2.676     4.153    start_IBUF
    SLICE_X1Y58          FDCE                                         r  R_final_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  R_final_reg[13]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            Y_sig_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.153ns  (logic 1.478ns (35.577%)  route 2.676ns (64.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=16, routed)          2.676     4.153    start_IBUF
    SLICE_X1Y58          FDCE                                         r  Y_sig_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  Y_sig_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.042ns  (logic 1.480ns (36.607%)  route 2.562ns (63.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=15, routed)          2.562     4.042    rst_IBUF
    SLICE_X0Y58          FDCE                                         f  R_final_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  R_final_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.042ns  (logic 1.480ns (36.607%)  route 2.562ns (63.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=15, routed)          2.562     4.042    rst_IBUF
    SLICE_X0Y58          FDCE                                         f  R_final_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  R_final_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.042ns  (logic 1.480ns (36.607%)  route 2.562ns (63.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=15, routed)          2.562     4.042    rst_IBUF
    SLICE_X0Y58          FDCE                                         f  R_final_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  R_final_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.042ns  (logic 1.480ns (36.607%)  route 2.562ns (63.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=15, routed)          2.562     4.042    rst_IBUF
    SLICE_X0Y58          FDCE                                         f  R_final_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  R_final_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.037ns  (logic 1.480ns (36.646%)  route 2.558ns (63.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=15, routed)          2.558     4.037    rst_IBUF
    SLICE_X1Y58          FDCE                                         f  R_final_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  R_final_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.037ns  (logic 1.480ns (36.646%)  route 2.558ns (63.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=15, routed)          2.558     4.037    rst_IBUF
    SLICE_X1Y58          FDCE                                         f  R_final_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  R_final_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Y_sig_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.037ns  (logic 1.480ns (36.646%)  route 2.558ns (63.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=15, routed)          2.558     4.037    rst_IBUF
    SLICE_X1Y58          FDCE                                         f  Y_sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  Y_sig_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.247ns (29.348%)  route 0.596ns (70.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=15, routed)          0.596     0.843    rst_IBUF
    SLICE_X0Y79          FDCE                                         f  fsm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            fsm_done_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.245ns (26.739%)  route 0.673ns (73.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=16, routed)          0.673     0.918    start_IBUF
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            fsm_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.245ns (24.942%)  route 0.739ns (75.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=16, routed)          0.739     0.984    start_IBUF
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.247ns (20.368%)  route 0.967ns (79.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=15, routed)          0.967     1.215    rst_IBUF
    SLICE_X0Y59          FDCE                                         f  R_final_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  R_final_reg[14]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.245ns (19.367%)  route 1.022ns (80.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=16, routed)          1.022     1.267    start_IBUF
    SLICE_X0Y60          FDCE                                         r  R_final_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[11]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.245ns (19.367%)  route 1.022ns (80.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=16, routed)          1.022     1.267    start_IBUF
    SLICE_X0Y60          FDCE                                         r  R_final_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[12]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.245ns (19.367%)  route 1.022ns (80.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=16, routed)          1.022     1.267    start_IBUF
    SLICE_X0Y60          FDCE                                         r  R_final_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.245ns (19.367%)  route 1.022ns (80.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=16, routed)          1.022     1.267    start_IBUF
    SLICE_X0Y60          FDCE                                         r  R_final_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[4]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.245ns (19.367%)  route 1.022ns (80.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=16, routed)          1.022     1.267    start_IBUF
    SLICE_X0Y60          FDCE                                         r  R_final_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[6]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.245ns (19.367%)  route 1.022ns (80.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=16, routed)          1.022     1.267    start_IBUF
    SLICE_X0Y60          FDCE                                         r  R_final_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  R_final_reg[7]/C





