
ubuntu-preinstalled/renice:     file format elf32-littlearm


Disassembly of section .init:

000007b8 <.init>:
 7b8:	push	{r3, lr}
 7bc:	bl	e80 <abort@plt+0x56c>
 7c0:	pop	{r3, pc}

Disassembly of section .plt:

000007c4 <getpwnam@plt-0x14>:
 7c4:	push	{lr}		; (str lr, [sp, #-4]!)
 7c8:	ldr	lr, [pc, #4]	; 7d4 <getpwnam@plt-0x4>
 7cc:	add	lr, pc, lr
 7d0:	ldr	pc, [lr, #8]!
 7d4:	andeq	r1, r1, r8, lsl #15

000007d8 <getpwnam@plt>:
 7d8:	add	ip, pc, #0, 12
 7dc:	add	ip, ip, #69632	; 0x11000
 7e0:	ldr	pc, [ip, #1928]!	; 0x788

000007e4 <strcmp@plt>:
 7e4:	add	ip, pc, #0, 12
 7e8:	add	ip, ip, #69632	; 0x11000
 7ec:	ldr	pc, [ip, #1920]!	; 0x780

000007f0 <__cxa_finalize@plt>:
 7f0:	add	ip, pc, #0, 12
 7f4:	add	ip, ip, #69632	; 0x11000
 7f8:	ldr	pc, [ip, #1912]!	; 0x778

000007fc <strtol@plt>:
 7fc:	add	ip, pc, #0, 12
 800:	add	ip, ip, #69632	; 0x11000
 804:	ldr	pc, [ip, #1904]!	; 0x770

00000808 <ferror@plt>:
 808:	add	ip, pc, #0, 12
 80c:	add	ip, ip, #69632	; 0x11000
 810:	ldr	pc, [ip, #1896]!	; 0x768

00000814 <_exit@plt>:
 814:	add	ip, pc, #0, 12
 818:	add	ip, ip, #69632	; 0x11000
 81c:	ldr	pc, [ip, #1888]!	; 0x760

00000820 <dcgettext@plt>:
 820:	add	ip, pc, #0, 12
 824:	add	ip, ip, #69632	; 0x11000
 828:	ldr	pc, [ip, #1880]!	; 0x758

0000082c <__stack_chk_fail@plt>:
 82c:	add	ip, pc, #0, 12
 830:	add	ip, ip, #69632	; 0x11000
 834:	ldr	pc, [ip, #1872]!	; 0x750

00000838 <getpriority@plt>:
 838:	add	ip, pc, #0, 12
 83c:	add	ip, ip, #69632	; 0x11000
 840:	ldr	pc, [ip, #1864]!	; 0x748

00000844 <textdomain@plt>:
 844:	add	ip, pc, #0, 12
 848:	add	ip, ip, #69632	; 0x11000
 84c:	ldr	pc, [ip, #1856]!	; 0x740

00000850 <__fpending@plt>:
 850:	add	ip, pc, #0, 12
 854:	add	ip, ip, #69632	; 0x11000
 858:	ldr	pc, [ip, #1848]!	; 0x738

0000085c <setpriority@plt>:
 85c:	add	ip, pc, #0, 12
 860:	add	ip, ip, #69632	; 0x11000
 864:	ldr	pc, [ip, #1840]!	; 0x730

00000868 <__libc_start_main@plt>:
 868:	add	ip, pc, #0, 12
 86c:	add	ip, ip, #69632	; 0x11000
 870:	ldr	pc, [ip, #1832]!	; 0x728

00000874 <__gmon_start__@plt>:
 874:	add	ip, pc, #0, 12
 878:	add	ip, ip, #69632	; 0x11000
 87c:	ldr	pc, [ip, #1824]!	; 0x720

00000880 <exit@plt>:
 880:	add	ip, pc, #0, 12
 884:	add	ip, ip, #69632	; 0x11000
 888:	ldr	pc, [ip, #1816]!	; 0x718

0000088c <warnx@plt>:
 88c:	add	ip, pc, #0, 12
 890:	add	ip, ip, #69632	; 0x11000
 894:	ldr	pc, [ip, #1808]!	; 0x710

00000898 <__errno_location@plt>:
 898:	add	ip, pc, #0, 12
 89c:	add	ip, ip, #69632	; 0x11000
 8a0:	ldr	pc, [ip, #1800]!	; 0x708

000008a4 <__cxa_atexit@plt>:
 8a4:			; <UNDEFINED> instruction: 0xe7fd4778
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #69632	; 0x11000
 8b0:	ldr	pc, [ip, #1788]!	; 0x6fc

000008b4 <__printf_chk@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #69632	; 0x11000
 8bc:	ldr	pc, [ip, #1780]!	; 0x6f4

000008c0 <__fprintf_chk@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #69632	; 0x11000
 8c8:	ldr	pc, [ip, #1772]!	; 0x6ec

000008cc <fclose@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #69632	; 0x11000
 8d4:	ldr	pc, [ip, #1764]!	; 0x6e4

000008d8 <setlocale@plt>:
 8d8:	add	ip, pc, #0, 12
 8dc:	add	ip, ip, #69632	; 0x11000
 8e0:	ldr	pc, [ip, #1756]!	; 0x6dc

000008e4 <warn@plt>:
 8e4:	add	ip, pc, #0, 12
 8e8:	add	ip, ip, #69632	; 0x11000
 8ec:	ldr	pc, [ip, #1748]!	; 0x6d4

000008f0 <fputc@plt>:
 8f0:	add	ip, pc, #0, 12
 8f4:	add	ip, ip, #69632	; 0x11000
 8f8:	ldr	pc, [ip, #1740]!	; 0x6cc

000008fc <bindtextdomain@plt>:
 8fc:	add	ip, pc, #0, 12
 900:	add	ip, ip, #69632	; 0x11000
 904:	ldr	pc, [ip, #1732]!	; 0x6c4

00000908 <fputs@plt>:
 908:	add	ip, pc, #0, 12
 90c:	add	ip, ip, #69632	; 0x11000
 910:	ldr	pc, [ip, #1724]!	; 0x6bc

00000914 <abort@plt>:
 914:	add	ip, pc, #0, 12
 918:	add	ip, ip, #69632	; 0x11000
 91c:	ldr	pc, [ip, #1716]!	; 0x6b4

Disassembly of section .text:

00000920 <.text>:
     920:	svcmi	0x00f0e92d
     924:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
     928:	strmi	r8, [r7], -r2, lsl #22
     92c:	strbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     930:			; <UNDEFINED> instruction: 0xf8df2006
     934:	cdpne	4, 7, cr3, cr12, cr4, {2}
     938:			; <UNDEFINED> instruction: 0xf8df447a
     93c:	addlt	r1, r9, r0, asr #8
     940:	ldrtpl	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     944:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
     948:			; <UNDEFINED> instruction: 0xf8df447d
     94c:	ldmdavs	fp, {r3, r4, r5, sl, ip, pc}
     950:			; <UNDEFINED> instruction: 0xf04f9307
     954:	movwcs	r0, #768	; 0x300
     958:			; <UNDEFINED> instruction: 0xf7ff9304
     95c:			; <UNDEFINED> instruction: 0xf8dfefbe
     960:	strtmi	r1, [r8], -r8, lsr #8
     964:	ldrbtmi	r4, [r9], #-1273	; 0xfffffb07
     968:	svc	0x00c8f7ff
     96c:			; <UNDEFINED> instruction: 0xf7ff4628
     970:			; <UNDEFINED> instruction: 0xf8dfef6a
     974:	cfldrsne	mvf0, [r5, #-96]!	; 0xffffffa0
     978:			; <UNDEFINED> instruction: 0xf0004478
     97c:	svccs	0x0002fb9b
     980:	ldrdhi	pc, [r4], -r6
     984:	adchi	pc, r5, r0
     988:	svceq	0x0000f1b8
     98c:			; <UNDEFINED> instruction: 0xf8dfd00b
     990:	strbmi	r1, [r0], -r0, lsl #8
     994:			; <UNDEFINED> instruction: 0xf7ff4479
     998:	stmdacs	r0, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
     99c:	addshi	pc, r0, r0, asr #32
     9a0:			; <UNDEFINED> instruction: 0xf1061ebc
     9a4:	cfstr32cs	mvfx0, [r1], {8}
     9a8:	teqhi	r3, r0, asr #6	; <UNPREDICTABLE>
     9ac:	stmdacs	r0, {r3, r5, fp, sp, lr}
     9b0:	msrhi	CPSR_fsxc, r0
     9b4:	andcs	sl, sl, #4, 22	; 0x1000
     9b8:	mcr	6, 0, r4, cr8, cr9, {0}
     9bc:			; <UNDEFINED> instruction: 0xf7ff3a90
     9c0:	blls	13c640 <abort@plt+0x13bd2c>
     9c4:	mulvc	r0, r3, r9
     9c8:	svccs	0x00009003
     9cc:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
     9d0:			; <UNDEFINED> instruction: 0x3c014bf0
     9d4:	bichi	pc, r0, #14614528	; 0xdf0000
     9d8:			; <UNDEFINED> instruction: 0xf8df463e
     9dc:	ldrbtmi	r9, [fp], #-960	; 0xfffffc40
     9e0:			; <UNDEFINED> instruction: 0x970244f8
     9e4:	mcr	4, 0, r4, cr8, cr9, {7}
     9e8:	and	r3, r7, r0, lsl sl
     9ec:	bcs	19debdc <abort@plt+0x19de2c8>
     9f0:	ldmvc	sl!, {r0, r1, r3, r8, ip, lr, pc}
     9f4:	strcs	fp, [r1], -sl, asr #18
     9f8:	andsle	r3, r8, r1, lsl #24
     9fc:	svcvc	0x0004f855
     a00:	mulge	r0, r7, r8
     a04:	svceq	0x002df1ba
     a08:			; <UNDEFINED> instruction: 0x4641d0f0
     a0c:			; <UNDEFINED> instruction: 0xf7ff4638
     a10:	stmdacs	r0, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     a14:			; <UNDEFINED> instruction: 0xf1bad0ef
     a18:	tstle	r8, sp, lsr #30
     a1c:	bcs	1d5ec0c <abort@plt+0x1d5e2f8>
     a20:	ldmvc	sl!, {r0, r2, r4, r8, ip, lr, pc}
     a24:			; <UNDEFINED> instruction: 0x3c01b99a
     a28:	streq	pc, [r2], -pc, asr #32
     a2c:	bmi	ff7351cc <abort@plt+0xff7348b8>
     a30:	ldrbtmi	r4, [sl], #-3025	; 0xfffff42f
     a34:	ldmpl	r3, {r1, r8, r9, sl, fp, ip, pc}^
     a38:	blls	1daaa8 <abort@plt+0x1da194>
     a3c:			; <UNDEFINED> instruction: 0xf040405a
     a40:	ldrtmi	r8, [r8], -r6, lsl #2
     a44:	ldc	0, cr11, [sp], #36	; 0x24
     a48:	pop	{r1, r8, r9, fp, pc}
     a4c:			; <UNDEFINED> instruction: 0x46498ff0
     a50:			; <UNDEFINED> instruction: 0xf7ff4638
     a54:	stmdacs	r0, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
     a58:			; <UNDEFINED> instruction: 0xf1bad0e5
     a5c:	tstle	r2, sp, lsr #30
     a60:	blcs	1c1ec54 <abort@plt+0x1c1e340>
     a64:	cdp	0, 1, cr13, cr8, cr7, {1}
     a68:			; <UNDEFINED> instruction: 0x46381a10
     a6c:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
     a70:	subsle	r2, lr, r0, lsl #16
     a74:	ldrtmi	r2, [r8], -r2, lsl #28
     a78:	mrc	0, 0, sp, cr8, cr13, {2}
     a7c:	andcs	r1, sl, #144, 20	; 0x90000
     a80:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
     a84:	bleq	3d14c <abort@plt+0x3c838>
     a88:	addshi	pc, fp, r0, asr #5
     a8c:			; <UNDEFINED> instruction: 0xf9929a04
     a90:	bcs	8a98 <abort@plt+0x8184>
     a94:	addshi	pc, r5, r0, asr #32
     a98:	ldrbmi	sl, [r9], -r5, lsl #20
     a9c:			; <UNDEFINED> instruction: 0xf0004630
     aa0:	pkhtbmi	pc, r2, r3, asr #20	; <UNPREDICTABLE>
     aa4:	rsble	r2, r0, r0, lsl #16
     aa8:	beq	7cbec <abort@plt+0x7c2d8>
     aac:	b	10e76bc <abort@plt+0x10e6da8>
     ab0:	movwls	r0, #8970	; 0x230a
     ab4:	ldmvc	fp!, {r5, r7, r8, r9, sl, sp, lr, pc}
     ab8:	bicsle	r2, r4, r0, lsl #22
     abc:			; <UNDEFINED> instruction: 0xe79b461e
     ac0:			; <UNDEFINED> instruction: 0x464049b8
     ac4:			; <UNDEFINED> instruction: 0xf7ff4479
     ac8:	stmdacs	r0, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
     acc:	svcge	0x006bf47f
     ad0:	ldmibmi	r5!, {r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}
     ad4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
     ad8:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     adc:			; <UNDEFINED> instruction: 0xf0002800
     ae0:	ldmibmi	r2!, {r1, r2, r6, r7, pc}
     ae4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
     ae8:	mrc	7, 3, APSR_nzcv, cr12, cr15, {7}
     aec:			; <UNDEFINED> instruction: 0xf0002800
     af0:	stmibmi	pc!, {r1, r2, r3, r4, r5, r7, pc}	; <UNPREDICTABLE>
     af4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
     af8:	mrc	7, 3, APSR_nzcv, cr4, cr15, {7}
     afc:	stmibmi	sp!, {r4, r5, r8, ip, sp, pc}
     b00:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
     b04:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     b08:	cmple	r1, r0, lsl #16
     b0c:	andcs	r4, r5, #2785280	; 0x2a8000
     b10:	ldrbtmi	r2, [r9], #-0
     b14:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     b18:	blmi	fea535c0 <abort@plt+0xfea52cac>
     b1c:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
     b20:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
     b24:	andcs	r4, r1, r1, lsl #12
     b28:	mcr	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     b2c:			; <UNDEFINED> instruction: 0xf7ff2000
     b30:	strmi	lr, [r6], -r8, lsr #29
     b34:			; <UNDEFINED> instruction: 0xf7ffe760
     b38:	stmdacs	r0, {r4, r6, r9, sl, fp, sp, lr, pc}
     b3c:			; <UNDEFINED> instruction: 0xf8d0d061
     b40:			; <UNDEFINED> instruction: 0xf1bbb008
     b44:	blle	10474c <abort@plt+0x103e38>
     b48:			; <UNDEFINED> instruction: 0xf9929a04
     b4c:	bcs	8b54 <abort@plt+0x8240>
     b50:	ldmibmi	ip, {r1, r5, r7, ip, lr, pc}
     b54:	andcs	r2, r0, r5, lsl #4
     b58:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
     b5c:			; <UNDEFINED> instruction: 0xf7ff9302
     b60:	stmdavs	r9!, {r5, r6, r9, sl, fp, sp, lr, pc}
     b64:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
     b68:	bls	fa888 <abort@plt+0xf9f74>
     b6c:			; <UNDEFINED> instruction: 0x46304659
     b70:	mrc	7, 3, APSR_nzcv, cr4, cr15, {7}
     b74:	blle	d0ab7c <abort@plt+0xd0a268>
     b78:	ldrbmi	sl, [r9], -r6, lsl #20
     b7c:			; <UNDEFINED> instruction: 0xf0004630
     b80:	strmi	pc, [r2], r3, ror #19
     b84:	orrle	r2, pc, r0, lsl #16
     b88:	andcs	r4, r5, #2342912	; 0x23c000
     b8c:			; <UNDEFINED> instruction: 0xf7ff4479
     b90:	svcls	0x0006ee48
     b94:	eorsgt	pc, r4, #14614528	; 0xdf0000
     b98:	smlsdls	r1, sl, r6, r4
     b9c:	svcls	0x000544fc
     ba0:	eorcc	pc, r6, ip, asr r8	; <UNPREDICTABLE>
     ba4:	strmi	r9, [r1], -r0, lsl #14
     ba8:			; <UNDEFINED> instruction: 0xf7ff2001
     bac:	ldrb	lr, [sp, -r4, lsl #29]!
     bb0:	strbmi	r4, [r0], -r7, lsl #19
     bb4:			; <UNDEFINED> instruction: 0xf7ff4479
     bb8:	stmdacs	r0, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
     bbc:	mcrge	4, 7, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
     bc0:	stmibmi	r4, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
     bc4:	andcs	r2, r0, r5, lsl #4
     bc8:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
     bcc:			; <UNDEFINED> instruction: 0xf7ff9302
     bd0:	blmi	fe07c478 <abort@plt+0xfe07bb64>
     bd4:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
     bd8:	eorne	pc, r6, r3, asr r8	; <UNPREDICTABLE>
     bdc:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
     be0:	ldmdbmi	lr!, {r1, r3, r8, r9, sl, sp, lr, pc}^
     be4:	andcs	r4, r5, #80, 12	; 0x5000000
     be8:	beq	7cd2c <abort@plt+0x7c418>
     bec:			; <UNDEFINED> instruction: 0xf7ff4479
     bf0:	bmi	1efc458 <abort@plt+0x1efbb44>
     bf4:	ldrbtmi	r4, [sl], #-1625	; 0xfffff9a7
     bf8:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
     bfc:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
     c00:	mrc	7, 0, lr, cr8, cr4, {2}
     c04:	andcs	r1, sl, #144, 20	; 0x90000
     c08:			; <UNDEFINED> instruction: 0xf7ff6828
     c0c:			; <UNDEFINED> instruction: 0x4683edf8
     c10:	ldmdbmi	r4!, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
     c14:	andcs	r2, r0, r5, lsl #4
     c18:			; <UNDEFINED> instruction: 0xf7ff4479
     c1c:			; <UNDEFINED> instruction: 0xf7ffee02
     c20:	ldmdbmi	r1!, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}^
     c24:	andcs	r4, r5, #115712	; 0x1c400
     c28:			; <UNDEFINED> instruction: 0xf8594479
     c2c:	andcs	r3, r0, r3
     c30:			; <UNDEFINED> instruction: 0xf7ff681c
     c34:	blmi	187c414 <abort@plt+0x187bb00>
     c38:			; <UNDEFINED> instruction: 0xf8592101
     c3c:	ldmdavs	fp, {r0, r1, ip, sp}
     c40:	strtmi	r4, [r0], -r2, lsl #12
     c44:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
     c48:			; <UNDEFINED> instruction: 0xf7ff2001
     c4c:			; <UNDEFINED> instruction: 0xf7ffee1a
     c50:	stmdbmi	r7!, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
     c54:	andcs	r2, r0, r5, lsl #4
     c58:			; <UNDEFINED> instruction: 0xf7ff4479
     c5c:	stmdavs	r9!, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     c60:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
     c64:	blmi	18531f8 <abort@plt+0x18528e4>
     c68:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     c6c:	blmi	18babe8 <abort@plt+0x18ba2d4>
     c70:	stmdbmi	r2!, {r0, r2, r9, sp}^
     c74:			; <UNDEFINED> instruction: 0xf8592000
     c78:	ldrbtmi	r3, [r9], #-3
     c7c:			; <UNDEFINED> instruction: 0xf7ff681c
     c80:			; <UNDEFINED> instruction: 0x4621edd0
     c84:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     c88:	andcs	r4, r5, #1523712	; 0x174000
     c8c:	ldrbtmi	r2, [r9], #-0
     c90:	stcl	7, cr15, [r6, #1020]	; 0x3fc
     c94:	tstcs	r1, r9, asr #22
     c98:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     c9c:			; <UNDEFINED> instruction: 0x4602681b
     ca0:			; <UNDEFINED> instruction: 0xf7ff4620
     ca4:	strtmi	lr, [r1], -lr, lsl #28
     ca8:			; <UNDEFINED> instruction: 0xf7ff200a
     cac:	ldmdbmi	r5, {r1, r5, r9, sl, fp, sp, lr, pc}^
     cb0:	andcs	r2, r0, r5, lsl #4
     cb4:			; <UNDEFINED> instruction: 0xf7ff4479
     cb8:			; <UNDEFINED> instruction: 0x4621edb4
     cbc:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     cc0:	andcs	r4, r5, #1327104	; 0x144000
     cc4:	ldrbtmi	r2, [r9], #-0
     cc8:	stc	7, cr15, [sl, #1020]!	; 0x3fc
     ccc:			; <UNDEFINED> instruction: 0xf7ff4621
     cd0:	stmdbmi	lr, {r2, r3, r4, r9, sl, fp, sp, lr, pc}^
     cd4:	andcs	r2, r0, r5, lsl #4
     cd8:			; <UNDEFINED> instruction: 0xf7ff4479
     cdc:	strtmi	lr, [r1], -r2, lsr #27
     ce0:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
     ce4:	andcs	r4, r5, #1212416	; 0x128000
     ce8:	ldrbtmi	r2, [r9], #-0
     cec:	ldc	7, cr15, [r8, #1020]	; 0x3fc
     cf0:			; <UNDEFINED> instruction: 0xf7ff4621
     cf4:	stmdbmi	r7, {r1, r3, r9, sl, fp, sp, lr, pc}^
     cf8:	andcs	r2, r0, r5, lsl #4
     cfc:			; <UNDEFINED> instruction: 0xf7ff4479
     d00:			; <UNDEFINED> instruction: 0x4621ed90
     d04:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     d08:	andcs	r4, r5, #1097728	; 0x10c000
     d0c:	ldrbtmi	r2, [r9], #-0
     d10:	stc	7, cr15, [r6, #1020]	; 0x3fc
     d14:			; <UNDEFINED> instruction: 0xf7ff4621
     d18:			; <UNDEFINED> instruction: 0x4621edf8
     d1c:			; <UNDEFINED> instruction: 0xf7ff200a
     d20:	ldmdbmi	lr!, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     d24:	andcs	r2, r0, r5, lsl #4
     d28:			; <UNDEFINED> instruction: 0xf7ff4479
     d2c:	ldmdbmi	ip!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
     d30:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     d34:	andcs	r4, r0, r3, lsl #12
     d38:			; <UNDEFINED> instruction: 0xf7ff9302
     d3c:	ldmdbmi	r9!, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
     d40:	ldrbtmi	r4, [r9], #-2617	; 0xfffff5c7
     d44:	ldmdbmi	r9!, {r8, ip, pc}
     d48:	blls	91f38 <abort@plt+0x91624>
     d4c:	andls	r4, r1, r9, ror r4
     d50:			; <UNDEFINED> instruction: 0xf7ff2001
     d54:	ldmdbmi	r6!, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
     d58:	andcs	r2, r0, r5, lsl #4
     d5c:			; <UNDEFINED> instruction: 0xf7ff4479
     d60:	bmi	d3c2e8 <abort@plt+0xd3b9d4>
     d64:			; <UNDEFINED> instruction: 0x4601447a
     d68:			; <UNDEFINED> instruction: 0xf7ff2001
     d6c:	andcs	lr, r0, r4, lsr #27
     d70:	stc	7, cr15, [r6, #1020]	; 0x3fc
     d74:	andeq	r1, r1, r0, lsr #12
     d78:	andeq	r0, r0, r4, lsl #1
     d7c:	andeq	r0, r0, lr, ror #16
     d80:	andeq	r0, r0, r8, asr #15
     d84:	strdeq	r1, [r1], -r4
     d88:	muleq	r0, r6, r7
     d8c:	andeq	r0, r0, r9, lsr #12
     d90:	andeq	r0, r0, ip, lsl #20
     d94:	andeq	r0, r0, sl, lsr sl
     d98:	andeq	r0, r0, r8, lsr #20
     d9c:	andeq	r0, r0, ip, lsr #20
     da0:	andeq	r1, r1, r6, lsr #10
     da4:	andeq	r0, r0, r0, ror #17
     da8:	andeq	r0, r0, r6, asr #12
     dac:	andeq	r0, r0, sl, lsr r6
     db0:	andeq	r0, r0, sl, ror r8
     db4:	andeq	r0, r0, r2, ror r8
     db8:	andeq	r0, r0, r2, ror r8
     dbc:	muleq	r0, ip, r0
     dc0:	andeq	r0, r0, r0, ror r8
     dc4:	andeq	r0, r0, r6, asr #17
     dc8:	ldrdeq	r0, [r0], -ip
     dcc:			; <UNDEFINED> instruction: 0x000112b0
     dd0:	andeq	r0, r0, r4, asr #15
     dd4:	andeq	r0, r0, r6, ror #16
     dd8:	andeq	r1, r1, r6, ror r2
     ddc:	andeq	r0, r0, r8, asr r8
     de0:	andeq	r1, r1, r6, asr r2
     de4:	muleq	r0, r8, r7
     de8:	andeq	r0, r0, r0, lsr #15
     dec:	andeq	r0, r0, r8, lsl #1
     df0:	muleq	r0, r8, r7
     df4:	andeq	r0, r0, lr, asr r7
     df8:	muleq	r0, r4, r0
     dfc:	andeq	r0, r0, lr, lsr #9
     e00:	andeq	r0, r0, r6, lsr #9
     e04:	andeq	r0, r0, r4, lsl #10
     e08:	andeq	r0, r0, lr, lsl r5
     e0c:	andeq	r0, r0, r8, lsl r5
     e10:	andeq	r0, r0, r2, asr #10
     e14:	andeq	r0, r0, r4, ror r5
     e18:	andeq	r0, r0, r2, lsr #11
     e1c:	andeq	r0, r0, ip, asr #11
     e20:	ldrdeq	r0, [r0], -r6
     e24:	strdeq	r0, [r0], -r6
     e28:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e2c:	ldrdeq	r0, [r0], -r8
     e30:	andeq	r0, r0, ip, ror #11
     e34:	andeq	r0, r0, r0, lsl #12
     e38:	bleq	3cf7c <abort@plt+0x3c668>
     e3c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     e40:	strbtmi	fp, [sl], -r2, lsl #24
     e44:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     e48:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     e4c:	ldrmi	sl, [sl], #776	; 0x308
     e50:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     e54:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     e58:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     e5c:			; <UNDEFINED> instruction: 0xf85a4b06
     e60:	stmdami	r6, {r0, r1, ip, sp}
     e64:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     e68:	ldcl	7, cr15, [lr], #1020	; 0x3fc
     e6c:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     e70:	andeq	r1, r1, ip, ror #1
     e74:	andeq	r0, r0, r8, ror r0
     e78:	muleq	r0, r0, r0
     e7c:	muleq	r0, r8, r0
     e80:	ldr	r3, [pc, #20]	; e9c <abort@plt+0x588>
     e84:	ldr	r2, [pc, #20]	; ea0 <abort@plt+0x58c>
     e88:	add	r3, pc, r3
     e8c:	ldr	r2, [r3, r2]
     e90:	cmp	r2, #0
     e94:	bxeq	lr
     e98:	b	874 <__gmon_start__@plt>
     e9c:	andeq	r1, r1, ip, asr #1
     ea0:	andeq	r0, r0, ip, lsl #1
     ea4:	blmi	1d2ec4 <abort@plt+0x1d25b0>
     ea8:	bmi	1d2090 <abort@plt+0x1d177c>
     eac:	addmi	r4, r3, #2063597568	; 0x7b000000
     eb0:	andle	r4, r3, sl, ror r4
     eb4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     eb8:	ldrmi	fp, [r8, -r3, lsl #2]
     ebc:	svclt	0x00004770
     ec0:	andeq	r1, r1, ip, asr r1
     ec4:	andeq	r1, r1, r8, asr r1
     ec8:	andeq	r1, r1, r8, lsr #1
     ecc:	andeq	r0, r0, r0, lsl #1
     ed0:	stmdbmi	r9, {r3, fp, lr}
     ed4:	bmi	2520bc <abort@plt+0x2517a8>
     ed8:	bne	2520c4 <abort@plt+0x2517b0>
     edc:	svceq	0x00cb447a
     ee0:			; <UNDEFINED> instruction: 0x01a1eb03
     ee4:	andle	r1, r3, r9, asr #32
     ee8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     eec:	ldrmi	fp, [r8, -r3, lsl #2]
     ef0:	svclt	0x00004770
     ef4:	andeq	r1, r1, r0, lsr r1
     ef8:	andeq	r1, r1, ip, lsr #2
     efc:	andeq	r1, r1, ip, ror r0
     f00:	andeq	r0, r0, r0, lsr #1
     f04:	blmi	2ae32c <abort@plt+0x2ada18>
     f08:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     f0c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     f10:	blmi	26f4c4 <abort@plt+0x26ebb0>
     f14:	ldrdlt	r5, [r3, -r3]!
     f18:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     f1c:			; <UNDEFINED> instruction: 0xf7ff6818
     f20:			; <UNDEFINED> instruction: 0xf7ffec68
     f24:	blmi	1c0e28 <abort@plt+0x1c0514>
     f28:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     f2c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     f30:	strdeq	r1, [r1], -sl
     f34:	andeq	r1, r1, ip, asr #32
     f38:	andeq	r0, r0, ip, ror r0
     f3c:	andeq	r1, r1, r6, ror #1
     f40:	ldrdeq	r1, [r1], -sl
     f44:	svclt	0x0000e7c4
     f48:	mvnsmi	lr, sp, lsr #18
     f4c:			; <UNDEFINED> instruction: 0x46054617
     f50:			; <UNDEFINED> instruction: 0xf7ff460e
     f54:			; <UNDEFINED> instruction: 0xf04feca2
     f58:	ldrtmi	r0, [r1], -r0, lsl #16
     f5c:	andhi	pc, r0, r0, asr #17
     f60:	strtmi	r4, [r8], -r4, lsl #12
     f64:	stcl	7, cr15, [r8], #-1020	; 0xfffffc04
     f68:	andcc	r6, r1, r8, lsr r0
     f6c:			; <UNDEFINED> instruction: 0x4640bf18
     f70:	pop	{r0, ip, lr, pc}
     f74:	stmdavs	r0!, {r4, r5, r6, r7, r8, pc}
     f78:	rscsle	r2, sl, r0, lsl #16
     f7c:	andcs	r4, r5, #114688	; 0x1c000
     f80:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
     f84:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
     f88:	ldrtmi	r4, [r1], -r5, lsl #22
     f8c:			; <UNDEFINED> instruction: 0xf853447b
     f90:			; <UNDEFINED> instruction: 0xf7ff2025
     f94:	stmdavs	r0!, {r3, r5, r7, sl, fp, sp, lr, pc}
     f98:	strb	r4, [sl, r0, asr #4]!
     f9c:	andeq	r0, r0, sl, asr #2
     fa0:	andeq	r0, r1, r0, asr #29
     fa4:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
     fa8:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
     fac:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
     fb0:			; <UNDEFINED> instruction: 0xf7ff4620
     fb4:	strmi	lr, [r7], -lr, asr #24
     fb8:			; <UNDEFINED> instruction: 0xf7ff4620
     fbc:	strmi	lr, [r6], -r6, lsr #24
     fc0:			; <UNDEFINED> instruction: 0xf7ff4620
     fc4:	strmi	lr, [r4], -r4, lsl #25
     fc8:			; <UNDEFINED> instruction: 0xb128bb66
     fcc:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
     fd0:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
     fd4:	tstle	r7, r9, lsl #22
     fd8:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
     fdc:			; <UNDEFINED> instruction: 0x4620681c
     fe0:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
     fe4:	strtmi	r4, [r0], -r6, lsl #12
     fe8:	stc	7, cr15, [lr], {255}	; 0xff
     fec:	strtmi	r4, [r0], -r5, lsl #12
     ff0:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
     ff4:	bllt	f5280c <abort@plt+0xf51ef8>
     ff8:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
     ffc:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1000:	blcs	25b014 <abort@plt+0x25a700>
    1004:	ldfltp	f5, [r8, #44]!	; 0x2c
    1008:	rscle	r2, r5, r0, lsr #22
    100c:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1010:	andcs	r2, r0, r5, lsl #4
    1014:			; <UNDEFINED> instruction: 0xf7ff4479
    1018:			; <UNDEFINED> instruction: 0xf7ffec04
    101c:	andcs	lr, r1, r4, ror #24
    1020:	bl	ffe3f024 <abort@plt+0xffe3e710>
    1024:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
    1028:	stccs	8, cr6, [r0], {3}
    102c:	blcs	8357e4 <abort@plt+0x834ed0>
    1030:	andvs	fp, r4, r8, lsl pc
    1034:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1038:	andcs	r2, r0, r5, lsl #4
    103c:			; <UNDEFINED> instruction: 0xf7ff4479
    1040:			; <UNDEFINED> instruction: 0xf7ffebf0
    1044:	strb	lr, [sl, r4, lsr #24]!
    1048:	mvnle	r2, r0, lsl #16
    104c:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    1050:	blcs	81b064 <abort@plt+0x81a750>
    1054:	andvs	fp, r4, r8, lsl pc
    1058:	svclt	0x0000e7e1
    105c:	andeq	r0, r1, lr, lsr #31
    1060:	muleq	r0, r4, r0
    1064:	andeq	r0, r0, r8, lsl #1
    1068:	ldrdeq	r0, [r0], -ip
    106c:	strheq	r0, [r0], -r4
    1070:	mvnsmi	lr, #737280	; 0xb4000
    1074:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1078:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    107c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1080:	bl	fe6bf084 <abort@plt+0xfe6be770>
    1084:	blne	1d92280 <abort@plt+0x1d9196c>
    1088:	strhle	r1, [sl], -r6
    108c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1090:	svccc	0x0004f855
    1094:	strbmi	r3, [sl], -r1, lsl #8
    1098:	ldrtmi	r4, [r8], -r1, asr #12
    109c:	adcmi	r4, r6, #152, 14	; 0x2600000
    10a0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    10a4:	svclt	0x000083f8
    10a8:	andeq	r0, r1, sl, asr #27
    10ac:	andeq	r0, r1, r0, asr #27
    10b0:	svclt	0x00004770
    10b4:	tstcs	r0, r2, lsl #22
    10b8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    10bc:	bllt	ffcbf0c0 <abort@plt+0xffcbe7ac>
    10c0:	andeq	r0, r1, r8, asr #30

Disassembly of section .fini:

000010c4 <.fini>:
    10c4:	push	{r3, lr}
    10c8:	pop	{r3, pc}
