{
  "Top": "display_shift",
  "RtlTop": "display_shift",
  "RtlPrefix": "",
  "RtlSubPrefix": "display_shift_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ddr_copy": {
      "index": "0",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_copy",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ddr_copy_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ddr_copy_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "ddr_update": {
      "index": "1",
      "direction": "out",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_update",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ddr_update_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ddr_update_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "width": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "height": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "height",
          "usage": "data",
          "direction": "in"
        }]
    },
    "xstart": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "xstart",
          "usage": "data",
          "direction": "in"
        }]
    },
    "xend": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "xend",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ystart": {
      "index": "6",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "ystart",
          "usage": "data",
          "direction": "in"
        }]
    },
    "yend": {
      "index": "7",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "yend",
          "usage": "data",
          "direction": "in"
        }]
    },
    "frame_size": {
      "index": "8",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "frame_size",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top display_shift -name display_shift",
      "set_directive_interface display_shift -mode s_axilite return",
      "set_directive_interface display_shift -mode m_axi -depth 307200 ddr_copy -offset slave -bundle copy -num_read_outstanding 16 -max_read_burst_length 32",
      "set_directive_interface display_shift -mode m_axi -depth 307200 ddr_update -offset slave -bundle update -num_write_outstanding 16 -max_write_burst_length 32",
      "set_directive_dataflow display_shift\/display_shift_label0 ",
      "set_directive_loop_tripcount display_shift\/display_shift_label0 -min 1 -max 480 -avg 480",
      "set_directive_pipeline display_shift\/display_shift_label1 ",
      "set_directive_loop_tripcount display_shift\/display_shift_label1 -min 1 -max 640 -avg 640",
      "set_directive_pipeline display_shift\/display_shift_label2 ",
      "set_directive_loop_tripcount display_shift\/display_shift_label2 -min 1 -max 640 -avg 640",
      "set_directive_dataflow display_shift\/display_shift_label3 ",
      "set_directive_loop_tripcount display_shift\/display_shift_label3 -min 1 -max 480 -avg 480",
      "set_directive_pipeline display_shift\/display_shift_label4 ",
      "set_directive_loop_tripcount display_shift\/display_shift_label4 -min 1 -max 640 -avg 640",
      "set_directive_pipeline display_shift\/display_shift_label5 ",
      "set_directive_loop_tripcount display_shift\/display_shift_label5 -min 1 -max 640 -avg 640",
      "set_directive_dataflow display_shift\/display_shift_label6 ",
      "set_directive_loop_tripcount display_shift\/display_shift_label6 -min 1 -max 480 -avg 480",
      "set_directive_pipeline display_shift\/display_shift_label7 ",
      "set_directive_loop_tripcount display_shift\/display_shift_label7 -min 1 -max 640 -avg 640",
      "set_directive_pipeline display_shift\/display_shift_label8 ",
      "set_directive_loop_tripcount display_shift\/display_shift_label8 -min 1 -max 640 -avg 640",
      "set_directive_dataflow display_shift\/display_shift_label9 ",
      "set_directive_loop_tripcount display_shift\/display_shift_label9 -min 1 -max 480 -avg 480",
      "set_directive_pipeline display_shift\/display_shift_label10 ",
      "set_directive_loop_tripcount display_shift\/display_shift_label10 -min 1 -max 640 -avg 640",
      "set_directive_pipeline display_shift\/display_shift_label11 ",
      "set_directive_loop_tripcount display_shift\/display_shift_label11 -min 1 -max 640 -avg 640",
      "set_directive_interface display_shift -mode s_axilite width",
      "set_directive_interface display_shift -mode s_axilite height",
      "set_directive_interface display_shift -mode s_axilite xstart",
      "set_directive_interface display_shift -mode s_axilite xend",
      "set_directive_interface display_shift -mode s_axilite ystart",
      "set_directive_interface display_shift -mode s_axilite yend",
      "set_directive_interface display_shift -mode s_axilite frame_size",
      "set_directive_top display_shift -name display_shift"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "display_shift"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "30"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "display_shift",
    "Version": "1.0",
    "DisplayName": "Display_shift",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_display_shift_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/display_shift.cpp"],
    "Vhdl": [
      "impl\/vhdl\/display_shift_control_s_axi.vhd",
      "impl\/vhdl\/display_shift_copy_m_axi.vhd",
      "impl\/vhdl\/display_shift_dataflow_in_loop_display_shift_label0.vhd",
      "impl\/vhdl\/display_shift_dataflow_in_loop_display_shift_label0_copy_V.vhd",
      "impl\/vhdl\/display_shift_dataflow_in_loop_display_shift_label0_copy_V_memcore.vhd",
      "impl\/vhdl\/display_shift_display_shift_label1_proc5.vhd",
      "impl\/vhdl\/display_shift_display_shift_label2_proc.vhd",
      "impl\/vhdl\/display_shift_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/display_shift_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/display_shift_mul_34s_32ns_62_2_1.vhd",
      "impl\/vhdl\/display_shift_update_m_axi.vhd",
      "impl\/vhdl\/display_shift.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/display_shift_control_s_axi.v",
      "impl\/verilog\/display_shift_copy_m_axi.v",
      "impl\/verilog\/display_shift_dataflow_in_loop_display_shift_label0.v",
      "impl\/verilog\/display_shift_dataflow_in_loop_display_shift_label0_copy_V.v",
      "impl\/verilog\/display_shift_dataflow_in_loop_display_shift_label0_copy_V_memcore.v",
      "impl\/verilog\/display_shift_display_shift_label1_proc5.v",
      "impl\/verilog\/display_shift_display_shift_label2_proc.v",
      "impl\/verilog\/display_shift_fifo_w32_d2_S.v",
      "impl\/verilog\/display_shift_fifo_w64_d2_S.v",
      "impl\/verilog\/display_shift_mul_34s_32ns_62_2_1.v",
      "impl\/verilog\/display_shift_update_m_axi.v",
      "impl\/verilog\/display_shift.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/display_shift_v1_0\/data\/display_shift.mdd",
      "impl\/misc\/drivers\/display_shift_v1_0\/data\/display_shift.tcl",
      "impl\/misc\/drivers\/display_shift_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/display_shift_v1_0\/src\/xdisplay_shift.c",
      "impl\/misc\/drivers\/display_shift_v1_0\/src\/xdisplay_shift.h",
      "impl\/misc\/drivers\/display_shift_v1_0\/src\/xdisplay_shift_hw.h",
      "impl\/misc\/drivers\/display_shift_v1_0\/src\/xdisplay_shift_linux.c",
      "impl\/misc\/drivers\/display_shift_v1_0\/src\/xdisplay_shift_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/display_shift.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/koutakimura\/workspace\/ProjectFolder\/Xilinx\/workspace\/Arty_z7_20\/Vitis_HLS\/Graphic\/animation\/display_shift\/display_shift\/solution1\/.debug\/display_shift.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_copy:m_axi_update",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_copy": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_copy_",
      "paramPrefix": "C_M_AXI_COPY_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_copy_ARADDR",
        "m_axi_copy_ARBURST",
        "m_axi_copy_ARCACHE",
        "m_axi_copy_ARID",
        "m_axi_copy_ARLEN",
        "m_axi_copy_ARLOCK",
        "m_axi_copy_ARPROT",
        "m_axi_copy_ARQOS",
        "m_axi_copy_ARREADY",
        "m_axi_copy_ARREGION",
        "m_axi_copy_ARSIZE",
        "m_axi_copy_ARUSER",
        "m_axi_copy_ARVALID",
        "m_axi_copy_AWADDR",
        "m_axi_copy_AWBURST",
        "m_axi_copy_AWCACHE",
        "m_axi_copy_AWID",
        "m_axi_copy_AWLEN",
        "m_axi_copy_AWLOCK",
        "m_axi_copy_AWPROT",
        "m_axi_copy_AWQOS",
        "m_axi_copy_AWREADY",
        "m_axi_copy_AWREGION",
        "m_axi_copy_AWSIZE",
        "m_axi_copy_AWUSER",
        "m_axi_copy_AWVALID",
        "m_axi_copy_BID",
        "m_axi_copy_BREADY",
        "m_axi_copy_BRESP",
        "m_axi_copy_BUSER",
        "m_axi_copy_BVALID",
        "m_axi_copy_RDATA",
        "m_axi_copy_RID",
        "m_axi_copy_RLAST",
        "m_axi_copy_RREADY",
        "m_axi_copy_RRESP",
        "m_axi_copy_RUSER",
        "m_axi_copy_RVALID",
        "m_axi_copy_WDATA",
        "m_axi_copy_WID",
        "m_axi_copy_WLAST",
        "m_axi_copy_WREADY",
        "m_axi_copy_WSTRB",
        "m_axi_copy_WUSER",
        "m_axi_copy_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "ddr_copy"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "ddr_copy"
        }
      ]
    },
    "m_axi_update": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_update_",
      "paramPrefix": "C_M_AXI_UPDATE_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "32",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_update_ARADDR",
        "m_axi_update_ARBURST",
        "m_axi_update_ARCACHE",
        "m_axi_update_ARID",
        "m_axi_update_ARLEN",
        "m_axi_update_ARLOCK",
        "m_axi_update_ARPROT",
        "m_axi_update_ARQOS",
        "m_axi_update_ARREADY",
        "m_axi_update_ARREGION",
        "m_axi_update_ARSIZE",
        "m_axi_update_ARUSER",
        "m_axi_update_ARVALID",
        "m_axi_update_AWADDR",
        "m_axi_update_AWBURST",
        "m_axi_update_AWCACHE",
        "m_axi_update_AWID",
        "m_axi_update_AWLEN",
        "m_axi_update_AWLOCK",
        "m_axi_update_AWPROT",
        "m_axi_update_AWQOS",
        "m_axi_update_AWREADY",
        "m_axi_update_AWREGION",
        "m_axi_update_AWSIZE",
        "m_axi_update_AWUSER",
        "m_axi_update_AWVALID",
        "m_axi_update_BID",
        "m_axi_update_BREADY",
        "m_axi_update_BRESP",
        "m_axi_update_BUSER",
        "m_axi_update_BVALID",
        "m_axi_update_RDATA",
        "m_axi_update_RID",
        "m_axi_update_RLAST",
        "m_axi_update_RREADY",
        "m_axi_update_RRESP",
        "m_axi_update_RUSER",
        "m_axi_update_RVALID",
        "m_axi_update_WDATA",
        "m_axi_update_WID",
        "m_axi_update_WLAST",
        "m_axi_update_WREADY",
        "m_axi_update_WSTRB",
        "m_axi_update_WUSER",
        "m_axi_update_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "32",
          "max_widen_bitwidth": "0",
          "argName": "ddr_update"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "ddr_update"
        }
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_update",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ddr_copy_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of ddr_copy",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ddr_copy",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of ddr_copy"
            }]
        },
        {
          "offset": "0x14",
          "name": "ddr_copy_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of ddr_copy",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ddr_copy",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of ddr_copy"
            }]
        },
        {
          "offset": "0x1c",
          "name": "ddr_update_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of ddr_update",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ddr_update",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of ddr_update"
            }]
        },
        {
          "offset": "0x20",
          "name": "ddr_update_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of ddr_update",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ddr_update",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of ddr_update"
            }]
        },
        {
          "offset": "0x28",
          "name": "width",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "width",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of width"
            }]
        },
        {
          "offset": "0x30",
          "name": "height",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of height",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "height",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of height"
            }]
        },
        {
          "offset": "0x38",
          "name": "xstart",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of xstart",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "xstart",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of xstart"
            }]
        },
        {
          "offset": "0x40",
          "name": "xend",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of xend",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "xend",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of xend"
            }]
        },
        {
          "offset": "0x48",
          "name": "ystart",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of ystart",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ystart",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of ystart"
            }]
        },
        {
          "offset": "0x50",
          "name": "yend",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of yend",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "yend",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of yend"
            }]
        },
        {
          "offset": "0x58",
          "name": "frame_size",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of frame_size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "frame_size",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of frame_size"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "ddr_copy"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_copy_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_copy_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_copy_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_copy_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_copy_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_copy_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_copy_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_copy_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_copy_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_copy_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_copy_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_copy_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_copy_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_copy_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_copy_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_copy_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_copy_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_copy_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_copy_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_copy_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_copy_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_copy_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_copy_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_copy_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_copy_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_copy_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_copy_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_copy_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_copy_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_copy_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_copy_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_copy_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_copy_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_copy_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_copy_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_copy_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_copy_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_copy_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_copy_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_copy_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_copy_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_copy_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_copy_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_copy_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_copy_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_update_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_update_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_update_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_update_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_update_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_update_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_update_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_update_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_update_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_update_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_update_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_update_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_update_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_update_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_update_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_update_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_update_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_update_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_update_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_update_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_update_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_update_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_update_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_update_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_update_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_update_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_update_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_update_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_update_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_update_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_update_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_update_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_update_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_update_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_update_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_update_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_update_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_update_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_update_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_update_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_update_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_update_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_update_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_update_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_update_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "display_shift",
      "Instances": [{
          "ModuleName": "dataflow_in_loop_display_shift_label0",
          "InstanceName": "dataflow_in_loop_display_shift_label0_U0",
          "Instances": [
            {
              "ModuleName": "display_shift_label2_proc",
              "InstanceName": "display_shift_label2_proc_U0"
            },
            {
              "ModuleName": "display_shift_label1_proc5",
              "InstanceName": "display_shift_label1_proc5_U0"
            }
          ]
        }]
    },
    "Info": {
      "display_shift_label1_proc5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "display_shift_label2_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_display_shift_label0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "display_shift": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "display_shift_label1_proc5": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "653",
          "LatencyWorst": "653",
          "PipelineIIMin": "14",
          "PipelineIIMax": "653",
          "PipelineII": "14 ~ 653",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "display_shift_label1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "641",
            "Latency": "2 ~ 641",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "480",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "484",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "display_shift_label2_proc": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "651",
          "LatencyWorst": "651",
          "PipelineIIMin": "12",
          "PipelineIIMax": "651",
          "PipelineII": "12 ~ 651",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "display_shift_label2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "641",
            "Latency": "2 ~ 641",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "574",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "484",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_display_shift_label0": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "1305",
          "LatencyWorst": "1305",
          "PipelineIIMin": "15",
          "PipelineIIMax": "654",
          "PipelineII": "15 ~ 654",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "10.242"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "1648",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1378",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "display_shift": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "314574",
          "LatencyWorst": "314574",
          "PipelineIIMin": "31",
          "PipelineIIMax": "314575",
          "PipelineII": "31 ~ 314575",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "10.242"
        },
        "Loops": [{
            "Name": "display_shift_label0",
            "TripCount": "",
            "LatencyMin": "29",
            "LatencyMax": "314573",
            "Latency": "29 ~ 314573",
            "PipelineII": "",
            "PipelineDepthMin": "29",
            "PipelineDepthMax": "314573",
            "PipelineDepth": "29 ~ 314573"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "3622",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "3408",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-06-03 14:10:50 JST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
