#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sun Oct 22 01:19:42 2017
# Process ID: 14090
# Log file: /home/ppan/vivado.log
# Journal file: /home/ppan/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ppan/decompression_backend/decompression_backend.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ppan/Vivado/Vivado/2014.3.1/data/ip'.
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "/home/ppan/decompression_backend/decompression_backend.srcs/sources_1/new/backend_top.v" into library work [/home/ppan/decompression_backend/decompression_backend.srcs/sources_1/new/backend_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "/home/ppan/decompression_backend/decompression_backend.srcs/sources_1/new/dma_controller.v" into library work [/home/ppan/decompression_backend/decompression_backend.srcs/sources_1/new/dma_controller.v:1]
[Sun Oct 22 01:20:01 2017] Launched synth_1...
Run output will be captured here: /home/ppan/decompression_backend/decompression_backend.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1761-2
INFO: [Project 1-454] Reading design checkpoint '/home/ppan/decompression_backend/decompression_backend.runs/axi_bram_ctrl_0_synth_1/axi_bram_ctrl_0.dcp' for cell 'bram_ctrl_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ppan/decompression_backend/decompression_backend.runs/axi_dma_0_synth_1/axi_dma_0.dcp' for cell 'dma'
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Loading clock regions from /home/ppan/Vivado/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /home/ppan/Vivado/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /home/ppan/Vivado/Vivado/2014.3.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /home/ppan/Vivado/Vivado/2014.3.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /home/ppan/Vivado/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /home/ppan/Vivado/Vivado/2014.3.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /home/ppan/Vivado/Vivado/2014.3.1/data/parts/xilinx/virtex7/ConfigModes.xml
open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6073.375 ; gain = 322.852 ; free physical = 992 ; free virtual = 6435
INFO: [Common 17-344] 'open_run' was cancelled
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1761-2
INFO: [Project 1-454] Reading design checkpoint '/home/ppan/decompression_backend/decompression_backend.runs/axi_bram_ctrl_0_synth_1/axi_bram_ctrl_0.dcp' for cell 'bram_ctrl_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ppan/decompression_backend/decompression_backend.runs/axi_dma_0_synth_1/axi_dma_0.dcp' for cell 'dma'
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/ppan/decompression_backend/decompression_backend.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xdc] for cell 'dma/U0'
Finished Parsing XDC File [/home/ppan/decompression_backend/decompression_backend.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xdc] for cell 'dma/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ppan/decompression_backend/decompression_backend.runs/axi_bram_ctrl_0_synth_1/axi_bram_ctrl_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ppan/decompression_backend/decompression_backend.runs/axi_dma_0_synth_1/axi_dma_0.dcp'
Parsing XDC File [/home/ppan/decompression_backend/decompression_backend.srcs/sources_1/ip/axi_dma_0/axi_dma_0_clocks.xdc] for cell 'dma/U0'
Finished Parsing XDC File [/home/ppan/decompression_backend/decompression_backend.srcs/sources_1/ip/axi_dma_0/axi_dma_0_clocks.xdc] for cell 'dma/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.438 ; gain = 243.367 ; free physical = 702 ; free virtual = 6152
create_clock -period 3.500 -name clk -waveform {0.000 1.750} [get_ports aclk]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
archive_project /home/ppan/decompression_backend.xpr.zip -force -exclude_run_results -include_config_settings
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ppan/Vivado/Vivado/2014.3.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'blk_mem_gen_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'blk_mem_gen_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'axi_bram_ctrl_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'axi_bram_ctrl_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'axi_dma_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'axi_dma_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'blk_mem_gen_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'axi_bram_ctrl_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'axi_dma_0_impl_1'...
