<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › pata_hpt3x2n.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pata_hpt3x2n.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Libata driver for the HighPoint 371N, 372N, and 302N UDMA66 ATA controllers.</span>
<span class="cm"> *</span>
<span class="cm"> * This driver is heavily based upon:</span>
<span class="cm"> *</span>
<span class="cm"> * linux/drivers/ide/pci/hpt366.c		Version 0.36	April 25, 2003</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1999-2003		Andre Hedrick &lt;andre@linux-ide.org&gt;</span>
<span class="cm"> * Portions Copyright (C) 2001	        Sun Microsystems, Inc.</span>
<span class="cm"> * Portions Copyright (C) 2003		Red Hat Inc</span>
<span class="cm"> * Portions Copyright (C) 2005-2010	MontaVista Software, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * TODO</span>
<span class="cm"> *	Work out best PLL policy</span>
<span class="cm"> */</span>

<span class="cp">#define pr_fmt(fmt) KBUILD_MODNAME &quot;: &quot; fmt</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>

<span class="cp">#define DRV_NAME	&quot;pata_hpt3x2n&quot;</span>
<span class="cp">#define DRV_VERSION	&quot;0.3.15&quot;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">HPT_PCI_FAST</span>	<span class="o">=</span>	<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span>
	<span class="n">PCI66</span>		<span class="o">=</span>	<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">USE_DPLL</span>	<span class="o">=</span>	<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hpt_clock</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">xfer_speed</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">timing</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hpt_chip</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hpt_clock</span> <span class="o">*</span><span class="n">clocks</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* key for bus clock timings</span>
<span class="cm"> * bit</span>
<span class="cm"> * 0:3    data_high_time. Inactive time of DIOW_/DIOR_ for PIO and MW DMA.</span>
<span class="cm"> *        cycles = value + 1</span>
<span class="cm"> * 4:8    data_low_time. Active time of DIOW_/DIOR_ for PIO and MW DMA.</span>
<span class="cm"> *        cycles = value + 1</span>
<span class="cm"> * 9:12   cmd_high_time. Inactive time of DIOW_/DIOR_ during task file</span>
<span class="cm"> *        register access.</span>
<span class="cm"> * 13:17  cmd_low_time. Active time of DIOW_/DIOR_ during task file</span>
<span class="cm"> *        register access.</span>
<span class="cm"> * 18:20  udma_cycle_time. Clock cycles for UDMA xfer.</span>
<span class="cm"> * 21     CLK frequency for UDMA: 0=ATA clock, 1=dual ATA clock.</span>
<span class="cm"> * 22:24  pre_high_time. Time to initialize 1st cycle for PIO and MW DMA xfer.</span>
<span class="cm"> * 25:27  cmd_pre_high_time. Time to initialize 1st PIO cycle for task file</span>
<span class="cm"> *        register access.</span>
<span class="cm"> * 28     UDMA enable.</span>
<span class="cm"> * 29     DMA  enable.</span>
<span class="cm"> * 30     PIO_MST enable. If set, the chip is in bus master mode during</span>
<span class="cm"> *        PIO xfer.</span>
<span class="cm"> * 31     FIFO enable. Only for PIO.</span>
<span class="cm"> */</span>

<span class="cm">/* 66MHz DPLL clocks */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">hpt_clock</span> <span class="n">hpt3x2n_clocks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>	<span class="n">XFER_UDMA_7</span><span class="p">,</span>	<span class="mh">0x1c869c62</span>	<span class="p">},</span>
	<span class="p">{</span>	<span class="n">XFER_UDMA_6</span><span class="p">,</span>	<span class="mh">0x1c869c62</span>	<span class="p">},</span>
	<span class="p">{</span>	<span class="n">XFER_UDMA_5</span><span class="p">,</span>	<span class="mh">0x1c8a9c62</span>	<span class="p">},</span>
	<span class="p">{</span>	<span class="n">XFER_UDMA_4</span><span class="p">,</span>	<span class="mh">0x1c8a9c62</span>	<span class="p">},</span>
	<span class="p">{</span>	<span class="n">XFER_UDMA_3</span><span class="p">,</span>	<span class="mh">0x1c8e9c62</span>	<span class="p">},</span>
	<span class="p">{</span>	<span class="n">XFER_UDMA_2</span><span class="p">,</span>	<span class="mh">0x1c929c62</span>	<span class="p">},</span>
	<span class="p">{</span>	<span class="n">XFER_UDMA_1</span><span class="p">,</span>	<span class="mh">0x1c9a9c62</span>	<span class="p">},</span>
	<span class="p">{</span>	<span class="n">XFER_UDMA_0</span><span class="p">,</span>	<span class="mh">0x1c829c62</span>	<span class="p">},</span>

	<span class="p">{</span>	<span class="n">XFER_MW_DMA_2</span><span class="p">,</span>	<span class="mh">0x2c829c62</span>	<span class="p">},</span>
	<span class="p">{</span>	<span class="n">XFER_MW_DMA_1</span><span class="p">,</span>	<span class="mh">0x2c829c66</span>	<span class="p">},</span>
	<span class="p">{</span>	<span class="n">XFER_MW_DMA_0</span><span class="p">,</span>	<span class="mh">0x2c829d2e</span>	<span class="p">},</span>

	<span class="p">{</span>	<span class="n">XFER_PIO_4</span><span class="p">,</span>	<span class="mh">0x0c829c62</span>	<span class="p">},</span>
	<span class="p">{</span>	<span class="n">XFER_PIO_3</span><span class="p">,</span>	<span class="mh">0x0c829c84</span>	<span class="p">},</span>
	<span class="p">{</span>	<span class="n">XFER_PIO_2</span><span class="p">,</span>	<span class="mh">0x0c829ca6</span>	<span class="p">},</span>
	<span class="p">{</span>	<span class="n">XFER_PIO_1</span><span class="p">,</span>	<span class="mh">0x0d029d26</span>	<span class="p">},</span>
	<span class="p">{</span>	<span class="n">XFER_PIO_0</span><span class="p">,</span>	<span class="mh">0x0d029d5e</span>	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3x2n_find_mode	-	reset the hpt3x2n bus</span>
<span class="cm"> *	@ap: ATA port</span>
<span class="cm"> *	@speed: transfer mode</span>
<span class="cm"> *</span>
<span class="cm"> *	Return the 32bit register programming information for this channel</span>
<span class="cm"> *	that matches the speed provided. For the moment the clocks table</span>
<span class="cm"> *	is hard coded but easy to change. This will be needed if we use</span>
<span class="cm"> *	different DPLLs</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">hpt3x2n_find_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="kt">int</span> <span class="n">speed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hpt_clock</span> <span class="o">*</span><span class="n">clocks</span> <span class="o">=</span> <span class="n">hpt3x2n_clocks</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">clocks</span><span class="o">-&gt;</span><span class="n">xfer_speed</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clocks</span><span class="o">-&gt;</span><span class="n">xfer_speed</span> <span class="o">==</span> <span class="n">speed</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">clocks</span><span class="o">-&gt;</span><span class="n">timing</span><span class="p">;</span>
		<span class="n">clocks</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">BUG</span><span class="p">();</span>
	<span class="k">return</span> <span class="mh">0xffffffffU</span><span class="p">;</span>	<span class="cm">/* silence compiler warning */</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt372n_filter	-	mode selection filter</span>
<span class="cm"> *	@adev: ATA device</span>
<span class="cm"> *	@mask: mode mask</span>
<span class="cm"> *</span>
<span class="cm"> *	The Marvell bridge chips used on the HighPoint SATA cards do not seem</span>
<span class="cm"> *	to support the UltraDMA modes 1, 2, and 3 as well as any MWDMA modes...</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">hpt372n_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ata_id_is_sata</span><span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">))</span>
		<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="mh">0xE</span> <span class="o">&lt;&lt;</span> <span class="n">ATA_SHIFT_UDMA</span><span class="p">)</span> <span class="o">|</span> <span class="n">ATA_MASK_MWDMA</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3x2n_cable_detect	-	Detect the cable type</span>
<span class="cm"> *	@ap: ATA port to detect on</span>
<span class="cm"> *</span>
<span class="cm"> *	Return the cable type attached to this port</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt3x2n_cable_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">scr2</span><span class="p">,</span> <span class="n">ata66</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x5B</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">scr2</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x5B</span><span class="p">,</span> <span class="n">scr2</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x01</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span> <span class="cm">/* debounce */</span>

	<span class="cm">/* Cable register now active */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x5A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ata66</span><span class="p">);</span>
	<span class="cm">/* Restore state */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x5B</span><span class="p">,</span> <span class="n">scr2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ata66</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&gt;&gt;</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA80</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3x2n_pre_reset	-	reset the hpt3x2n bus</span>
<span class="cm"> *	@link: ATA link to reset</span>
<span class="cm"> *	@deadline: deadline jiffies for the operation</span>
<span class="cm"> *</span>
<span class="cm"> *	Perform the initial reset handling for the 3x2n series controllers.</span>
<span class="cm"> *	Reset the hardware and state machine,</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt3x2n_pre_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Reset the state machine */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x50</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ata_sff_prereset</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt3x2n_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">,</span>
			     <span class="n">u8</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">addr1</span><span class="p">,</span> <span class="n">addr2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">timing</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">fast</span><span class="p">;</span>

	<span class="n">addr1</span> <span class="o">=</span> <span class="mh">0x40</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">);</span>
	<span class="n">addr2</span> <span class="o">=</span> <span class="mh">0x51</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">;</span>

	<span class="cm">/* Fast interrupt prediction disable, hold off interrupt disable */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">addr2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fast</span><span class="p">);</span>
	<span class="n">fast</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x07</span><span class="p">;</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">addr2</span><span class="p">,</span> <span class="n">fast</span><span class="p">);</span>

	<span class="cm">/* Determine timing mask and find matching mode entry */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&lt;</span> <span class="n">XFER_MW_DMA_0</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0xcfc3ffff</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&lt;</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x31c001ff</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x303c0000</span><span class="p">;</span>

	<span class="n">timing</span> <span class="o">=</span> <span class="n">hpt3x2n_find_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">addr1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">timing</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">addr1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3x2n_set_piomode		-	PIO setup</span>
<span class="cm"> *	@ap: ATA interface</span>
<span class="cm"> *	@adev: device on the interface</span>
<span class="cm"> *</span>
<span class="cm"> *	Perform PIO mode setup.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt3x2n_set_piomode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">hpt3x2n_set_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3x2n_set_dmamode		-	DMA timing setup</span>
<span class="cm"> *	@ap: ATA interface</span>
<span class="cm"> *	@adev: Device being configured</span>
<span class="cm"> *</span>
<span class="cm"> *	Set up the channel for MWDMA or UDMA modes.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt3x2n_set_dmamode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">hpt3x2n_set_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3x2n_bmdma_end		-	DMA engine stop</span>
<span class="cm"> *	@qc: ATA command</span>
<span class="cm"> *</span>
<span class="cm"> *	Clean up after the HPT3x2n and later DMA engine</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt3x2n_bmdma_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">mscreg</span> <span class="o">=</span> <span class="mh">0x50</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bwsr_stat</span><span class="p">,</span> <span class="n">msc_stat</span><span class="p">;</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x6A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bwsr_stat</span><span class="p">);</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">mscreg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msc_stat</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bwsr_stat</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">))</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">mscreg</span><span class="p">,</span> <span class="n">msc_stat</span> <span class="o">|</span> <span class="mh">0x30</span><span class="p">);</span>
	<span class="n">ata_bmdma_stop</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3x2n_set_clock	-	clock control</span>
<span class="cm"> *	@ap: ATA port</span>
<span class="cm"> *	@source: 0x21 or 0x23 for PLL or PCI sourced clock</span>
<span class="cm"> *</span>
<span class="cm"> *	Switch the ATA bus clock between the PLL and PCI clock sources</span>
<span class="cm"> *	while correctly isolating the bus and resetting internal logic</span>
<span class="cm"> *</span>
<span class="cm"> *	We must use the DPLL for</span>
<span class="cm"> *	-	writing</span>
<span class="cm"> *	-	second channel UDMA7 (SATA ports) or higher</span>
<span class="cm"> *	-	66MHz PCI</span>
<span class="cm"> *</span>
<span class="cm"> *	or we will underclock the device and get reduced performance.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpt3x2n_set_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="kt">int</span> <span class="n">source</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">bmdma</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span> <span class="o">-</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>

	<span class="cm">/* Tristate the bus */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0x80</span><span class="p">,</span> <span class="n">bmdma</span><span class="o">+</span><span class="mh">0x73</span><span class="p">);</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0x80</span><span class="p">,</span> <span class="n">bmdma</span><span class="o">+</span><span class="mh">0x77</span><span class="p">);</span>

	<span class="cm">/* Switch clock and reset channels */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="n">source</span><span class="p">,</span> <span class="n">bmdma</span><span class="o">+</span><span class="mh">0x7B</span><span class="p">);</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0xC0</span><span class="p">,</span> <span class="n">bmdma</span><span class="o">+</span><span class="mh">0x79</span><span class="p">);</span>

	<span class="cm">/* Reset state machines, avoid enabling the disabled channels */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="n">ioread8</span><span class="p">(</span><span class="n">bmdma</span><span class="o">+</span><span class="mh">0x70</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x32</span><span class="p">,</span> <span class="n">bmdma</span><span class="o">+</span><span class="mh">0x70</span><span class="p">);</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="n">ioread8</span><span class="p">(</span><span class="n">bmdma</span><span class="o">+</span><span class="mh">0x74</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x32</span><span class="p">,</span> <span class="n">bmdma</span><span class="o">+</span><span class="mh">0x74</span><span class="p">);</span>

	<span class="cm">/* Complete reset */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">bmdma</span><span class="o">+</span><span class="mh">0x79</span><span class="p">);</span>

	<span class="cm">/* Reconnect channels to bus */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">bmdma</span><span class="o">+</span><span class="mh">0x73</span><span class="p">);</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">bmdma</span><span class="o">+</span><span class="mh">0x77</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt3x2n_use_dpll</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="kt">int</span> <span class="n">writing</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="n">flags</span> <span class="o">=</span> <span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="cm">/* See if we should use the DPLL */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">writing</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">USE_DPLL</span><span class="p">;</span>	<span class="cm">/* Needed for write */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PCI66</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">USE_DPLL</span><span class="p">;</span>	<span class="cm">/* Needed at 66Mhz */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt3x2n_qc_defer</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">alt</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">^</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">,</span> <span class="n">flags</span> <span class="o">=</span> <span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dpll</span> <span class="o">=</span> <span class="n">hpt3x2n_use_dpll</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_WRITE</span><span class="p">);</span>

	<span class="cm">/* First apply the usual rules */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_std_qc_defer</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">USE_DPLL</span><span class="p">)</span> <span class="o">!=</span> <span class="n">dpll</span> <span class="o">&amp;&amp;</span> <span class="n">alt</span><span class="o">-&gt;</span><span class="n">qc_active</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ATA_DEFER_PORT</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">hpt3x2n_qc_issue</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">flags</span> <span class="o">=</span> <span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dpll</span> <span class="o">=</span> <span class="n">hpt3x2n_use_dpll</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_WRITE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">USE_DPLL</span><span class="p">)</span> <span class="o">!=</span> <span class="n">dpll</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">USE_DPLL</span><span class="p">;</span>
		<span class="n">flags</span> <span class="o">|=</span> <span class="n">dpll</span><span class="p">;</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="kt">long</span><span class="p">)</span><span class="n">flags</span><span class="p">;</span>

		<span class="n">hpt3x2n_set_clock</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">dpll</span> <span class="o">?</span> <span class="mh">0x21</span> <span class="o">:</span> <span class="mh">0x23</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ata_bmdma_qc_issue</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">hpt3x2n_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BMDMA_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> *	Configuration for HPT302N/371N.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">hpt3xxn_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>

	<span class="p">.</span><span class="n">bmdma_stop</span>	<span class="o">=</span> <span class="n">hpt3x2n_bmdma_stop</span><span class="p">,</span>

	<span class="p">.</span><span class="n">qc_defer</span>	<span class="o">=</span> <span class="n">hpt3x2n_qc_defer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">qc_issue</span>	<span class="o">=</span> <span class="n">hpt3x2n_qc_issue</span><span class="p">,</span>

	<span class="p">.</span><span class="n">cable_detect</span>	<span class="o">=</span> <span class="n">hpt3x2n_cable_detect</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>	<span class="o">=</span> <span class="n">hpt3x2n_set_piomode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dmamode</span>	<span class="o">=</span> <span class="n">hpt3x2n_set_dmamode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prereset</span>	<span class="o">=</span> <span class="n">hpt3x2n_pre_reset</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> *	Configuration for HPT372N. Same as 302N/371N but we have a mode filter.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">hpt372n_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt3xxn_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_filter</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt372n_filter</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3xn_calibrate_dpll		-	Calibrate the DPLL loop</span>
<span class="cm"> *	@dev: PCI device</span>
<span class="cm"> *</span>
<span class="cm"> *	Perform a calibration cycle on the HPT3xN DPLL. Returns 1 if this</span>
<span class="cm"> *	succeeds</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt3xn_calibrate_dpll</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">reg5b</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg5c</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tries</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">tries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">tries</span> <span class="o">&lt;</span> <span class="mh">0x5000</span><span class="p">;</span> <span class="n">tries</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5b</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg5b</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg5b</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* See if it stays set */</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">tries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">tries</span> <span class="o">&lt;</span> <span class="mh">0x1000</span><span class="p">;</span> <span class="n">tries</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5b</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg5b</span><span class="p">);</span>
				<span class="cm">/* Failed ? */</span>
				<span class="k">if</span> <span class="p">((</span><span class="n">reg5b</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
					<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="cm">/* Turn off tuning, we have the DPLL set */</span>
			<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg5c</span><span class="p">);</span>
			<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5c</span><span class="p">,</span> <span class="n">reg5c</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x100</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* Never went stable */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt3x2n_pci_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">freq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fcnt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iobase</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">fcnt</span> <span class="o">=</span> <span class="n">inl</span><span class="p">(</span><span class="n">iobase</span> <span class="o">+</span> <span class="mh">0x90</span><span class="p">);</span>	<span class="cm">/* Not PCI readable for some chips */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">fcnt</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0xABCDE</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">u16</span> <span class="n">sr</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">total</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;BIOS clock data not set</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* This is the process the HPT371 BIOS is reported to use */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">128</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x78</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sr</span><span class="p">);</span>
			<span class="n">total</span> <span class="o">+=</span> <span class="n">sr</span> <span class="o">&amp;</span> <span class="mh">0x1FF</span><span class="p">;</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">fcnt</span> <span class="o">=</span> <span class="n">total</span> <span class="o">/</span> <span class="mi">128</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">fcnt</span> <span class="o">&amp;=</span> <span class="mh">0x1FF</span><span class="p">;</span>

	<span class="n">freq</span> <span class="o">=</span> <span class="p">(</span><span class="n">fcnt</span> <span class="o">*</span> <span class="mi">77</span><span class="p">)</span> <span class="o">/</span> <span class="mi">192</span><span class="p">;</span>

	<span class="cm">/* Clamp to bands */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">freq</span> <span class="o">&lt;</span> <span class="mi">40</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">33</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">freq</span> <span class="o">&lt;</span> <span class="mi">45</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">40</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">freq</span> <span class="o">&lt;</span> <span class="mi">55</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">50</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">66</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	hpt3x2n_init_one		-	Initialise an HPT37X/302</span>
<span class="cm"> *	@dev: PCI device</span>
<span class="cm"> *	@id: Entry in match table</span>
<span class="cm"> *</span>
<span class="cm"> *	Initialise an HPT3x2n device. There are some interesting complications</span>
<span class="cm"> *	here. Firstly the chip may report 366 and be one of several variants.</span>
<span class="cm"> *	Secondly all the timings depend on the clock for the chip which we must</span>
<span class="cm"> *	detect and look up</span>
<span class="cm"> *</span>
<span class="cm"> *	This is the known chip mappings. It may be missing a couple of later</span>
<span class="cm"> *	releases.</span>
<span class="cm"> *</span>
<span class="cm"> *	Chip version		PCI		Rev	Notes</span>
<span class="cm"> *	HPT372			4 (HPT366)	5	Other driver</span>
<span class="cm"> *	HPT372N			4 (HPT366)	6	UDMA133</span>
<span class="cm"> *	HPT372			5 (HPT372)	1	Other driver</span>
<span class="cm"> *	HPT372N			5 (HPT372)	2	UDMA133</span>
<span class="cm"> *	HPT302			6 (HPT302)	*	Other driver</span>
<span class="cm"> *	HPT302N			6 (HPT302)	&gt; 1	UDMA133</span>
<span class="cm"> *	HPT371			7 (HPT371)	*	Other driver</span>
<span class="cm"> *	HPT371N			7 (HPT371)	&gt; 1	UDMA133</span>
<span class="cm"> *	HPT374			8 (HPT374)	*	Other driver</span>
<span class="cm"> *	HPT372N			9 (HPT372N)	*	UDMA133</span>
<span class="cm"> *</span>
<span class="cm"> *	(1) UDMA133 support depends on the bus clock</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hpt3x2n_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* HPT372N - UDMA133 */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info_hpt372n</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt372n_port_ops</span>
	<span class="p">};</span>
	<span class="cm">/* HPT302N and HPT371N - UDMA133 */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info_hpt3xxn</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hpt3xxn_port_ops</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="o">*</span><span class="n">ppi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">&amp;</span><span class="n">info_hpt3xxn</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">};</span>
	<span class="n">u8</span> <span class="n">rev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">irqmask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pci_mhz</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">f_low</span><span class="p">,</span> <span class="n">f_high</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">adjust</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iobase</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">hpriv</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">USE_DPLL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_enable_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_TTI_HPT366</span>:
		<span class="cm">/* 372N if rev &gt;= 6 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">&lt;</span> <span class="mi">6</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">hpt372n</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_TTI_HPT371</span>:
		<span class="cm">/* 371N if rev &gt;= 2 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_TTI_HPT372</span>:
		<span class="cm">/* 372N if rev &gt;= 2 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">hpt372n</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_TTI_HPT302</span>:
		<span class="cm">/* 302N if rev &gt;= 2 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_TTI_HPT372N</span>:
<span class="nl">hpt372n:</span>
		<span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info_hpt372n</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCI table is bogus, please report (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Ok so this is a chip we support */</span>

	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_CACHE_LINE_SIZE</span><span class="p">,</span> <span class="p">(</span><span class="n">L1_CACHE_BYTES</span> <span class="o">/</span> <span class="mi">4</span><span class="p">));</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="mh">0x78</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_MIN_GNT</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_MAX_LAT</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irqmask</span><span class="p">);</span>
	<span class="n">irqmask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x10</span><span class="p">;</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5a</span><span class="p">,</span> <span class="n">irqmask</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * HPT371 chips physically have only one channel, the secondary one,</span>
<span class="cm">	 * but the primary channel registers do exist!  Go figure...</span>
<span class="cm">	 * So,  we manually disable the non-existing channel here</span>
<span class="cm">	 * (if the BIOS hasn&#39;t done this already).</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_TTI_HPT371</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">mcr1</span><span class="p">;</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mcr1</span><span class="p">);</span>
		<span class="n">mcr1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x04</span><span class="p">;</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="n">mcr1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Tune the PLL. HPT recommend using 75 for SATA, 66 for UDMA133 or</span>
<span class="cm">	 * 50 for UDMA100. Right now we always use 66</span>
<span class="cm">	 */</span>

	<span class="n">pci_mhz</span> <span class="o">=</span> <span class="n">hpt3x2n_pci_clock</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">f_low</span> <span class="o">=</span> <span class="p">(</span><span class="n">pci_mhz</span> <span class="o">*</span> <span class="mi">48</span><span class="p">)</span> <span class="o">/</span> <span class="mi">66</span><span class="p">;</span>	<span class="cm">/* PCI Mhz for 66Mhz DPLL */</span>
	<span class="n">f_high</span> <span class="o">=</span> <span class="n">f_low</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>		<span class="cm">/* Tolerance */</span>

	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5C</span><span class="p">,</span> <span class="p">(</span><span class="n">f_high</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">f_low</span> <span class="o">|</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="cm">/* PLL clock */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5B</span><span class="p">,</span> <span class="mh">0x21</span><span class="p">);</span>

	<span class="cm">/* Unlike the 37x we don&#39;t try jiggling the frequency */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">adjust</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">adjust</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">adjust</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">hpt3xn_calibrate_dpll</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5C</span><span class="p">,</span> <span class="p">(</span><span class="n">f_high</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">f_low</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adjust</span> <span class="o">==</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;DPLL did not stabilize!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;bus clock %dMHz, using 66MHz DPLL</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_mhz</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set our private data up. We only need a few flags</span>
<span class="cm">	 * so we use it directly.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_mhz</span> <span class="o">&gt;</span> <span class="mi">60</span><span class="p">)</span>
		<span class="n">hpriv</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="n">PCI66</span> <span class="o">|</span> <span class="n">USE_DPLL</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * On  HPT371N, if ATA clock is 66 MHz we must set bit 2 in</span>
<span class="cm">	 * the MISC. register to stretch the UltraDMA Tss timing.</span>
<span class="cm">	 * NOTE: This register is only writeable via I/O space.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_TTI_HPT371</span><span class="p">)</span>
		<span class="n">outb</span><span class="p">(</span><span class="n">inb</span><span class="p">(</span><span class="n">iobase</span> <span class="o">+</span> <span class="mh">0x9c</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">iobase</span> <span class="o">+</span> <span class="mh">0x9c</span><span class="p">);</span>

	<span class="cm">/* Now kick off ATA set up */</span>
	<span class="k">return</span> <span class="n">ata_pci_bmdma_init_one</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ppi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hpt3x2n_sht</span><span class="p">,</span> <span class="n">hpriv</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">hpt3x2n</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TTI</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_TTI_HPT366</span><span class="p">),</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TTI</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_TTI_HPT371</span><span class="p">),</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TTI</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_TTI_HPT372</span><span class="p">),</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TTI</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_TTI_HPT302</span><span class="p">),</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">TTI</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_TTI_HPT372N</span><span class="p">),</span> <span class="p">},</span>

	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">hpt3x2n_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">hpt3x2n</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">hpt3x2n_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">ata_pci_remove_one</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">hpt3x2n_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hpt3x2n_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">hpt3x2n_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hpt3x2n_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Alan Cox&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;low-level driver for the Highpoint HPT3xxN&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">hpt3x2n</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">hpt3x2n_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">hpt3x2n_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
