<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="simpleSchematic.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="simple.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="simple.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="simple.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="simple.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="simple.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simple.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="simple.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="simple.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="simple.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="simple.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simple_simple_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="simple_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="simple_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1384136067" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1384136067">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384136067" xil_pn:in_ck="4077424000866257946" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1384136067">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="simpleTestBench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1384136067" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2570334215558575967" xil_pn:start_ts="1384136067">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384136071" xil_pn:in_ck="5489788014019094" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8129028815224600029" xil_pn:start_ts="1384136067">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="simple.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1384136071" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5067415643788773624" xil_pn:start_ts="1384136071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384136071" xil_pn:in_ck="184299102129549846" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1384136071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="simple.vhf"/>
      <outfile xil_pn:name="simpleTestBench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1384136077" xil_pn:in_ck="184299102129549846" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1312505106268560670" xil_pn:start_ts="1384136071">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384134648" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1384134647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384134652" xil_pn:in_ck="5489788014019094" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5360497265466222926" xil_pn:start_ts="1384134648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="simple.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1384134652" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5067415643788773624" xil_pn:start_ts="1384134652">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384134652" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1384134652">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384134652" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7173600475189286704" xil_pn:start_ts="1384134652">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384134652" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252397519575" xil_pn:start_ts="1384134652">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384134652" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4261374740628388398" xil_pn:start_ts="1384134652">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384134682" xil_pn:in_ck="5489788014022524" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1913725483789407986" xil_pn:start_ts="1384134652">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="simple.jhd"/>
      <outfile xil_pn:name="simple.lso"/>
      <outfile xil_pn:name="simple.ngc"/>
      <outfile xil_pn:name="simple.ngr"/>
      <outfile xil_pn:name="simple.prj"/>
      <outfile xil_pn:name="simple.stx"/>
      <outfile xil_pn:name="simple.syr"/>
      <outfile xil_pn:name="simple.xst"/>
      <outfile xil_pn:name="simple_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
