Classic Timing Analyzer report for counter
Wed Nov 02 18:28:16 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.845 ns                                       ; up     ; inst20 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.770 ns                                       ; inst21 ; q3     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.273 ns                                      ; enable ; inst8  ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst21 ; inst20 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                   ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst21 ; inst20 ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst21 ; inst27 ; clk        ; clk      ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst27 ; inst20 ; clk        ; clk      ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst8  ; inst21 ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst8  ; inst20 ; clk        ; clk      ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst8  ; inst27 ; clk        ; clk      ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst27 ; inst27 ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst21 ; inst21 ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst8  ; inst8  ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst20 ; inst20 ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+--------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To     ; To Clock ;
+-------+--------------+------------+--------+--------+----------+
; N/A   ; None         ; 4.845 ns   ; up     ; inst20 ; clk      ;
; N/A   ; None         ; 4.630 ns   ; up     ; inst27 ; clk      ;
; N/A   ; None         ; 4.371 ns   ; enable ; inst27 ; clk      ;
; N/A   ; None         ; 4.007 ns   ; up     ; inst21 ; clk      ;
; N/A   ; None         ; 3.911 ns   ; enable ; inst21 ; clk      ;
; N/A   ; None         ; 3.909 ns   ; enable ; inst20 ; clk      ;
; N/A   ; None         ; 3.521 ns   ; enable ; inst8  ; clk      ;
+-------+--------------+------------+--------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 7.770 ns   ; inst21 ; q3 ; clk        ;
; N/A   ; None         ; 6.740 ns   ; inst27 ; q2 ; clk        ;
; N/A   ; None         ; 6.732 ns   ; inst20 ; q1 ; clk        ;
; N/A   ; None         ; 6.564 ns   ; inst8  ; q4 ; clk        ;
+-------+--------------+------------+--------+----+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+--------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To     ; To Clock ;
+---------------+-------------+-----------+--------+--------+----------+
; N/A           ; None        ; -3.273 ns ; enable ; inst8  ; clk      ;
; N/A           ; None        ; -3.661 ns ; enable ; inst20 ; clk      ;
; N/A           ; None        ; -3.663 ns ; enable ; inst21 ; clk      ;
; N/A           ; None        ; -3.759 ns ; up     ; inst21 ; clk      ;
; N/A           ; None        ; -4.123 ns ; enable ; inst27 ; clk      ;
; N/A           ; None        ; -4.382 ns ; up     ; inst27 ; clk      ;
; N/A           ; None        ; -4.597 ns ; up     ; inst20 ; clk      ;
+---------------+-------------+-----------+--------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed Nov 02 18:28:16 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 380.08 MHz between source register "inst21" and destination register "inst20"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.439 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y24_N19; Fanout = 4; REG Node = 'inst21'
            Info: 2: + IC(0.377 ns) + CELL(0.491 ns) = 0.868 ns; Loc. = LCCOMB_X1_Y24_N2; Fanout = 1; COMB Node = 'inst32~0'
            Info: 3: + IC(0.297 ns) + CELL(0.178 ns) = 1.343 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 1; COMB Node = 'inst20~3'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.439 ns; Loc. = LCFF_X1_Y24_N23; Fanout = 2; REG Node = 'inst20'
            Info: Total cell delay = 0.765 ns ( 53.16 % )
            Info: Total interconnect delay = 0.674 ns ( 46.84 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.858 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N23; Fanout = 2; REG Node = 'inst20'
                Info: Total cell delay = 1.628 ns ( 56.96 % )
                Info: Total interconnect delay = 1.230 ns ( 43.04 % )
            Info: - Longest clock path from clock "clk" to source register is 2.858 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N19; Fanout = 4; REG Node = 'inst21'
                Info: Total cell delay = 1.628 ns ( 56.96 % )
                Info: Total interconnect delay = 1.230 ns ( 43.04 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "inst20" (data pin = "up", clock pin = "clk") is 4.845 ns
    Info: + Longest pin to register delay is 7.741 ns
        Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_C7; Fanout = 3; PIN Node = 'up'
        Info: 2: + IC(5.805 ns) + CELL(0.512 ns) = 7.170 ns; Loc. = LCCOMB_X1_Y24_N2; Fanout = 1; COMB Node = 'inst32~0'
        Info: 3: + IC(0.297 ns) + CELL(0.178 ns) = 7.645 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 1; COMB Node = 'inst20~3'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.741 ns; Loc. = LCFF_X1_Y24_N23; Fanout = 2; REG Node = 'inst20'
        Info: Total cell delay = 1.639 ns ( 21.17 % )
        Info: Total interconnect delay = 6.102 ns ( 78.83 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.858 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N23; Fanout = 2; REG Node = 'inst20'
        Info: Total cell delay = 1.628 ns ( 56.96 % )
        Info: Total interconnect delay = 1.230 ns ( 43.04 % )
Info: tco from clock "clk" to destination pin "q3" through register "inst21" is 7.770 ns
    Info: + Longest clock path from clock "clk" to source register is 2.858 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N19; Fanout = 4; REG Node = 'inst21'
        Info: Total cell delay = 1.628 ns ( 56.96 % )
        Info: Total interconnect delay = 1.230 ns ( 43.04 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.635 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y24_N19; Fanout = 4; REG Node = 'inst21'
        Info: 2: + IC(1.629 ns) + CELL(3.006 ns) = 4.635 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'q3'
        Info: Total cell delay = 3.006 ns ( 64.85 % )
        Info: Total interconnect delay = 1.629 ns ( 35.15 % )
Info: th for register "inst8" (data pin = "enable", clock pin = "clk") is -3.273 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.858 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N13; Fanout = 5; REG Node = 'inst8'
        Info: Total cell delay = 1.628 ns ( 56.96 % )
        Info: Total interconnect delay = 1.230 ns ( 43.04 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.417 ns
        Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A4; Fanout = 4; PIN Node = 'enable'
        Info: 2: + IC(5.270 ns) + CELL(0.178 ns) = 6.321 ns; Loc. = LCCOMB_X1_Y24_N12; Fanout = 1; COMB Node = 'inst8~3'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.417 ns; Loc. = LCFF_X1_Y24_N13; Fanout = 5; REG Node = 'inst8'
        Info: Total cell delay = 1.147 ns ( 17.87 % )
        Info: Total interconnect delay = 5.270 ns ( 82.13 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Wed Nov 02 18:28:16 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


