Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/ProgramFiles/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot JK_flipflop_behav xil_defaultlib.JK_flipflop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp4/xp4c/xp4c.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp4/xp4c/xp4c.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JK_flipflop
Compiling module xil_defaultlib.glbl
Built simulation snapshot JK_flipflop_behav
