Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 22:01:37 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.260        0.000                      0                 1507        0.024        0.000                      0                 1507       54.305        0.000                       0                   552  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.260        0.000                      0                 1503        0.024        0.000                      0                 1503       54.305        0.000                       0                   552  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.920        0.000                      0                    4        0.678        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.260ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.622ns  (logic 60.809ns (59.256%)  route 41.813ns (40.745%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=27 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[5]/Q
                         net (fo=224, routed)         1.972     7.576    sm/D_states_q[5]
    SLICE_X39Y8          LUT5 (Prop_lut5_I2_O)        0.152     7.728 r  sm/ram_reg_i_170/O
                         net (fo=2, routed)           1.058     8.786    sm/ram_reg_i_170_n_0
    SLICE_X49Y8          LUT5 (Prop_lut5_I4_O)        0.354     9.140 r  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.616     9.755    sm/ram_reg_i_146_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.332    10.087 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.427    11.514    L_reg/M_sm_ra1[0]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.638 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=2, routed)           0.883    12.522    L_reg/D_registers_q[7][31]_i_127_n_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.150    12.672 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=50, routed)          1.056    13.728    sm/M_alum_a[31]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.328    14.056 r  sm/D_registers_q[7][31]_i_230/O
                         net (fo=1, routed)           0.000    14.056    alum/S[0]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.588 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_216_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.816 r  alum/D_registers_q_reg[7][31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    14.816    alum/D_registers_q_reg[7][31]_i_211_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.930 r  alum/D_registers_q_reg[7][31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    14.930    alum/D_registers_q_reg[7][31]_i_206_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.044    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    15.158    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.272    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  alum/D_registers_q_reg[7][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.386    alum/D_registers_q_reg[7][31]_i_140_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.657 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=36, routed)          0.726    16.382    alum/temp_out0[31]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.755 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.755    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.287 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.287    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.401    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.515 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.515    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.629    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.752    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.866 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.137 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.943    19.081    alum/temp_out0[30]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.410 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.960 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.539    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.653 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.653    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.767 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.767    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.924 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.891    21.814    alum/temp_out0[29]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.143 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.143    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.676 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.009    22.685    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.802 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.802    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.919    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.153 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.270 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.270    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.387 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.387    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.504 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.504    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.661 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.911    24.572    alum/temp_out0[28]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.332    24.904 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.904    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.454 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.454    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.568    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.682 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.682    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.796 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.796    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.910 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.910    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.024 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.024    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.409 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.975    27.385    alum/temp_out0[27]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    27.714 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.714    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.264 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.378 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.378    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.492 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.492    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.606    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.720    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.834    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.948    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.062    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.219 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.821    30.040    alum/temp_out0[26]
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.369 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.717    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.874 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.931    32.805    alum/temp_out0[25]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    33.134 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.134    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.684 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.684    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.912 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.912    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.026 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.026    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.140 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.140    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.254 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.254    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.368 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.482 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.482    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.639 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.933    35.572    alum/temp_out0[24]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.329    35.901 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.901    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.434 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.434    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.551 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.551    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.668 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.668    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.785 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.902 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.019 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.019    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.136 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.136    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.253 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    38.325    alum/temp_out0[23]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.332    38.657 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.657    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.207    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.321 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.321    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.435    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.549 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.549    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.663 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.663    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.777 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.777    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.891 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.891    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.005 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.005    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.162 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.373    41.534    alum/temp_out0[22]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.863 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.863    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.413 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.527 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.527    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.641 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.641    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.755 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.755    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.869    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.983 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.983    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.097 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.097    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.211 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.211    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.368 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.812    44.180    alum/temp_out0[21]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.509 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.059 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.059    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.173 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.173    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.287 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.287    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.401 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.401    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.515 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.515    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.629 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.629    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.743 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.743    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.857 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.857    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.014 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.930    46.944    alum/temp_out0[20]
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.273 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.273    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.823    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.937    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.051 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.051    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.165 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.165    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.279 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.279    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.393 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.507 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.507    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.621 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.621    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.778 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.915    49.693    alum/temp_out0[19]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    50.022 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.555 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.257 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.257    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.374 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.531 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    52.555    alum/temp_out0[18]
    SLICE_X45Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.343 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.343    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.457 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.457    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.571 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.571    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.799 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.799    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.913 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.913    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.027 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.027    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.141 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.141    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.298 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.418    55.716    alum/temp_out0[17]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.501 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.501    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.615 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.615    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.729 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.729    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.071 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.071    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.185 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.299 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.308    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.465 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.675    58.140    alum/temp_out0[16]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.329    58.469 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.469    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.019 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.019    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.133 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.133    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.247 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.247    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.361 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.361    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.475 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.589 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.589    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.703 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.703    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.817 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.817    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.974 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.923    60.897    alum/temp_out0[15]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.329    61.226 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.226    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.776 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.346    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.391    64.122    alum/temp_out0[14]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.451 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.852 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.852    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.966 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.966    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.080 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.080    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.308    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.422    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.536    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.009    65.659    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.816 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.511    66.327    alum/temp_out0[13]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.329    66.656 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.656    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.189 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.189    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.306 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.306    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.423 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.540 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.540    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.657 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.657    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.774 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.774    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.891 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.891    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.008 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.008    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.165 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.315    69.481    alum/temp_out0[12]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.346 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.463 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.580 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.580    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.697 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.174    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.331 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.867    72.198    alum/temp_out0[11]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.063 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.063    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.180 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.180    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.297 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.306    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.423 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.423    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.540 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.540    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.774 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.774    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.891 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.891    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.048 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.513    75.561    alum/temp_out0[10]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    75.893 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    75.893    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.294 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.636 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.636    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.864 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.864    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.978 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.978    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.092 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.092    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.249 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.922    78.170    alum/temp_out0[9]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    78.499 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.499    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.049 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.049    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.163 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.163    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.277 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.277    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.391 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.391    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.505 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.505    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.619 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.619    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.733 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.733    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.847 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.847    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.004 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.774    80.778    alum/temp_out0[8]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    81.107 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.107    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.657 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.657    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.771 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.771    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.885 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.885    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.999 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.999    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.113 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.113    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.227 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.227    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.341 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.341    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.455 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.612 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.951    83.563    alum/temp_out0[7]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.892 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.892    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.442 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.442    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.556 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.556    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.670 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.670    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.898 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.898    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.012 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.012    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.126 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.126    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.240 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.240    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.397 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.936    86.333    alum/temp_out0[6]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    86.662 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.662    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.195 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.195    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.312 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.312    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.429 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.429    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.546 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.546    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.663 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.663    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.780 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.780    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.897 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.897    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.014 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.014    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.171 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.282    alum/temp_out0[5]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.614 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.614    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.147 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.147    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.264 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.264    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.381 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.381    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.498 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.615 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.732 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.849 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.849    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.966 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.966    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.123 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.086    92.209    alum/temp_out0[4]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.036    94.988    alum/temp_out0[3]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.773 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.773    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.887 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.728 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.065    97.793    alum/temp_out0[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.593 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.710 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.710    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.827 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.944 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.944    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.061 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.061    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.178 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.178    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.295 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.412 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.412    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.569 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   100.541    alum/temp_out0[1]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.486   102.868    sm/temp_out0[0]
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.332   103.200 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.200    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y16         MUXF7 (Prop_muxf7_I0_O)      0.212   103.412 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.478   103.889    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299   104.188 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.243   105.432    sm/D_states_q_reg[4]_rep_0[0]
    SLICE_X54Y10         LUT6 (Prop_lut6_I1_O)        0.124   105.556 r  sm/D_states_q[2]_i_22/O
                         net (fo=1, routed)           0.466   106.022    sm/D_states_q[2]_i_22_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124   106.146 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.931   107.077    sm/D_states_q[2]_i_7_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124   107.201 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.568   107.769    sm/D_states_d__0[2]
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X35Y10         FDRE (Setup_fdre_C_D)       -0.081   116.029    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.029    
                         arrival time                        -107.769    
  -------------------------------------------------------------------
                         slack                                  8.260    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.618ns  (logic 61.235ns (59.673%)  route 41.383ns (40.327%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[5]/Q
                         net (fo=224, routed)         1.972     7.576    sm/D_states_q[5]
    SLICE_X39Y8          LUT5 (Prop_lut5_I2_O)        0.152     7.728 r  sm/ram_reg_i_170/O
                         net (fo=2, routed)           1.058     8.786    sm/ram_reg_i_170_n_0
    SLICE_X49Y8          LUT5 (Prop_lut5_I4_O)        0.354     9.140 r  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.616     9.755    sm/ram_reg_i_146_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.332    10.087 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.427    11.514    L_reg/M_sm_ra1[0]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.638 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=2, routed)           0.883    12.522    L_reg/D_registers_q[7][31]_i_127_n_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.150    12.672 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=50, routed)          1.056    13.728    sm/M_alum_a[31]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.328    14.056 r  sm/D_registers_q[7][31]_i_230/O
                         net (fo=1, routed)           0.000    14.056    alum/S[0]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.588 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_216_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.816 r  alum/D_registers_q_reg[7][31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    14.816    alum/D_registers_q_reg[7][31]_i_211_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.930 r  alum/D_registers_q_reg[7][31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    14.930    alum/D_registers_q_reg[7][31]_i_206_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.044    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    15.158    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.272    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  alum/D_registers_q_reg[7][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.386    alum/D_registers_q_reg[7][31]_i_140_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.657 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=36, routed)          0.726    16.382    alum/temp_out0[31]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.755 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.755    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.287 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.287    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.401    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.515 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.515    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.629    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.752    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.866 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.137 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.943    19.081    alum/temp_out0[30]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.410 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.960 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.539    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.653 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.653    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.767 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.767    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.924 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.891    21.814    alum/temp_out0[29]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.143 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.143    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.676 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.009    22.685    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.802 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.802    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.919    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.153 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.270 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.270    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.387 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.387    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.504 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.504    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.661 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.911    24.572    alum/temp_out0[28]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.332    24.904 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.904    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.454 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.454    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.568    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.682 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.682    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.796 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.796    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.910 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.910    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.024 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.024    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.409 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.975    27.385    alum/temp_out0[27]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    27.714 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.714    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.264 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.378 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.378    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.492 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.492    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.606    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.720    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.834    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.948    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.062    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.219 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.821    30.040    alum/temp_out0[26]
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.369 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.717    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.874 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.931    32.805    alum/temp_out0[25]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    33.134 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.134    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.684 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.684    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.912 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.912    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.026 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.026    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.140 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.140    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.254 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.254    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.368 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.482 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.482    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.639 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.933    35.572    alum/temp_out0[24]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.329    35.901 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.901    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.434 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.434    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.551 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.551    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.668 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.668    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.785 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.902 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.019 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.019    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.136 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.136    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.253 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    38.325    alum/temp_out0[23]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.332    38.657 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.657    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.207    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.321 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.321    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.435    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.549 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.549    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.663 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.663    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.777 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.777    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.891 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.891    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.005 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.005    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.162 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.373    41.534    alum/temp_out0[22]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.863 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.863    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.413 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.527 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.527    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.641 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.641    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.755 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.755    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.869    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.983 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.983    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.097 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.097    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.211 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.211    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.368 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.812    44.180    alum/temp_out0[21]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.509 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.059 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.059    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.173 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.173    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.287 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.287    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.401 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.401    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.515 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.515    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.629 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.629    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.743 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.743    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.857 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.857    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.014 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.930    46.944    alum/temp_out0[20]
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.273 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.273    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.823    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.937    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.051 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.051    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.165 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.165    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.279 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.279    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.393 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.507 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.507    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.621 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.621    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.778 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.915    49.693    alum/temp_out0[19]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    50.022 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.555 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.257 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.257    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.374 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.531 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    52.555    alum/temp_out0[18]
    SLICE_X45Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.343 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.343    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.457 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.457    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.571 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.571    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.799 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.799    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.913 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.913    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.027 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.027    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.141 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.141    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.298 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.418    55.716    alum/temp_out0[17]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.501 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.501    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.615 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.615    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.729 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.729    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.071 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.071    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.185 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.299 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.308    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.465 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.675    58.140    alum/temp_out0[16]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.329    58.469 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.469    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.019 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.019    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.133 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.133    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.247 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.247    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.361 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.361    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.475 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.589 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.589    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.703 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.703    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.817 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.817    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.974 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.923    60.897    alum/temp_out0[15]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.329    61.226 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.226    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.776 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.346    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.391    64.122    alum/temp_out0[14]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.451 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.852 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.852    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.966 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.966    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.080 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.080    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.308    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.422    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.536    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.009    65.659    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.816 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.511    66.327    alum/temp_out0[13]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.329    66.656 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.656    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.189 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.189    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.306 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.306    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.423 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.540 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.540    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.657 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.657    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.774 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.774    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.891 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.891    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.008 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.008    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.165 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.315    69.481    alum/temp_out0[12]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.346 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.463 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.580 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.580    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.697 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.174    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.331 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.867    72.198    alum/temp_out0[11]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.063 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.063    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.180 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.180    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.297 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.306    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.423 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.423    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.540 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.540    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.774 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.774    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.891 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.891    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.048 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.513    75.561    alum/temp_out0[10]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    75.893 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    75.893    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.294 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.636 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.636    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.864 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.864    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.978 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.978    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.092 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.092    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.249 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.922    78.170    alum/temp_out0[9]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    78.499 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.499    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.049 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.049    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.163 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.163    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.277 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.277    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.391 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.391    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.505 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.505    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.619 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.619    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.733 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.733    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.847 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.847    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.004 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.774    80.778    alum/temp_out0[8]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    81.107 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.107    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.657 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.657    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.771 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.771    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.885 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.885    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.999 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.999    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.113 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.113    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.227 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.227    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.341 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.341    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.455 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.612 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.951    83.563    alum/temp_out0[7]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.892 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.892    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.442 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.442    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.556 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.556    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.670 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.670    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.898 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.898    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.012 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.012    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.126 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.126    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.240 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.240    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.397 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.936    86.333    alum/temp_out0[6]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    86.662 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.662    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.195 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.195    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.312 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.312    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.429 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.429    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.546 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.546    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.663 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.663    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.780 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.780    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.897 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.897    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.014 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.014    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.171 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.282    alum/temp_out0[5]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.614 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.614    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.147 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.147    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.264 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.264    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.381 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.381    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.498 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.615 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.732 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.849 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.849    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.966 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.966    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.123 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.086    92.209    alum/temp_out0[4]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.036    94.988    alum/temp_out0[3]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.773 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.773    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.887 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.728 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.065    97.793    alum/temp_out0[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.593 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.710 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.710    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.827 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.944 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.944    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.061 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.061    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.178 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.178    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.295 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.412 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.412    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.569 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   100.541    alum/temp_out0[1]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.486   102.868    sm/temp_out0[0]
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.332   103.200 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.200    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y16         MUXF7 (Prop_muxf7_I0_O)      0.212   103.412 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.478   103.889    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299   104.188 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.856   105.045    sm/D_states_q_reg[4]_rep_0[0]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.118   105.163 r  sm/D_states_q[3]_i_19/O
                         net (fo=1, routed)           0.828   105.991    sm/D_states_q[3]_i_19_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.354   106.345 f  sm/D_states_q[3]_i_6/O
                         net (fo=1, routed)           0.565   106.910    sm/D_states_q[3]_i_6_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.326   107.236 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.529   107.765    sm/D_states_d__0[3]
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.144    
                         clock uncertainty           -0.035   116.109    
    SLICE_X34Y11         FDSE (Setup_fdse_C_D)       -0.031   116.078    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.078    
                         arrival time                        -107.765    
  -------------------------------------------------------------------
                         slack                                  8.313    

Slack (MET) :             8.431ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.742ns  (logic 60.478ns (59.442%)  route 41.264ns (40.558%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.626     5.210    display/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  display/D_ddr_q_reg/Q
                         net (fo=67, routed)          3.262     8.928    sm/M_display_reading
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.052 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.667     9.719    sm/ram_reg_i_163_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.843 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.000     9.843    sm/ram_reg_i_142_n_0
    SLICE_X44Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    10.055 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.254    11.310    L_reg/M_sm_ra1[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I2_O)        0.299    11.609 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=2, routed)           0.883    12.492    L_reg/D_registers_q[7][31]_i_127_n_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.150    12.642 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=50, routed)          1.056    13.698    sm/M_alum_a[31]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.328    14.026 r  sm/D_registers_q[7][31]_i_230/O
                         net (fo=1, routed)           0.000    14.026    alum/S[0]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.558 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    14.558    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.672 r  alum/D_registers_q_reg[7][31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_216_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  alum/D_registers_q_reg[7][31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    14.786    alum/D_registers_q_reg[7][31]_i_211_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  alum/D_registers_q_reg[7][31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    14.900    alum/D_registers_q_reg[7][31]_i_206_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.014    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    15.128    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.242    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  alum/D_registers_q_reg[7][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_140_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.627 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=36, routed)          0.726    16.352    alum/temp_out0[31]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.725 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.725    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.257 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.485 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.485    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.599    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.722    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.836 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.836    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.950 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.950    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.107 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.943    19.051    alum/temp_out0[30]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.380 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.930 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.930    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.044    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.158 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.158    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.386    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.509    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.623    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.894 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.891    21.784    alum/temp_out0[29]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.113 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.113    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.646 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.009    22.655    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.772 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.772    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.889 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.889    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.006 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.006    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.123 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.123    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.240 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.240    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.357 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.357    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.474 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.474    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.631 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.911    24.543    alum/temp_out0[28]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.332    24.875 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.875    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.425 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.425    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.539 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.539    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.653 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.653    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.767 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.767    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.881 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.881    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.995 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.995    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.109 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.109    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.223 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.380 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.975    27.355    alum/temp_out0[27]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    27.684 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.684    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.234 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.821    30.010    alum/temp_out0[26]
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.339 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.931    32.775    alum/temp_out0[25]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    33.104 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.654 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.110 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.224 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.224    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.338 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.338    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.452 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.452    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.609 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.933    35.542    alum/temp_out0[24]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.329    35.871 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.871    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.404 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.872 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.872    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.989 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.989    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.106 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.106    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.223 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.223    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.380 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    38.295    alum/temp_out0[23]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.332    38.627 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.627    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.177 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.177    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.291    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.405 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.405    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.519    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.747 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.861 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.861    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.975 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.975    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.132 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.373    41.505    alum/temp_out0[22]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.834 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.834    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.384 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.384    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.498 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.498    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.612 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.612    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.726 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.726    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.840 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.840    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.954 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.954    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.068 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.068    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.182 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.182    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.339 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.812    44.151    alum/temp_out0[21]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.480 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.480    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.030 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.144 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.144    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.258 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.258    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.372 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.372    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.486 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.486    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.600 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.600    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.714 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.714    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.828 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.828    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.985 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.930    46.915    alum/temp_out0[20]
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.244 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.244    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.794 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.794    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.908 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.908    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.022 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.022    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.136 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.136    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.250 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.250    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.364 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.364    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.478 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.478    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.592 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.592    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.749 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.915    49.664    alum/temp_out0[19]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.993 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.993    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.526 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.643 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.643    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.760    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.877    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.994 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.111 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.111    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.228 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.228    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.345 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.345    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.502 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    52.525    alum/temp_out0[18]
    SLICE_X45Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.313 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.313    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.427    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.541    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.655    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.769 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.769    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.883 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.883    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.997 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.997    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.111 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.111    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.268 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.418    55.687    alum/temp_out0[17]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.472 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.928 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.928    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.042 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.042    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.156 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.156    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.270 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.279    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.436 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.675    58.110    alum/temp_out0[16]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.329    58.439 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.439    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.989 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.989    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.103 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.103    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.217 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.217    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.331 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.445 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.445    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.559 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.559    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.673 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.673    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.787 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.787    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.944 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.923    60.867    alum/temp_out0[15]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.329    61.196 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.746 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.746    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.860 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.974 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.974    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.088 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.088    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.202 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.202    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.316 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.701 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.391    64.092    alum/temp_out0[14]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.421 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.421    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.822 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.936 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.936    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.050 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.050    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.164 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.164    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.278 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.278    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.392 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.392    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.506 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.506    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.620 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.009    65.629    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.786 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.511    66.298    alum/temp_out0[13]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.329    66.627 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.627    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.160 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.160    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.277 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.277    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.394 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.511 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.511    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.628 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.745 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.745    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.862 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.979 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.136 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.315    69.451    alum/temp_out0[12]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.783 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.783    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.316 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.316    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.433 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.433    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.550 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.550    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.667 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.144    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.301 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.867    72.168    alum/temp_out0[11]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.276    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.393 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.393    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.510 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.627 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.627    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.744 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.744    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.861 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.861    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.018 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.513    75.531    alum/temp_out0[10]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    75.863 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.264 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.264    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.378    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.492    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.606    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.720    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.834 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.834    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.948 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.948    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.062 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.062    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.219 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.922    78.141    alum/temp_out0[9]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    78.470 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.020 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.020    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.134 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.248 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.248    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.362    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.476    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.590    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.704    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.975 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.774    80.749    alum/temp_out0[8]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    81.078 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.078    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.628 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.628    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.742 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.742    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.856 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.856    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.970 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.970    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.084    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.198    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.312    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.426    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.583 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.951    83.534    alum/temp_out0[7]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.863 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.863    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.413 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.413    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.527 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.527    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.641 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.641    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.755 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.755    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.869 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.869    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.983 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.983    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.097 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.097    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.211 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.368 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.936    86.303    alum/temp_out0[6]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    86.632 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.632    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.165 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.165    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.282    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.399    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.516 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.516    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.750 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.867 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.867    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.984 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.984    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.141 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.253    alum/temp_out0[5]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.585 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.585    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.118 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.118    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.235 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.235    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.352 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.469 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.469    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.586 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.586    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.703 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.703    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.820 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.937 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.937    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.094 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.086    92.179    alum/temp_out0[4]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.967 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.967    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.081 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.081    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.195 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.195    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.309 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.309    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.423 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.423    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.537 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.537    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.651 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.651    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.765 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.922 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.036    94.958    alum/temp_out0[3]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.743 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.743    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.857 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.857    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.971 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.971    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.085 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.085    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.199 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.199    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.313 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.313    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.427    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.541    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.698 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.065    97.763    alum/temp_out0[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.563 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.563    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.680 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.680    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.797 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.797    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.914 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.914    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.031 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.148 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.148    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.265 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.382 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.382    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.539 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   100.511    alum/temp_out0[1]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.843 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.843    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.376 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.376    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.493 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.610 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.610    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.727 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.727    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.844 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.961 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.078 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.078    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.195 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.195    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.352 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.486   102.838    sm/temp_out0[0]
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.332   103.170 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.170    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y16         MUXF7 (Prop_muxf7_I0_O)      0.212   103.382 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.478   103.860    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299   104.159 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.153   105.312    display/M_alum_out[0]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124   105.436 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           0.815   106.251    sm/override_address
    SLICE_X49Y4          LUT4 (Prop_lut4_I2_O)        0.120   106.371 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.581   106.952    brams/bram2/ram_reg_3[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179   116.188    
                         clock uncertainty           -0.035   116.153    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.384    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.384    
                         arrival time                        -106.952    
  -------------------------------------------------------------------
                         slack                                  8.431    

Slack (MET) :             8.619ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.758ns  (logic 60.482ns (59.437%)  route 41.276ns (40.563%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.626     5.210    display/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  display/D_ddr_q_reg/Q
                         net (fo=67, routed)          3.262     8.928    sm/M_display_reading
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.052 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.667     9.719    sm/ram_reg_i_163_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.843 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.000     9.843    sm/ram_reg_i_142_n_0
    SLICE_X44Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    10.055 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.254    11.310    L_reg/M_sm_ra1[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I2_O)        0.299    11.609 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=2, routed)           0.883    12.492    L_reg/D_registers_q[7][31]_i_127_n_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.150    12.642 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=50, routed)          1.056    13.698    sm/M_alum_a[31]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.328    14.026 r  sm/D_registers_q[7][31]_i_230/O
                         net (fo=1, routed)           0.000    14.026    alum/S[0]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.558 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    14.558    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.672 r  alum/D_registers_q_reg[7][31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_216_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  alum/D_registers_q_reg[7][31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    14.786    alum/D_registers_q_reg[7][31]_i_211_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  alum/D_registers_q_reg[7][31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    14.900    alum/D_registers_q_reg[7][31]_i_206_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.014    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    15.128    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.242    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  alum/D_registers_q_reg[7][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_140_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.627 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=36, routed)          0.726    16.352    alum/temp_out0[31]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.725 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.725    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.257 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.485 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.485    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.599    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.722    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.836 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.836    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.950 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.950    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.107 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.943    19.051    alum/temp_out0[30]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.380 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.930 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.930    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.044    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.158 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.158    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.386    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.509    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.623    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.894 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.891    21.784    alum/temp_out0[29]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.113 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.113    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.646 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.009    22.655    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.772 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.772    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.889 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.889    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.006 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.006    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.123 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.123    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.240 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.240    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.357 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.357    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.474 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.474    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.631 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.911    24.543    alum/temp_out0[28]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.332    24.875 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.875    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.425 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.425    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.539 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.539    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.653 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.653    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.767 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.767    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.881 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.881    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.995 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.995    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.109 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.109    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.223 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.380 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.975    27.355    alum/temp_out0[27]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    27.684 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.684    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.234 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.821    30.010    alum/temp_out0[26]
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.339 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.931    32.775    alum/temp_out0[25]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    33.104 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.654 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.110 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.224 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.224    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.338 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.338    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.452 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.452    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.609 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.933    35.542    alum/temp_out0[24]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.329    35.871 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.871    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.404 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.872 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.872    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.989 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.989    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.106 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.106    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.223 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.223    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.380 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    38.295    alum/temp_out0[23]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.332    38.627 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.627    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.177 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.177    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.291    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.405 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.405    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.519    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.747 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.861 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.861    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.975 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.975    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.132 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.373    41.505    alum/temp_out0[22]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.834 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.834    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.384 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.384    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.498 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.498    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.612 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.612    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.726 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.726    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.840 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.840    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.954 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.954    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.068 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.068    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.182 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.182    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.339 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.812    44.151    alum/temp_out0[21]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.480 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.480    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.030 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.144 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.144    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.258 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.258    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.372 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.372    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.486 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.486    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.600 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.600    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.714 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.714    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.828 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.828    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.985 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.930    46.915    alum/temp_out0[20]
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.244 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.244    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.794 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.794    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.908 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.908    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.022 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.022    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.136 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.136    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.250 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.250    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.364 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.364    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.478 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.478    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.592 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.592    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.749 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.915    49.664    alum/temp_out0[19]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.993 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.993    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.526 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.643 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.643    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.760    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.877    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.994 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.111 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.111    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.228 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.228    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.345 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.345    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.502 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    52.525    alum/temp_out0[18]
    SLICE_X45Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.313 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.313    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.427    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.541    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.655    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.769 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.769    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.883 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.883    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.997 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.997    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.111 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.111    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.268 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.418    55.687    alum/temp_out0[17]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.472 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.928 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.928    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.042 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.042    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.156 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.156    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.270 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.279    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.436 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.675    58.110    alum/temp_out0[16]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.329    58.439 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.439    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.989 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.989    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.103 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.103    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.217 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.217    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.331 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.445 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.445    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.559 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.559    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.673 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.673    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.787 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.787    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.944 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.923    60.867    alum/temp_out0[15]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.329    61.196 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.746 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.746    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.860 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.974 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.974    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.088 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.088    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.202 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.202    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.316 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.701 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.391    64.092    alum/temp_out0[14]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.421 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.421    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.822 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.936 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.936    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.050 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.050    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.164 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.164    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.278 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.278    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.392 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.392    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.506 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.506    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.620 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.009    65.629    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.786 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.511    66.298    alum/temp_out0[13]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.329    66.627 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.627    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.160 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.160    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.277 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.277    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.394 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.511 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.511    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.628 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.745 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.745    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.862 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.979 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.136 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.315    69.451    alum/temp_out0[12]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.783 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.783    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.316 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.316    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.433 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.433    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.550 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.550    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.667 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.144    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.301 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.867    72.168    alum/temp_out0[11]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.276    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.393 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.393    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.510 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.627 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.627    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.744 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.744    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.861 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.861    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.018 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.513    75.531    alum/temp_out0[10]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    75.863 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.264 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.264    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.378    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.492    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.606    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.720    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.834 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.834    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.948 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.948    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.062 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.062    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.219 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.922    78.141    alum/temp_out0[9]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    78.470 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.020 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.020    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.134 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.248 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.248    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.362    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.476    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.590    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.704    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.975 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.774    80.749    alum/temp_out0[8]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    81.078 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.078    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.628 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.628    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.742 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.742    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.856 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.856    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.970 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.970    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.084    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.198    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.312    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.426    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.583 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.951    83.534    alum/temp_out0[7]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.863 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.863    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.413 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.413    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.527 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.527    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.641 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.641    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.755 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.755    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.869 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.869    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.983 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.983    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.097 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.097    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.211 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.368 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.936    86.303    alum/temp_out0[6]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    86.632 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.632    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.165 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.165    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.282    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.399    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.516 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.516    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.750 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.867 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.867    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.984 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.984    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.141 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.253    alum/temp_out0[5]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.585 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.585    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.118 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.118    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.235 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.235    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.352 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.469 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.469    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.586 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.586    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.703 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.703    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.820 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.937 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.937    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.094 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.086    92.179    alum/temp_out0[4]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.967 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.967    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.081 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.081    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.195 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.195    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.309 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.309    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.423 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.423    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.537 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.537    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.651 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.651    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.765 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.922 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.036    94.958    alum/temp_out0[3]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.743 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.743    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.857 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.857    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.971 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.971    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.085 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.085    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.199 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.199    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.313 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.313    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.427    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.541    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.698 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.065    97.763    alum/temp_out0[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.563 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.563    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.680 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.680    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.797 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.797    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.914 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.914    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.031 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.148 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.148    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.265 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.382 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.382    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.539 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   100.511    alum/temp_out0[1]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.843 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.843    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.376 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.376    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.493 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.610 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.610    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.727 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.727    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.844 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.961 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.078 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.078    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.195 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.195    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.352 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.486   102.838    sm/temp_out0[0]
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.332   103.170 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.170    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y16         MUXF7 (Prop_muxf7_I0_O)      0.212   103.382 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.478   103.860    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299   104.159 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.153   105.312    display/M_alum_out[0]
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124   105.436 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           0.815   106.251    sm/override_address
    SLICE_X49Y4          LUT4 (Prop_lut4_I0_O)        0.124   106.375 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.593   106.968    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179   116.188    
                         clock uncertainty           -0.035   116.153    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.587    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.587    
                         arrival time                        -106.968    
  -------------------------------------------------------------------
                         slack                                  8.619    

Slack (MET) :             8.919ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.962ns  (logic 61.005ns (59.831%)  route 40.957ns (40.169%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=27 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[5]/Q
                         net (fo=224, routed)         1.972     7.576    sm/D_states_q[5]
    SLICE_X39Y8          LUT5 (Prop_lut5_I2_O)        0.152     7.728 r  sm/ram_reg_i_170/O
                         net (fo=2, routed)           1.058     8.786    sm/ram_reg_i_170_n_0
    SLICE_X49Y8          LUT5 (Prop_lut5_I4_O)        0.354     9.140 r  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.616     9.755    sm/ram_reg_i_146_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.332    10.087 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.427    11.514    L_reg/M_sm_ra1[0]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.638 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=2, routed)           0.883    12.522    L_reg/D_registers_q[7][31]_i_127_n_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.150    12.672 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=50, routed)          1.056    13.728    sm/M_alum_a[31]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.328    14.056 r  sm/D_registers_q[7][31]_i_230/O
                         net (fo=1, routed)           0.000    14.056    alum/S[0]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.588 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_216_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.816 r  alum/D_registers_q_reg[7][31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    14.816    alum/D_registers_q_reg[7][31]_i_211_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.930 r  alum/D_registers_q_reg[7][31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    14.930    alum/D_registers_q_reg[7][31]_i_206_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.044    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    15.158    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.272    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  alum/D_registers_q_reg[7][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.386    alum/D_registers_q_reg[7][31]_i_140_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.657 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=36, routed)          0.726    16.382    alum/temp_out0[31]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.755 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.755    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.287 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.287    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.401    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.515 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.515    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.629    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.752    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.866 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.137 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.943    19.081    alum/temp_out0[30]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.410 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.960 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.539    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.653 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.653    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.767 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.767    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.924 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.891    21.814    alum/temp_out0[29]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.143 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.143    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.676 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.009    22.685    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.802 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.802    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.919    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.153 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.270 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.270    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.387 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.387    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.504 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.504    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.661 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.911    24.572    alum/temp_out0[28]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.332    24.904 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.904    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.454 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.454    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.568    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.682 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.682    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.796 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.796    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.910 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.910    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.024 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.024    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.409 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.975    27.385    alum/temp_out0[27]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    27.714 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.714    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.264 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.378 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.378    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.492 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.492    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.606    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.720    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.834    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.948    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.062    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.219 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.821    30.040    alum/temp_out0[26]
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.369 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.717    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.874 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.931    32.805    alum/temp_out0[25]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    33.134 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.134    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.684 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.684    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.912 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.912    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.026 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.026    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.140 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.140    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.254 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.254    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.368 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.482 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.482    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.639 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.933    35.572    alum/temp_out0[24]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.329    35.901 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.901    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.434 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.434    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.551 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.551    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.668 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.668    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.785 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.902 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.019 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.019    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.136 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.136    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.253 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    38.325    alum/temp_out0[23]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.332    38.657 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.657    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.207    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.321 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.321    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.435    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.549 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.549    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.663 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.663    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.777 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.777    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.891 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.891    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.005 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.005    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.162 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.373    41.534    alum/temp_out0[22]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.863 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.863    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.413 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.527 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.527    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.641 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.641    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.755 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.755    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.869    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.983 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.983    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.097 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.097    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.211 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.211    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.368 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.812    44.180    alum/temp_out0[21]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.509 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.059 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.059    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.173 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.173    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.287 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.287    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.401 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.401    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.515 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.515    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.629 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.629    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.743 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.743    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.857 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.857    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.014 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.930    46.944    alum/temp_out0[20]
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.273 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.273    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.823    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.937    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.051 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.051    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.165 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.165    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.279 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.279    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.393 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.507 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.507    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.621 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.621    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.778 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.915    49.693    alum/temp_out0[19]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    50.022 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.555 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.257 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.257    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.374 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.531 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    52.555    alum/temp_out0[18]
    SLICE_X45Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.343 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.343    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.457 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.457    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.571 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.571    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.799 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.799    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.913 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.913    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.027 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.027    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.141 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.141    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.298 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.418    55.716    alum/temp_out0[17]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.501 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.501    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.615 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.615    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.729 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.729    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.071 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.071    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.185 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.299 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.308    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.465 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.675    58.140    alum/temp_out0[16]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.329    58.469 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.469    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.019 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.019    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.133 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.133    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.247 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.247    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.361 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.361    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.475 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.589 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.589    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.703 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.703    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.817 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.817    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.974 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.923    60.897    alum/temp_out0[15]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.329    61.226 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.226    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.776 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.346    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.391    64.122    alum/temp_out0[14]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.451 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.852 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.852    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.966 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.966    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.080 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.080    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.308    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.422    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.536    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.009    65.659    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.816 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.511    66.327    alum/temp_out0[13]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.329    66.656 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.656    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.189 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.189    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.306 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.306    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.423 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.540 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.540    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.657 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.657    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.774 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.774    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.891 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.891    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.008 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.008    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.165 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.315    69.481    alum/temp_out0[12]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.346 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.463 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.580 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.580    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.697 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.174    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.331 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.867    72.198    alum/temp_out0[11]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.063 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.063    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.180 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.180    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.297 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.306    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.423 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.423    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.540 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.540    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.774 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.774    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.891 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.891    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.048 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.513    75.561    alum/temp_out0[10]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    75.893 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    75.893    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.294 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.636 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.636    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.864 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.864    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.978 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.978    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.092 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.092    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.249 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.922    78.170    alum/temp_out0[9]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    78.499 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.499    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.049 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.049    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.163 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.163    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.277 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.277    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.391 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.391    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.505 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.505    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.619 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.619    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.733 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.733    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.847 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.847    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.004 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.774    80.778    alum/temp_out0[8]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    81.107 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.107    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.657 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.657    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.771 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.771    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.885 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.885    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.999 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.999    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.113 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.113    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.227 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.227    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.341 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.341    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.455 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.612 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.951    83.563    alum/temp_out0[7]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.892 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.892    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.442 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.442    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.556 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.556    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.670 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.670    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.898 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.898    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.012 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.012    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.126 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.126    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.240 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.240    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.397 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.936    86.333    alum/temp_out0[6]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    86.662 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.662    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.195 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.195    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.312 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.312    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.429 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.429    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.546 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.546    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.663 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.663    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.780 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.780    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.897 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.897    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.014 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.014    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.171 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.282    alum/temp_out0[5]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.614 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.614    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.147 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.147    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.264 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.264    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.381 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.381    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.498 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.615 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.732 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.849 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.849    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.966 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.966    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.123 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.086    92.209    alum/temp_out0[4]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.036    94.988    alum/temp_out0[3]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.773 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.773    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.887 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.728 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.065    97.793    alum/temp_out0[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.593 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.710 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.710    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.827 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.944 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.944    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.061 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.061    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.178 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.178    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.295 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.412 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.412    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.569 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   100.541    alum/temp_out0[1]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.486   102.868    sm/temp_out0[0]
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.332   103.200 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.200    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y16         MUXF7 (Prop_muxf7_I0_O)      0.212   103.412 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.478   103.889    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299   104.188 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.855   105.043    sm/D_states_q_reg[4]_rep_0[0]
    SLICE_X34Y12         LUT5 (Prop_lut5_I2_O)        0.116   105.159 f  sm/D_states_q[4]_i_16/O
                         net (fo=2, routed)           0.460   105.619    sm/D_states_q[4]_i_16_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.328   105.947 r  sm/D_states_q[4]_i_5/O
                         net (fo=2, routed)           0.444   106.392    sm/D_states_q[4]_i_5_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.124   106.516 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.593   107.109    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X35Y11         FDSE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X35Y11         FDSE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.187   116.144    
                         clock uncertainty           -0.035   116.109    
    SLICE_X35Y11         FDSE (Setup_fdse_C_D)       -0.081   116.028    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.028    
                         arrival time                        -107.109    
  -------------------------------------------------------------------
                         slack                                  8.919    

Slack (MET) :             9.461ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.350ns  (logic 60.718ns (59.909%)  route 40.632ns (40.091%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=27 LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.626     5.210    display/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  display/D_ddr_q_reg/Q
                         net (fo=67, routed)          3.262     8.928    sm/M_display_reading
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.052 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.667     9.719    sm/ram_reg_i_163_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.843 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.000     9.843    sm/ram_reg_i_142_n_0
    SLICE_X44Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    10.055 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.254    11.310    L_reg/M_sm_ra1[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I2_O)        0.299    11.609 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=2, routed)           0.883    12.492    L_reg/D_registers_q[7][31]_i_127_n_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.150    12.642 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=50, routed)          1.056    13.698    sm/M_alum_a[31]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.328    14.026 r  sm/D_registers_q[7][31]_i_230/O
                         net (fo=1, routed)           0.000    14.026    alum/S[0]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.558 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    14.558    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.672 r  alum/D_registers_q_reg[7][31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_216_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  alum/D_registers_q_reg[7][31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    14.786    alum/D_registers_q_reg[7][31]_i_211_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  alum/D_registers_q_reg[7][31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    14.900    alum/D_registers_q_reg[7][31]_i_206_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.014    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    15.128    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.242    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  alum/D_registers_q_reg[7][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_140_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.627 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=36, routed)          0.726    16.352    alum/temp_out0[31]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.725 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.725    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.257 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.485 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.485    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.599    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.722    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.836 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.836    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.950 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.950    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.107 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.943    19.051    alum/temp_out0[30]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.380 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.930 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.930    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.044    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.158 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.158    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.386    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.509    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.623    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.894 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.891    21.784    alum/temp_out0[29]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.113 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.113    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.646 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.009    22.655    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.772 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.772    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.889 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.889    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.006 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.006    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.123 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.123    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.240 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.240    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.357 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.357    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.474 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.474    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.631 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.911    24.543    alum/temp_out0[28]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.332    24.875 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.875    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.425 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.425    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.539 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.539    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.653 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.653    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.767 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.767    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.881 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.881    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.995 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.995    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.109 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.109    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.223 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.380 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.975    27.355    alum/temp_out0[27]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    27.684 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.684    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.234 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.821    30.010    alum/temp_out0[26]
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.339 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.931    32.775    alum/temp_out0[25]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    33.104 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.654 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.110 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.224 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.224    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.338 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.338    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.452 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.452    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.609 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.933    35.542    alum/temp_out0[24]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.329    35.871 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.871    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.404 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.872 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.872    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.989 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.989    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.106 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.106    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.223 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.223    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.380 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    38.295    alum/temp_out0[23]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.332    38.627 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.627    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.177 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.177    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.291    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.405 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.405    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.519    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.747 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.861 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.861    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.975 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.975    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.132 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.373    41.505    alum/temp_out0[22]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.834 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.834    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.384 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.384    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.498 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.498    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.612 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.612    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.726 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.726    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.840 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.840    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.954 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.954    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.068 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.068    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.182 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.182    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.339 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.812    44.151    alum/temp_out0[21]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.480 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.480    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.030 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.144 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.144    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.258 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.258    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.372 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.372    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.486 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.486    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.600 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.600    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.714 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.714    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.828 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.828    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.985 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.930    46.915    alum/temp_out0[20]
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.244 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.244    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.794 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.794    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.908 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.908    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.022 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.022    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.136 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.136    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.250 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.250    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.364 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.364    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.478 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.478    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.592 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.592    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.749 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.915    49.664    alum/temp_out0[19]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.993 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.993    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.526 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.643 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.643    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.760    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.877    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.994 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.111 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.111    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.228 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.228    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.345 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.345    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.502 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    52.525    alum/temp_out0[18]
    SLICE_X45Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.313 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.313    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.427    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.541    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.655    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.769 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.769    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.883 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.883    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.997 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.997    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.111 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.111    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.268 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.418    55.687    alum/temp_out0[17]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.472 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.928 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.928    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.042 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.042    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.156 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.156    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.270 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.279    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.436 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.675    58.110    alum/temp_out0[16]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.329    58.439 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.439    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.989 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.989    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.103 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.103    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.217 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.217    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.331 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.445 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.445    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.559 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.559    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.673 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.673    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.787 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.787    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.944 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.923    60.867    alum/temp_out0[15]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.329    61.196 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.746 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.746    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.860 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.974 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.974    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.088 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.088    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.202 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.202    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.316 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.701 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.391    64.092    alum/temp_out0[14]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.421 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.421    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.822 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.936 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.936    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.050 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.050    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.164 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.164    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.278 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.278    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.392 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.392    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.506 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.506    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.620 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.009    65.629    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.786 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.511    66.298    alum/temp_out0[13]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.329    66.627 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.627    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.160 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.160    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.277 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.277    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.394 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.511 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.511    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.628 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.745 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.745    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.862 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.979 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.136 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.315    69.451    alum/temp_out0[12]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.783 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.783    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.316 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.316    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.433 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.433    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.550 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.550    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.667 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.144    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.301 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.867    72.168    alum/temp_out0[11]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.276    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.393 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.393    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.510 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.627 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.627    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.744 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.744    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.861 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.861    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.018 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.513    75.531    alum/temp_out0[10]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    75.863 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.264 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.264    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.378    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.492    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.606    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.720    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.834 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.834    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.948 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.948    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.062 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.062    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.219 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.922    78.141    alum/temp_out0[9]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    78.470 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.020 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.020    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.134 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.248 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.248    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.362    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.476    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.590    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.704    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.975 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.774    80.749    alum/temp_out0[8]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    81.078 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.078    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.628 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.628    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.742 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.742    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.856 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.856    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.970 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.970    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.084    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.198    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.312    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.426    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.583 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.951    83.534    alum/temp_out0[7]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.863 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.863    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.413 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.413    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.527 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.527    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.641 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.641    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.755 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.755    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.869 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.869    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.983 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.983    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.097 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.097    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.211 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.368 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.936    86.303    alum/temp_out0[6]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    86.632 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.632    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.165 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.165    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.282    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.399    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.516 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.516    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.750 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.867 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.867    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.984 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.984    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.141 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.253    alum/temp_out0[5]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.585 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.585    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.118 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.118    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.235 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.235    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.352 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.469 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.469    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.586 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.586    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.703 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.703    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.820 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.937 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.937    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.094 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.086    92.179    alum/temp_out0[4]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.967 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.967    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.081 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.081    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.195 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.195    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.309 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.309    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.423 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.423    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.537 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.537    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.651 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.651    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.765 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.922 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.036    94.958    alum/temp_out0[3]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.743 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.743    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.857 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.857    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.971 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.971    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.085 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.085    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.199 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.199    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.313 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.313    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.427    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.541    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.698 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.065    97.763    alum/temp_out0[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.563 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.563    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.680 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.680    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.797 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.797    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.914 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.914    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.031 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.148 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.148    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.265 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.382 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.382    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.539 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   100.511    alum/temp_out0[1]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.843 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.843    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.376 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.376    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.493 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.610 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.610    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.727 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.727    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.844 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.961 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.078 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.078    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.195 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.195    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.352 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.486   102.838    sm/temp_out0[0]
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.332   103.170 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.170    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y16         MUXF7 (Prop_muxf7_I0_O)      0.212   103.382 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.478   103.860    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299   104.159 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.102   105.260    sm/D_states_q_reg[4]_rep_0[0]
    SLICE_X39Y11         LUT5 (Prop_lut5_I4_O)        0.152   105.412 f  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.295   105.707    sm/D_states_q[7]_i_11_n_0
    SLICE_X39Y11         LUT4 (Prop_lut4_I1_O)        0.332   106.039 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.521   106.560    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X39Y11         FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.179   116.137    
                         clock uncertainty           -0.035   116.102    
    SLICE_X39Y11         FDRE (Setup_fdre_C_D)       -0.081   116.021    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        116.021    
                         arrival time                        -106.560    
  -------------------------------------------------------------------
                         slack                                  9.461    

Slack (MET) :             9.529ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.462ns  (logic 60.809ns (59.933%)  route 40.654ns (40.068%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=27 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[5]/Q
                         net (fo=224, routed)         1.972     7.576    sm/D_states_q[5]
    SLICE_X39Y8          LUT5 (Prop_lut5_I2_O)        0.152     7.728 r  sm/ram_reg_i_170/O
                         net (fo=2, routed)           1.058     8.786    sm/ram_reg_i_170_n_0
    SLICE_X49Y8          LUT5 (Prop_lut5_I4_O)        0.354     9.140 r  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.616     9.755    sm/ram_reg_i_146_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.332    10.087 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.427    11.514    L_reg/M_sm_ra1[0]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.638 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=2, routed)           0.883    12.522    L_reg/D_registers_q[7][31]_i_127_n_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.150    12.672 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=50, routed)          1.056    13.728    sm/M_alum_a[31]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.328    14.056 r  sm/D_registers_q[7][31]_i_230/O
                         net (fo=1, routed)           0.000    14.056    alum/S[0]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.588 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_216_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.816 r  alum/D_registers_q_reg[7][31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    14.816    alum/D_registers_q_reg[7][31]_i_211_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.930 r  alum/D_registers_q_reg[7][31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    14.930    alum/D_registers_q_reg[7][31]_i_206_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.044    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    15.158    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.272    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  alum/D_registers_q_reg[7][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.386    alum/D_registers_q_reg[7][31]_i_140_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.657 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=36, routed)          0.726    16.382    alum/temp_out0[31]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.755 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.755    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.287 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.287    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.401    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.515 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.515    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.629    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.752    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.866 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.137 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.943    19.081    alum/temp_out0[30]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.410 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.960 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.539    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.653 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.653    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.767 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.767    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.924 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.891    21.814    alum/temp_out0[29]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.143 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.143    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.676 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.009    22.685    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.802 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.802    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.919    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.153 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.270 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.270    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.387 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.387    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.504 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.504    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.661 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.911    24.572    alum/temp_out0[28]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.332    24.904 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.904    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.454 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.454    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.568    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.682 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.682    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.796 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.796    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.910 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.910    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.024 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.024    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.409 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.975    27.385    alum/temp_out0[27]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    27.714 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.714    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.264 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.378 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.378    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.492 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.492    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.606    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.720    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.834    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.948    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.062    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.219 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.821    30.040    alum/temp_out0[26]
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.369 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.717    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.874 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.931    32.805    alum/temp_out0[25]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    33.134 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.134    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.684 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.684    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.912 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.912    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.026 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.026    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.140 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.140    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.254 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.254    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.368 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.482 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.482    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.639 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.933    35.572    alum/temp_out0[24]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.329    35.901 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.901    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.434 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.434    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.551 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.551    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.668 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.668    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.785 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.902 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.019 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.019    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.136 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.136    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.253 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    38.325    alum/temp_out0[23]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.332    38.657 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.657    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.207    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.321 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.321    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.435    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.549 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.549    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.663 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.663    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.777 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.777    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.891 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.891    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.005 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.005    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.162 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.373    41.534    alum/temp_out0[22]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.863 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.863    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.413 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.527 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.527    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.641 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.641    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.755 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.755    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.869    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.983 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.983    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.097 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.097    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.211 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.211    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.368 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.812    44.180    alum/temp_out0[21]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.509 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.059 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.059    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.173 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.173    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.287 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.287    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.401 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.401    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.515 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.515    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.629 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.629    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.743 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.743    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.857 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.857    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.014 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.930    46.944    alum/temp_out0[20]
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.273 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.273    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.823    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.937    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.051 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.051    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.165 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.165    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.279 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.279    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.393 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.507 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.507    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.621 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.621    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.778 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.915    49.693    alum/temp_out0[19]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    50.022 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.555 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.257 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.257    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.374 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.531 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    52.555    alum/temp_out0[18]
    SLICE_X45Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.343 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.343    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.457 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.457    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.571 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.571    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.799 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.799    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.913 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.913    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.027 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.027    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.141 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.141    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.298 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.418    55.716    alum/temp_out0[17]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.501 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.501    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.615 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.615    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.729 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.729    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.071 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.071    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.185 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.299 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.308    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.465 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.675    58.140    alum/temp_out0[16]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.329    58.469 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.469    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.019 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.019    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.133 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.133    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.247 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.247    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.361 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.361    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.475 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.589 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.589    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.703 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.703    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.817 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.817    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.974 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.923    60.897    alum/temp_out0[15]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.329    61.226 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.226    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.776 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.346    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.391    64.122    alum/temp_out0[14]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.451 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.852 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.852    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.966 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.966    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.080 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.080    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.308    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.422    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.536    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.009    65.659    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.816 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.511    66.327    alum/temp_out0[13]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.329    66.656 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.656    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.189 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.189    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.306 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.306    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.423 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.540 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.540    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.657 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.657    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.774 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.774    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.891 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.891    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.008 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.008    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.165 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.315    69.481    alum/temp_out0[12]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.346 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.463 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.580 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.580    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.697 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.174    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.331 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.867    72.198    alum/temp_out0[11]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.063 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.063    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.180 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.180    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.297 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.306    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.423 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.423    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.540 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.540    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.774 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.774    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.891 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.891    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.048 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.513    75.561    alum/temp_out0[10]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    75.893 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    75.893    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.294 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.636 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.636    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.864 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.864    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.978 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.978    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.092 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.092    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.249 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.922    78.170    alum/temp_out0[9]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    78.499 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.499    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.049 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.049    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.163 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.163    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.277 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.277    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.391 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.391    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.505 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.505    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.619 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.619    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.733 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.733    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.847 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.847    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.004 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.774    80.778    alum/temp_out0[8]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    81.107 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.107    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.657 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.657    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.771 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.771    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.885 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.885    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.999 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.999    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.113 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.113    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.227 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.227    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.341 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.341    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.455 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.612 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.951    83.563    alum/temp_out0[7]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.892 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.892    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.442 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.442    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.556 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.556    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.670 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.670    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.898 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.898    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.012 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.012    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.126 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.126    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.240 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.240    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.397 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.936    86.333    alum/temp_out0[6]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    86.662 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.662    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.195 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.195    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.312 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.312    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.429 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.429    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.546 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.546    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.663 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.663    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.780 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.780    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.897 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.897    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.014 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.014    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.171 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.282    alum/temp_out0[5]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.614 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.614    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.147 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.147    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.264 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.264    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.381 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.381    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.498 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.615 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.732 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.849 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.849    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.966 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.966    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.123 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.086    92.209    alum/temp_out0[4]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.036    94.988    alum/temp_out0[3]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.773 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.773    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.887 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.728 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.065    97.793    alum/temp_out0[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.593 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.710 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.710    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.827 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.944 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.944    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.061 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.061    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.178 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.178    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.295 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.412 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.412    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.569 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   100.541    alum/temp_out0[1]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.486   102.868    sm/temp_out0[0]
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.332   103.200 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.200    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y16         MUXF7 (Prop_muxf7_I0_O)      0.212   103.412 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.478   103.889    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299   104.188 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.856   105.045    sm/D_states_q_reg[4]_rep_0[0]
    SLICE_X36Y12         LUT5 (Prop_lut5_I1_O)        0.124   105.169 f  sm/D_states_q[1]_i_9/O
                         net (fo=1, routed)           0.457   105.625    sm/D_states_q[1]_i_9_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124   105.749 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.736   106.486    sm/D_states_q[1]_i_2_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124   106.610 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   106.610    sm/D_states_d__0[1]
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X35Y10         FDRE (Setup_fdre_C_D)        0.029   116.139    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.139    
                         arrival time                        -106.610    
  -------------------------------------------------------------------
                         slack                                  9.529    

Slack (MET) :             9.605ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.386ns  (logic 61.005ns (60.171%)  route 40.381ns (39.829%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=27 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[5]/Q
                         net (fo=224, routed)         1.972     7.576    sm/D_states_q[5]
    SLICE_X39Y8          LUT5 (Prop_lut5_I2_O)        0.152     7.728 r  sm/ram_reg_i_170/O
                         net (fo=2, routed)           1.058     8.786    sm/ram_reg_i_170_n_0
    SLICE_X49Y8          LUT5 (Prop_lut5_I4_O)        0.354     9.140 r  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.616     9.755    sm/ram_reg_i_146_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.332    10.087 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.427    11.514    L_reg/M_sm_ra1[0]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.638 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=2, routed)           0.883    12.522    L_reg/D_registers_q[7][31]_i_127_n_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.150    12.672 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=50, routed)          1.056    13.728    sm/M_alum_a[31]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.328    14.056 r  sm/D_registers_q[7][31]_i_230/O
                         net (fo=1, routed)           0.000    14.056    alum/S[0]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.588 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    14.588    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  alum/D_registers_q_reg[7][31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    14.702    alum/D_registers_q_reg[7][31]_i_216_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.816 r  alum/D_registers_q_reg[7][31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    14.816    alum/D_registers_q_reg[7][31]_i_211_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.930 r  alum/D_registers_q_reg[7][31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    14.930    alum/D_registers_q_reg[7][31]_i_206_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.044    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    15.158    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.272    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  alum/D_registers_q_reg[7][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.386    alum/D_registers_q_reg[7][31]_i_140_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.657 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=36, routed)          0.726    16.382    alum/temp_out0[31]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.755 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.755    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.287 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.287    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.401    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.515 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.515    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.629    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.752    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.866 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.866    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.980 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.980    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.137 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.943    19.081    alum/temp_out0[30]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.410 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.410    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.960 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.960    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.074 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.074    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.188 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.188    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.539    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.653 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.653    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.767 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.767    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.924 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.891    21.814    alum/temp_out0[29]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.143 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.143    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.676 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.009    22.685    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.802 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.802    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.919    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.153 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.153    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.270 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.270    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.387 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.387    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.504 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.504    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.661 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.911    24.572    alum/temp_out0[28]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.332    24.904 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.904    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.454 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.454    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.568    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.682 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.682    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.796 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.796    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.910 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.910    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.024 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.024    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.409 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.975    27.385    alum/temp_out0[27]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    27.714 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.714    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.264 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.378 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.378    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.492 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.492    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.606    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.720    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.834    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.948    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.062    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.219 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.821    30.040    alum/temp_out0[26]
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.369 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.919 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.603    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.717    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.874 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.931    32.805    alum/temp_out0[25]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    33.134 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.134    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.684 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.684    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.798 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.798    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.912 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.912    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.026 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.026    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.140 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.140    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.254 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.254    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.368 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.482 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.482    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.639 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.933    35.572    alum/temp_out0[24]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.329    35.901 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.901    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.434 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.434    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.551 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.551    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.668 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.668    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.785 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.902 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.019 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.019    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.136 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.136    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.253 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    38.325    alum/temp_out0[23]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.332    38.657 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.657    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.207 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.207    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.321 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.321    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.435    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.549 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.549    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.663 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.663    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.777 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.777    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.891 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.891    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.005 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.005    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.162 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.373    41.534    alum/temp_out0[22]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.863 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.863    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.413 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.527 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.527    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.641 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.641    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.755 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.755    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.869    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.983 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.983    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.097 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.097    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.211 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.211    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.368 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.812    44.180    alum/temp_out0[21]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.509 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.059 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.059    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.173 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.173    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.287 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.287    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.401 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.401    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.515 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.515    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.629 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.629    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.743 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.743    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.857 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.857    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.014 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.930    46.944    alum/temp_out0[20]
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.273 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.273    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.823    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.937    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.051 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.051    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.165 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.165    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.279 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.279    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.393 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.507 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.507    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.621 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.621    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.778 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.915    49.693    alum/temp_out0[19]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    50.022 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.555 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.672 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.672    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.789 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.789    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.906 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.906    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.023 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.140 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.140    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.257 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.257    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.374 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.374    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.531 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    52.555    alum/temp_out0[18]
    SLICE_X45Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.343 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.343    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.457 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.457    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.571 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.571    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.685 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.685    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.799 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.799    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.913 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.913    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.027 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.027    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.141 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.141    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.298 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.418    55.716    alum/temp_out0[17]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.501 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.501    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.615 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.615    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.729 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.729    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.071 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.071    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.185 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.185    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.299 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.308    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.465 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.675    58.140    alum/temp_out0[16]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.329    58.469 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.469    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.019 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.019    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.133 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.133    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.247 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.247    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.361 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.361    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.475 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.589 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.589    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.703 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.703    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.817 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.817    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.974 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.923    60.897    alum/temp_out0[15]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.329    61.226 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.226    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.776 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.890    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.004    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.118    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.232 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.232    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.346 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.346    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.460    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.391    64.122    alum/temp_out0[14]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.451 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.852 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.852    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.966 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.966    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.080 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.080    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.194    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.308    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.422    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.536    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.009    65.659    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.816 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.511    66.327    alum/temp_out0[13]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.329    66.656 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.656    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.189 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.189    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.306 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.306    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.423 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.540 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.540    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.657 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.657    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.774 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.774    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.891 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.891    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.008 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.008    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.165 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.315    69.481    alum/temp_out0[12]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.346 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.346    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.463 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.580 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.580    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.697 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.174    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.331 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.867    72.198    alum/temp_out0[11]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.063 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.063    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.180 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.180    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.297 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.306    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.423 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.423    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.540 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.540    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.657 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.657    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.774 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.774    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.891 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.891    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.048 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.513    75.561    alum/temp_out0[10]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    75.893 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    75.893    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.294 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.636 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.636    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.864 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.864    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.978 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.978    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.092 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.092    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.249 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.922    78.170    alum/temp_out0[9]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    78.499 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.499    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.049 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.049    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.163 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.163    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.277 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.277    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.391 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.391    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.505 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.505    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.619 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.619    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.733 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.733    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.847 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.847    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.004 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.774    80.778    alum/temp_out0[8]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    81.107 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.107    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.657 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.657    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.771 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.771    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.885 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.885    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.999 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.999    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.113 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.113    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.227 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.227    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.341 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.341    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.455 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.455    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.612 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.951    83.563    alum/temp_out0[7]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.892 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.892    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.442 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.442    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.556 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.556    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.670 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.670    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.784 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.784    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.898 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.898    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.012 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.012    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.126 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.126    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.240 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.240    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.397 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.936    86.333    alum/temp_out0[6]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    86.662 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.662    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.195 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.195    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.312 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.312    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.429 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.429    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.546 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.546    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.663 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.663    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.780 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.780    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.897 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.897    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.014 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.014    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.171 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.282    alum/temp_out0[5]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.614 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.614    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.147 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.147    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.264 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.264    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.381 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.381    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.498 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.615 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.732 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.849 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.849    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.966 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.966    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.123 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.086    92.209    alum/temp_out0[4]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.997 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.997    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.111 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.111    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.225 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.225    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.339 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.339    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.453 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.453    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.567 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.567    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.681 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.681    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.795 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.795    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.952 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.036    94.988    alum/temp_out0[3]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.773 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.773    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.887 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.887    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.001 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.001    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.115 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.115    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.229 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.229    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.343 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.343    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.457 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.457    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.571 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.728 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.065    97.793    alum/temp_out0[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.593 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.710 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.710    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.827 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.944 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.944    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.061 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.061    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.178 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.178    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.295 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.412 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.412    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.569 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   100.541    alum/temp_out0[1]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.486   102.868    sm/temp_out0[0]
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.332   103.200 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.200    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y16         MUXF7 (Prop_muxf7_I0_O)      0.212   103.412 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.478   103.889    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299   104.188 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.855   105.043    sm/D_states_q_reg[4]_rep_0[0]
    SLICE_X34Y12         LUT5 (Prop_lut5_I2_O)        0.116   105.159 f  sm/D_states_q[4]_i_16/O
                         net (fo=2, routed)           0.460   105.619    sm/D_states_q[4]_i_16_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.328   105.947 r  sm/D_states_q[4]_i_5/O
                         net (fo=2, routed)           0.462   106.409    sm/D_states_q[4]_i_5_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.124   106.533 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000   106.533    sm/D_states_d__0[4]
    SLICE_X35Y11         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X35Y11         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.144    
                         clock uncertainty           -0.035   116.109    
    SLICE_X35Y11         FDSE (Setup_fdse_C_D)        0.029   116.138    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.138    
                         arrival time                        -106.534    
  -------------------------------------------------------------------
                         slack                                  9.605    

Slack (MET) :             9.666ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.160ns  (logic 60.606ns (59.911%)  route 40.554ns (40.089%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=27 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.626     5.210    display/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  display/D_ddr_q_reg/Q
                         net (fo=67, routed)          3.262     8.928    sm/M_display_reading
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.052 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.667     9.719    sm/ram_reg_i_163_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.843 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.000     9.843    sm/ram_reg_i_142_n_0
    SLICE_X44Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    10.055 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.254    11.310    L_reg/M_sm_ra1[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I2_O)        0.299    11.609 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=2, routed)           0.883    12.492    L_reg/D_registers_q[7][31]_i_127_n_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.150    12.642 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=50, routed)          1.056    13.698    sm/M_alum_a[31]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.328    14.026 r  sm/D_registers_q[7][31]_i_230/O
                         net (fo=1, routed)           0.000    14.026    alum/S[0]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.558 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    14.558    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.672 r  alum/D_registers_q_reg[7][31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_216_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  alum/D_registers_q_reg[7][31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    14.786    alum/D_registers_q_reg[7][31]_i_211_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  alum/D_registers_q_reg[7][31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    14.900    alum/D_registers_q_reg[7][31]_i_206_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.014    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    15.128    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.242    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  alum/D_registers_q_reg[7][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_140_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.627 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=36, routed)          0.726    16.352    alum/temp_out0[31]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.725 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.725    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.257 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.485 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.485    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.599    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.722    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.836 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.836    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.950 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.950    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.107 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.943    19.051    alum/temp_out0[30]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.380 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.930 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.930    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.044    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.158 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.158    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.386    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.509    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.623    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.894 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.891    21.784    alum/temp_out0[29]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.113 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.113    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.646 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.009    22.655    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.772 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.772    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.889 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.889    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.006 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.006    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.123 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.123    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.240 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.240    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.357 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.357    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.474 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.474    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.631 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.911    24.543    alum/temp_out0[28]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.332    24.875 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.875    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.425 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.425    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.539 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.539    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.653 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.653    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.767 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.767    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.881 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.881    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.995 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.995    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.109 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.109    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.223 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.380 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.975    27.355    alum/temp_out0[27]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    27.684 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.684    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.234 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.821    30.010    alum/temp_out0[26]
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.339 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.931    32.775    alum/temp_out0[25]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    33.104 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.654 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.110 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.224 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.224    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.338 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.338    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.452 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.452    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.609 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.933    35.542    alum/temp_out0[24]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.329    35.871 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.871    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.404 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.872 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.872    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.989 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.989    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.106 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.106    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.223 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.223    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.380 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    38.295    alum/temp_out0[23]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.332    38.627 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.627    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.177 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.177    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.291    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.405 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.405    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.519    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.747 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.861 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.861    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.975 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.975    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.132 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.373    41.505    alum/temp_out0[22]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.834 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.834    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.384 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.384    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.498 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.498    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.612 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.612    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.726 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.726    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.840 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.840    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.954 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.954    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.068 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.068    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.182 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.182    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.339 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.812    44.151    alum/temp_out0[21]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.480 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.480    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.030 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.144 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.144    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.258 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.258    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.372 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.372    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.486 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.486    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.600 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.600    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.714 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.714    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.828 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.828    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.985 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.930    46.915    alum/temp_out0[20]
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.244 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.244    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.794 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.794    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.908 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.908    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.022 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.022    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.136 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.136    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.250 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.250    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.364 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.364    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.478 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.478    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.592 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.592    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.749 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.915    49.664    alum/temp_out0[19]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.993 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.993    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.526 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.643 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.643    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.760    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.877    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.994 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.111 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.111    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.228 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.228    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.345 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.345    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.502 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    52.525    alum/temp_out0[18]
    SLICE_X45Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.313 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.313    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.427    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.541    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.655    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.769 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.769    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.883 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.883    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.997 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.997    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.111 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.111    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.268 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.418    55.687    alum/temp_out0[17]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.472 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.928 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.928    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.042 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.042    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.156 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.156    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.270 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.279    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.436 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.675    58.110    alum/temp_out0[16]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.329    58.439 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.439    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.989 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.989    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.103 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.103    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.217 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.217    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.331 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.445 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.445    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.559 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.559    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.673 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.673    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.787 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.787    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.944 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.923    60.867    alum/temp_out0[15]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.329    61.196 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.746 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.746    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.860 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.974 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.974    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.088 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.088    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.202 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.202    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.316 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.701 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.391    64.092    alum/temp_out0[14]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.421 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.421    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.822 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.936 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.936    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.050 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.050    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.164 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.164    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.278 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.278    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.392 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.392    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.506 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.506    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.620 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.009    65.629    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.786 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.511    66.298    alum/temp_out0[13]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.329    66.627 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.627    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.160 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.160    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.277 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.277    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.394 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.511 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.511    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.628 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.745 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.745    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.862 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.979 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.136 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.315    69.451    alum/temp_out0[12]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.783 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.783    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.316 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.316    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.433 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.433    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.550 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.550    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.667 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.144    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.301 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.867    72.168    alum/temp_out0[11]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.276    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.393 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.393    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.510 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.627 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.627    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.744 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.744    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.861 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.861    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.018 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.513    75.531    alum/temp_out0[10]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    75.863 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.264 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.264    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.378    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.492    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.606    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.720    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.834 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.834    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.948 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.948    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.062 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.062    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.219 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.922    78.141    alum/temp_out0[9]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    78.470 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.020 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.020    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.134 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.248 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.248    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.362    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.476    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.590    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.704    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.975 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.774    80.749    alum/temp_out0[8]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    81.078 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.078    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.628 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.628    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.742 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.742    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.856 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.856    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.970 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.970    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.084    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.198    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.312    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.426    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.583 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.951    83.534    alum/temp_out0[7]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.863 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.863    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.413 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.413    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.527 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.527    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.641 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.641    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.755 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.755    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.869 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.869    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.983 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.983    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.097 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.097    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.211 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.368 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.936    86.303    alum/temp_out0[6]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    86.632 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.632    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.165 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.165    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.282    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.399    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.516 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.516    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.750 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.867 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.867    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.984 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.984    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.141 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.253    alum/temp_out0[5]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.585 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.585    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.118 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.118    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.235 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.235    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.352 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.469 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.469    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.586 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.586    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.703 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.703    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.820 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.937 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.937    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.094 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.086    92.179    alum/temp_out0[4]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.967 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.967    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.081 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.081    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.195 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.195    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.309 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.309    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.423 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.423    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.537 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.537    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.651 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.651    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.765 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.922 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.036    94.958    alum/temp_out0[3]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.743 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.743    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.857 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.857    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.971 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.971    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.085 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.085    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.199 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.199    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.313 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.313    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.427    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.541    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.698 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.065    97.763    alum/temp_out0[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.563 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.563    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.680 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.680    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.797 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.797    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.914 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.914    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.031 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.148 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.148    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.265 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.382 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.382    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.539 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   100.511    alum/temp_out0[1]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.843 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.843    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.376 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.376    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.493 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.610 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.610    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.727 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.727    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.844 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.961 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.078 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.078    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.195 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.195    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.352 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.486   102.838    sm/temp_out0[0]
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.332   103.170 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.170    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y16         MUXF7 (Prop_muxf7_I0_O)      0.212   103.382 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.478   103.860    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299   104.159 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.896   105.055    sm/D_states_q_reg[4]_rep_0[0]
    SLICE_X35Y9          LUT2 (Prop_lut2_I0_O)        0.124   105.179 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.445   105.624    sm/D_states_q[0]_i_15_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124   105.748 r  sm/D_states_q[0]_i_5/O
                         net (fo=1, routed)           0.165   105.913    sm/D_states_q[0]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124   106.037 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.332   106.369    sm/D_states_d__0[0]
    SLICE_X39Y10         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X39Y10         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.179   116.138    
                         clock uncertainty           -0.035   116.103    
    SLICE_X39Y10         FDSE (Setup_fdse_C_D)       -0.067   116.036    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.036    
                         arrival time                        -106.370    
  -------------------------------------------------------------------
                         slack                                  9.666    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.260ns  (logic 60.746ns (59.990%)  route 40.514ns (40.010%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=27 LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.626     5.210    display/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  display/D_ddr_q_reg/Q
                         net (fo=67, routed)          3.262     8.928    sm/M_display_reading
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.052 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.667     9.719    sm/ram_reg_i_163_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.843 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.000     9.843    sm/ram_reg_i_142_n_0
    SLICE_X44Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    10.055 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.254    11.310    L_reg/M_sm_ra1[1]
    SLICE_X42Y25         LUT6 (Prop_lut6_I2_O)        0.299    11.609 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=2, routed)           0.883    12.492    L_reg/D_registers_q[7][31]_i_127_n_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.150    12.642 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=50, routed)          1.056    13.698    sm/M_alum_a[31]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.328    14.026 r  sm/D_registers_q[7][31]_i_230/O
                         net (fo=1, routed)           0.000    14.026    alum/S[0]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.558 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    14.558    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.672 r  alum/D_registers_q_reg[7][31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    14.672    alum/D_registers_q_reg[7][31]_i_216_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  alum/D_registers_q_reg[7][31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    14.786    alum/D_registers_q_reg[7][31]_i_211_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  alum/D_registers_q_reg[7][31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    14.900    alum/D_registers_q_reg[7][31]_i_206_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.014    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    15.128    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.242    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  alum/D_registers_q_reg[7][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_140_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.627 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=36, routed)          0.726    16.352    alum/temp_out0[31]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.373    16.725 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    16.725    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.257 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.485 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.485    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.599    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.722    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.836 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.836    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.950 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.950    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.107 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.943    19.051    alum/temp_out0[30]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.380 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.930 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.930    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.044    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.158 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.158    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.272 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.386    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.009    20.509    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.623    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.894 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.891    21.784    alum/temp_out0[29]
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.329    22.113 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.113    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.646 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.009    22.655    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.772 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.772    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.889 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.889    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.006 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.006    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.123 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.123    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.240 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.240    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.357 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.357    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.474 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.474    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.631 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.911    24.543    alum/temp_out0[28]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.332    24.875 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.875    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.425 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.425    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.539 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.539    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.653 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.653    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.767 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.767    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.881 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.881    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.995 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.995    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.109 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.109    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.223 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.223    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.380 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.975    27.355    alum/temp_out0[27]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.329    27.684 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.684    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.234 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.821    30.010    alum/temp_out0[26]
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.339 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.339    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.003    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.117    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.231    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.345    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.459    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.573    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.687 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.687    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.844 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.931    32.775    alum/temp_out0[25]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    33.104 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.654 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.768    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.882 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.882    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.996 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.996    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.110 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.224 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.224    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.338 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.338    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.452 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.452    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.609 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.933    35.542    alum/temp_out0[24]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.329    35.871 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.871    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.404 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.872 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.872    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.989 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.989    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.106 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.106    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.223 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.223    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.380 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    38.295    alum/temp_out0[23]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.332    38.627 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.627    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.177 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.177    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.291    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.405 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.405    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.519    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.747 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.861 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.861    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.975 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.975    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.132 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.373    41.505    alum/temp_out0[22]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.834 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.834    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.384 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.384    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.498 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.498    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.612 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.612    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.726 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.726    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.840 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.840    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.954 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.954    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.068 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.068    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.182 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.182    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.339 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.812    44.151    alum/temp_out0[21]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.329    44.480 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.480    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.030 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.030    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.144 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.144    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.258 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.258    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.372 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.372    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.486 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.486    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.600 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.600    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.714 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.714    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.828 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.828    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.985 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.930    46.915    alum/temp_out0[20]
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.329    47.244 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.244    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.794 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.794    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.908 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.908    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.022 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.022    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.136 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.136    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.250 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.250    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.364 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.364    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.478 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.478    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.592 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.592    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.749 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.915    49.664    alum/temp_out0[19]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.993 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.993    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.526 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.643 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.643    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.760    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.877    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.994 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.994    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.111 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.111    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.228 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.228    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.345 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.345    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.502 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    52.525    alum/temp_out0[18]
    SLICE_X45Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.313 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.313    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.427 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.427    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.541 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.541    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.655 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.655    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.769 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.769    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.883 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.883    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.997 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.997    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.111 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.111    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.268 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.418    55.687    alum/temp_out0[17]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.472 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.928 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.928    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.042 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.042    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.156 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.156    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.270 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.279    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.436 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.675    58.110    alum/temp_out0[16]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.329    58.439 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.439    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.989 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.989    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.103 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.103    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.217 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.217    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.331 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.445 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.445    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.559 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.559    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.673 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.673    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.787 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.787    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.944 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.923    60.867    alum/temp_out0[15]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.329    61.196 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.746 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.746    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.860 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.974 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.974    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.088 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.088    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.202 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.202    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.316 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.430 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.430    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.544 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.544    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.701 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.391    64.092    alum/temp_out0[14]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.421 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.421    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.822 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    64.822    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.936 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.936    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.050 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.050    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.164 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.164    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.278 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.278    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.392 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.392    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.506 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.506    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.620 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.009    65.629    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.786 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.511    66.298    alum/temp_out0[13]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.329    66.627 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.627    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.160 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.160    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.277 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.277    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.394 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.511 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.511    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.628 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.628    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.745 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.745    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.862 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.862    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.979 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.136 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.315    69.451    alum/temp_out0[12]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.783 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.783    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.316 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.316    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.433 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.433    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.550 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.550    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.667 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.144    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.301 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.867    72.168    alum/temp_out0[11]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.009    73.276    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.393 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.393    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.510 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.510    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.627 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.627    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.744 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.744    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.861 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.861    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.018 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.513    75.531    alum/temp_out0[10]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    75.863 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.264 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.264    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.378    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.492    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.606    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.720 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.720    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.834 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.834    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.948 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.948    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.062 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.062    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.219 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.922    78.141    alum/temp_out0[9]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    78.470 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.020 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.020    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.134 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.248 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.248    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.362    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.476    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.590    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.704    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.975 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.774    80.749    alum/temp_out0[8]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    81.078 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.078    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.628 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.628    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.742 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.742    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.856 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.856    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.970 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.970    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.084 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.084    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.198 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.198    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.312 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.312    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.426 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.426    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.583 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.951    83.534    alum/temp_out0[7]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.863 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.863    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.413 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.413    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.527 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.527    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.641 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.641    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.755 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.755    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.869 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.869    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.983 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.983    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.097 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.097    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.211 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.368 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.936    86.303    alum/temp_out0[6]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    86.632 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.632    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.165 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.165    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.282 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.282    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.399 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.399    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.516 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.516    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.633 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.633    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.750 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.750    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.867 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.867    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.984 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.984    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.141 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.253    alum/temp_out0[5]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.585 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.585    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.118 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.118    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.235 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.235    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.352 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.352    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.469 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.469    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.586 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.586    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.703 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.703    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.820 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.937 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.937    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.094 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.086    92.179    alum/temp_out0[4]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    92.967 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.967    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.081 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.081    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.195 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.195    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.309 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.309    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.423 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.423    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.537 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.537    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.651 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.651    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.765 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.765    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.922 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.036    94.958    alum/temp_out0[3]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.743 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.743    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.857 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.857    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.971 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.971    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.085 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.085    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.199 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.199    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.313 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.313    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.427 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.427    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.541 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.541    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.698 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.065    97.763    alum/temp_out0[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.563 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.563    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.680 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.680    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.797 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.797    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.914 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.914    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.031 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.148 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.148    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.265 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.382 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.382    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.539 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.972   100.511    alum/temp_out0[1]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332   100.843 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.843    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.376 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.376    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.493 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.610 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.610    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.727 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.727    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.844 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.844    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.961 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.961    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.078 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.078    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.195 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.195    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.352 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.486   102.838    sm/temp_out0[0]
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.332   103.170 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   103.170    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y16         MUXF7 (Prop_muxf7_I0_O)      0.212   103.382 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.478   103.860    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I0_O)        0.299   104.159 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.102   105.260    sm/D_states_q_reg[4]_rep_0[0]
    SLICE_X39Y11         LUT5 (Prop_lut5_I4_O)        0.152   105.412 f  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.698   106.110    sm/D_states_q[7]_i_11_n_0
    SLICE_X39Y11         LUT4 (Prop_lut4_I1_O)        0.360   106.470 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.000   106.470    sm/D_states_d__0[6]
    SLICE_X39Y11         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.179   116.137    
                         clock uncertainty           -0.035   116.102    
    SLICE_X39Y11         FDRE (Setup_fdre_C_D)        0.047   116.149    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.149    
                         arrival time                        -106.470    
  -------------------------------------------------------------------
                         slack                                  9.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.858    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.858    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.858    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.858    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.674%)  route 0.278ns (66.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.926    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X38Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.674%)  route 0.278ns (66.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.926    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X38Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y51   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y51   D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y15   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y26   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y23   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y26   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y26   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.920ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.766ns (20.780%)  route 2.920ns (79.220%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  sm/D_states_q_reg[3]/Q
                         net (fo=267, routed)         1.482     7.145    sm/D_states_q[3]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124     7.269 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           0.957     8.227    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.481     8.832    fifo_reset_cond/AS[0]
    SLICE_X38Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X38Y5          FDPE (Recov_fdpe_C_PRE)     -0.361   115.752    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.752    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                106.920    

Slack (MET) :             106.920ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.766ns (20.780%)  route 2.920ns (79.220%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  sm/D_states_q_reg[3]/Q
                         net (fo=267, routed)         1.482     7.145    sm/D_states_q[3]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124     7.269 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           0.957     8.227    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.481     8.832    fifo_reset_cond/AS[0]
    SLICE_X38Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X38Y5          FDPE (Recov_fdpe_C_PRE)     -0.361   115.752    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.752    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                106.920    

Slack (MET) :             106.920ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.766ns (20.780%)  route 2.920ns (79.220%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  sm/D_states_q_reg[3]/Q
                         net (fo=267, routed)         1.482     7.145    sm/D_states_q[3]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124     7.269 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           0.957     8.227    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.481     8.832    fifo_reset_cond/AS[0]
    SLICE_X38Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X38Y5          FDPE (Recov_fdpe_C_PRE)     -0.361   115.752    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.752    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                106.920    

Slack (MET) :             106.920ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.766ns (20.780%)  route 2.920ns (79.220%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDSE (Prop_fdse_C_Q)         0.518     5.663 f  sm/D_states_q_reg[3]/Q
                         net (fo=267, routed)         1.482     7.145    sm/D_states_q[3]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124     7.269 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           0.957     8.227    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.351 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.481     8.832    fifo_reset_cond/AS[0]
    SLICE_X38Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X38Y5          FDPE (Recov_fdpe_C_PRE)     -0.361   115.752    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.752    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                106.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.284%)  route 0.688ns (78.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X35Y11         FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=120, routed)         0.519     2.163    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.045     2.208 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.169     2.378    fifo_reset_cond/AS[0]
    SLICE_X38Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X38Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.700    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.284%)  route 0.688ns (78.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X35Y11         FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=120, routed)         0.519     2.163    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.045     2.208 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.169     2.378    fifo_reset_cond/AS[0]
    SLICE_X38Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X38Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.700    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.284%)  route 0.688ns (78.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X35Y11         FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=120, routed)         0.519     2.163    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.045     2.208 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.169     2.378    fifo_reset_cond/AS[0]
    SLICE_X38Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X38Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.700    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.284%)  route 0.688ns (78.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X35Y11         FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=120, routed)         0.519     2.163    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.045     2.208 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.169     2.378    fifo_reset_cond/AS[0]
    SLICE_X38Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X38Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.700    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.678    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.558ns  (logic 11.737ns (32.106%)  route 24.821ns (67.894%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.619     5.203    L_reg/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.456     5.659 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.512     7.171    L_reg/M_sm_pac[9]
    SLICE_X55Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.323 r  L_reg/L_001d1600_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.433     7.756    L_reg/L_001d1600_remainder0_carry_i_26_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.326     8.082 f  L_reg/L_001d1600_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.526     9.608    L_reg/L_001d1600_remainder0_carry_i_13_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.154     9.762 f  L_reg/L_001d1600_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.436    L_reg/L_001d1600_remainder0_carry_i_15_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.327    10.763 r  L_reg/L_001d1600_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.975    11.738    L_reg/L_001d1600_remainder0_carry_i_8_n_0
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.124    11.862 r  L_reg/L_001d1600_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.324    12.186    aseg_driver/decimal_renderer/DI[2]
    SLICE_X59Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.571 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.571    aseg_driver/decimal_renderer/L_001d1600_remainder0_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.793 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.936    13.729    L_reg/L_001d1600_remainder0[4]
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.327    14.056 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.865    14.921    L_reg/i__carry__1_i_14_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.326    15.247 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.665    15.912    L_reg/i__carry__1_i_15_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I3_O)        0.152    16.064 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.063    17.127    L_reg/i__carry__1_i_9_n_0
    SLICE_X58Y29         LUT5 (Prop_lut5_I4_O)        0.354    17.481 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    18.309    L_reg/i__carry_i_19_n_0
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.354    18.663 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.773    19.436    L_reg/i__carry_i_11_n_0
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.326    19.762 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.094    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.614 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.614    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.731 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.731    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.970 f  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.984    21.953    L_reg/L_001d1600_remainder0_inferred__1/i__carry__2[2]
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.301    22.254 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    23.134    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y30         LUT5 (Prop_lut5_I0_O)        0.124    23.258 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.850    24.108    L_reg/i__carry_i_14_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.152    24.260 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.943    25.202    L_reg/i__carry_i_25_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.326    25.528 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.665    26.193    L_reg/i__carry_i_20_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    26.317 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.093    27.410    L_reg/i__carry_i_13_n_0
    SLICE_X63Y26         LUT3 (Prop_lut3_I1_O)        0.152    27.562 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.675    28.237    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y26         LUT5 (Prop_lut5_I0_O)        0.332    28.569 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.569    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.119 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.119    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.233 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.233    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 f  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.814    30.381    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.303    30.684 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    31.117    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.241 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.660    31.901    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y29         LUT3 (Prop_lut3_I1_O)        0.124    32.025 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.703    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    32.827 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.140    33.967    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I0_O)        0.124    34.091 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.102    38.193    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.761 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.761    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.344ns  (logic 11.975ns (32.948%)  route 24.369ns (67.052%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.619     5.203    L_reg/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.456     5.659 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.512     7.171    L_reg/M_sm_pac[9]
    SLICE_X55Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.323 r  L_reg/L_001d1600_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.433     7.756    L_reg/L_001d1600_remainder0_carry_i_26_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.326     8.082 f  L_reg/L_001d1600_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.526     9.608    L_reg/L_001d1600_remainder0_carry_i_13_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.154     9.762 f  L_reg/L_001d1600_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.436    L_reg/L_001d1600_remainder0_carry_i_15_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.327    10.763 r  L_reg/L_001d1600_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.975    11.738    L_reg/L_001d1600_remainder0_carry_i_8_n_0
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.124    11.862 r  L_reg/L_001d1600_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.324    12.186    aseg_driver/decimal_renderer/DI[2]
    SLICE_X59Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.571 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.571    aseg_driver/decimal_renderer/L_001d1600_remainder0_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.793 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.936    13.729    L_reg/L_001d1600_remainder0[4]
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.327    14.056 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.865    14.921    L_reg/i__carry__1_i_14_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.326    15.247 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.665    15.912    L_reg/i__carry__1_i_15_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I3_O)        0.152    16.064 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.063    17.127    L_reg/i__carry__1_i_9_n_0
    SLICE_X58Y29         LUT5 (Prop_lut5_I4_O)        0.354    17.481 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    18.309    L_reg/i__carry_i_19_n_0
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.354    18.663 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.773    19.436    L_reg/i__carry_i_11_n_0
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.326    19.762 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.094    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.614 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.614    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.731 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.731    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.970 f  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.984    21.953    L_reg/L_001d1600_remainder0_inferred__1/i__carry__2[2]
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.301    22.254 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    23.134    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y30         LUT5 (Prop_lut5_I0_O)        0.124    23.258 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.850    24.108    L_reg/i__carry_i_14_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.152    24.260 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.943    25.202    L_reg/i__carry_i_25_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.326    25.528 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.665    26.193    L_reg/i__carry_i_20_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    26.317 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.093    27.410    L_reg/i__carry_i_13_n_0
    SLICE_X63Y26         LUT3 (Prop_lut3_I1_O)        0.152    27.562 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.675    28.237    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y26         LUT5 (Prop_lut5_I0_O)        0.332    28.569 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.569    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.119 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.119    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.233 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.233    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 f  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.814    30.381    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.303    30.684 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    31.117    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.241 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.660    31.901    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y29         LUT3 (Prop_lut3_I1_O)        0.124    32.025 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.703    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    32.827 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.140    33.967    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.152    34.119 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.650    37.769    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.547 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.547    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.924ns  (logic 12.026ns (33.477%)  route 23.898ns (66.523%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.612     7.268    L_reg/M_sm_pbc[12]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.118     7.386 r  L_reg/L_001d1600_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.470     7.855    L_reg/L_001d1600_remainder0_carry_i_23__0_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I0_O)        0.326     8.181 f  L_reg/L_001d1600_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           0.835     9.016    L_reg/L_001d1600_remainder0_carry_i_18__0_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I1_O)        0.152     9.168 f  L_reg/L_001d1600_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.729     9.897    L_reg/L_001d1600_remainder0_carry_i_20__0_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.352    10.249 r  L_reg/L_001d1600_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.950    11.199    L_reg/L_001d1600_remainder0_carry_i_10__0_n_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.326    11.525 r  L_reg/L_001d1600_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.525    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.057 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    bseg_driver/decimal_renderer/L_001d1600_remainder0_carry_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.279 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.989    13.268    L_reg/L_001d1600_remainder0_1[4]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.321    13.589 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.024    14.614    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.328    14.942 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.647    15.589    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I3_O)        0.150    15.739 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.934    16.672    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.352    17.024 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.434    17.458    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.321    17.779 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.009    18.788    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.332    19.120 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.634    19.754    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.261 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.261    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.375 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.614 f  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.154    21.768    L_reg/L_001d1600_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.302    22.070 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.503    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y17         LUT5 (Prop_lut5_I0_O)        0.124    22.627 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.310    23.938    L_reg/i__carry_i_14__0_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.148    24.086 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.493    24.578    L_reg/i__carry_i_25__1_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.328    24.906 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.197    26.103    L_reg/i__carry_i_14__0_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I3_O)        0.124    26.227 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.868    27.095    L_reg/i__carry_i_13__1_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.150    27.245 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    28.305    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.326    28.631 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.631    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.181 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.181    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.420 f  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    30.236    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.302    30.538 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.031    31.569    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124    31.693 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.106    32.798    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I1_O)        0.124    32.922 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.295    33.218    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    33.342 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.612    34.954    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.154    35.108 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.257    37.365    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.062 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.062    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.634ns  (logic 11.742ns (32.953%)  route 23.891ns (67.047%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.619     5.203    L_reg/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.456     5.659 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.512     7.171    L_reg/M_sm_pac[9]
    SLICE_X55Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.323 r  L_reg/L_001d1600_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.433     7.756    L_reg/L_001d1600_remainder0_carry_i_26_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.326     8.082 f  L_reg/L_001d1600_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.526     9.608    L_reg/L_001d1600_remainder0_carry_i_13_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.154     9.762 f  L_reg/L_001d1600_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.436    L_reg/L_001d1600_remainder0_carry_i_15_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.327    10.763 r  L_reg/L_001d1600_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.975    11.738    L_reg/L_001d1600_remainder0_carry_i_8_n_0
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.124    11.862 r  L_reg/L_001d1600_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.324    12.186    aseg_driver/decimal_renderer/DI[2]
    SLICE_X59Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.571 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.571    aseg_driver/decimal_renderer/L_001d1600_remainder0_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.793 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.936    13.729    L_reg/L_001d1600_remainder0[4]
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.327    14.056 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.865    14.921    L_reg/i__carry__1_i_14_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.326    15.247 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.665    15.912    L_reg/i__carry__1_i_15_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I3_O)        0.152    16.064 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.063    17.127    L_reg/i__carry__1_i_9_n_0
    SLICE_X58Y29         LUT5 (Prop_lut5_I4_O)        0.354    17.481 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    18.309    L_reg/i__carry_i_19_n_0
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.354    18.663 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.773    19.436    L_reg/i__carry_i_11_n_0
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.326    19.762 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.094    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.614 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.614    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.731 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.731    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.970 f  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.984    21.953    L_reg/L_001d1600_remainder0_inferred__1/i__carry__2[2]
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.301    22.254 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    23.134    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y30         LUT5 (Prop_lut5_I0_O)        0.124    23.258 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.850    24.108    L_reg/i__carry_i_14_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.152    24.260 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.943    25.202    L_reg/i__carry_i_25_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.326    25.528 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.665    26.193    L_reg/i__carry_i_20_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    26.317 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.093    27.410    L_reg/i__carry_i_13_n_0
    SLICE_X63Y26         LUT3 (Prop_lut3_I1_O)        0.152    27.562 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.675    28.237    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y26         LUT5 (Prop_lut5_I0_O)        0.332    28.569 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.569    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.119 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.119    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.233 r  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.233    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 f  aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.814    30.381    aseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.303    30.684 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    31.117    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    31.241 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.832    32.073    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124    32.197 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.798    32.995    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.124    33.119 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.828    33.947    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y30         LUT3 (Prop_lut3_I2_O)        0.124    34.071 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.193    37.264    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.837 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.837    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.686ns  (logic 11.813ns (33.103%)  route 23.873ns (66.897%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.612     7.268    L_reg/M_sm_pbc[12]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.118     7.386 r  L_reg/L_001d1600_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.470     7.855    L_reg/L_001d1600_remainder0_carry_i_23__0_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I0_O)        0.326     8.181 f  L_reg/L_001d1600_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           0.835     9.016    L_reg/L_001d1600_remainder0_carry_i_18__0_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I1_O)        0.152     9.168 f  L_reg/L_001d1600_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.729     9.897    L_reg/L_001d1600_remainder0_carry_i_20__0_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.352    10.249 r  L_reg/L_001d1600_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.950    11.199    L_reg/L_001d1600_remainder0_carry_i_10__0_n_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.326    11.525 r  L_reg/L_001d1600_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.525    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.057 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    bseg_driver/decimal_renderer/L_001d1600_remainder0_carry_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.279 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.989    13.268    L_reg/L_001d1600_remainder0_1[4]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.321    13.589 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.024    14.614    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.328    14.942 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.647    15.589    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I3_O)        0.150    15.739 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.934    16.672    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.352    17.024 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.434    17.458    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.321    17.779 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.009    18.788    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.332    19.120 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.634    19.754    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.261 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.261    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.375 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.614 f  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.154    21.768    L_reg/L_001d1600_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.302    22.070 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.503    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y17         LUT5 (Prop_lut5_I0_O)        0.124    22.627 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.310    23.938    L_reg/i__carry_i_14__0_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.148    24.086 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.493    24.578    L_reg/i__carry_i_25__1_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.328    24.906 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.197    26.103    L_reg/i__carry_i_14__0_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I3_O)        0.124    26.227 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.868    27.095    L_reg/i__carry_i_13__1_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.150    27.245 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    28.305    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.326    28.631 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.631    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.181 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.181    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.420 f  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    30.236    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.302    30.538 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.031    31.569    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124    31.693 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.611    32.303    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I1_O)        0.124    32.427 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.992    33.420    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124    33.544 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.385    34.929    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.124    35.053 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.257    37.310    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.824 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.824    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.646ns  (logic 12.081ns (33.891%)  route 23.565ns (66.109%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.612     7.268    L_reg/M_sm_pbc[12]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.118     7.386 r  L_reg/L_001d1600_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.470     7.855    L_reg/L_001d1600_remainder0_carry_i_23__0_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I0_O)        0.326     8.181 f  L_reg/L_001d1600_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           0.835     9.016    L_reg/L_001d1600_remainder0_carry_i_18__0_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I1_O)        0.152     9.168 f  L_reg/L_001d1600_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.729     9.897    L_reg/L_001d1600_remainder0_carry_i_20__0_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.352    10.249 r  L_reg/L_001d1600_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.950    11.199    L_reg/L_001d1600_remainder0_carry_i_10__0_n_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.326    11.525 r  L_reg/L_001d1600_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.525    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.057 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    bseg_driver/decimal_renderer/L_001d1600_remainder0_carry_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.279 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.989    13.268    L_reg/L_001d1600_remainder0_1[4]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.321    13.589 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.024    14.614    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.328    14.942 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.647    15.589    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I3_O)        0.150    15.739 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.934    16.672    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.352    17.024 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.434    17.458    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.321    17.779 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.009    18.788    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.332    19.120 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.634    19.754    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.261 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.261    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.375 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.614 f  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.154    21.768    L_reg/L_001d1600_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.302    22.070 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.503    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y17         LUT5 (Prop_lut5_I0_O)        0.124    22.627 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.310    23.938    L_reg/i__carry_i_14__0_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.148    24.086 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.493    24.578    L_reg/i__carry_i_25__1_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.328    24.906 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.197    26.103    L_reg/i__carry_i_14__0_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I3_O)        0.124    26.227 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.868    27.095    L_reg/i__carry_i_13__1_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.150    27.245 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    28.305    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.326    28.631 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.631    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.181 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.181    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.420 f  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    30.236    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.302    30.538 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.031    31.569    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124    31.693 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.611    32.303    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I1_O)        0.124    32.427 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.992    33.420    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124    33.544 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.385    34.929    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y31         LUT4 (Prop_lut4_I2_O)        0.152    35.081 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.949    37.030    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    40.783 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.783    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.531ns  (logic 11.809ns (33.235%)  route 23.722ns (66.765%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.612     7.268    L_reg/M_sm_pbc[12]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.118     7.386 r  L_reg/L_001d1600_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.470     7.855    L_reg/L_001d1600_remainder0_carry_i_23__0_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I0_O)        0.326     8.181 f  L_reg/L_001d1600_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           0.835     9.016    L_reg/L_001d1600_remainder0_carry_i_18__0_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I1_O)        0.152     9.168 f  L_reg/L_001d1600_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.729     9.897    L_reg/L_001d1600_remainder0_carry_i_20__0_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.352    10.249 r  L_reg/L_001d1600_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.950    11.199    L_reg/L_001d1600_remainder0_carry_i_10__0_n_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.326    11.525 r  L_reg/L_001d1600_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.525    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.057 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    bseg_driver/decimal_renderer/L_001d1600_remainder0_carry_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.279 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.989    13.268    L_reg/L_001d1600_remainder0_1[4]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.321    13.589 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.024    14.614    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.328    14.942 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.647    15.589    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I3_O)        0.150    15.739 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.934    16.672    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.352    17.024 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.434    17.458    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.321    17.779 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.009    18.788    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.332    19.120 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.634    19.754    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.261 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.261    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.375 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.614 f  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.154    21.768    L_reg/L_001d1600_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.302    22.070 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.503    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y17         LUT5 (Prop_lut5_I0_O)        0.124    22.627 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.310    23.938    L_reg/i__carry_i_14__0_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.148    24.086 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.493    24.578    L_reg/i__carry_i_25__1_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.328    24.906 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.197    26.103    L_reg/i__carry_i_14__0_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I3_O)        0.124    26.227 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.868    27.095    L_reg/i__carry_i_13__1_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.150    27.245 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    28.305    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.326    28.631 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.631    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.181 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.181    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.420 f  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    30.236    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.302    30.538 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.031    31.569    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124    31.693 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.106    32.798    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I1_O)        0.124    32.922 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.295    33.218    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    33.342 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.437    34.779    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.124    34.903 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.255    37.159    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.669 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.669    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.374ns  (logic 12.034ns (34.018%)  route 23.341ns (65.982%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.612     7.268    L_reg/M_sm_pbc[12]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.118     7.386 r  L_reg/L_001d1600_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.470     7.855    L_reg/L_001d1600_remainder0_carry_i_23__0_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I0_O)        0.326     8.181 f  L_reg/L_001d1600_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           0.835     9.016    L_reg/L_001d1600_remainder0_carry_i_18__0_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I1_O)        0.152     9.168 f  L_reg/L_001d1600_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.729     9.897    L_reg/L_001d1600_remainder0_carry_i_20__0_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.352    10.249 r  L_reg/L_001d1600_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.950    11.199    L_reg/L_001d1600_remainder0_carry_i_10__0_n_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.326    11.525 r  L_reg/L_001d1600_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.525    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.057 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    bseg_driver/decimal_renderer/L_001d1600_remainder0_carry_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.279 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.989    13.268    L_reg/L_001d1600_remainder0_1[4]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.321    13.589 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.024    14.614    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.328    14.942 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.647    15.589    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I3_O)        0.150    15.739 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.934    16.672    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.352    17.024 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.434    17.458    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.321    17.779 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.009    18.788    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.332    19.120 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.634    19.754    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.261 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.261    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.375 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.614 f  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.154    21.768    L_reg/L_001d1600_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.302    22.070 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.503    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y17         LUT5 (Prop_lut5_I0_O)        0.124    22.627 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.310    23.938    L_reg/i__carry_i_14__0_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.148    24.086 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.493    24.578    L_reg/i__carry_i_25__1_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.328    24.906 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.197    26.103    L_reg/i__carry_i_14__0_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I3_O)        0.124    26.227 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.868    27.095    L_reg/i__carry_i_13__1_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.150    27.245 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    28.305    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.326    28.631 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.631    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.181 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.181    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.420 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    30.236    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.302    30.538 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.031    31.569    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124    31.693 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.611    32.303    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I1_O)        0.124    32.427 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.002    33.430    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.124    33.554 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.224    34.778    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.150    34.928 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.875    36.803    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    40.512 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.512    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.301ns  (logic 11.602ns (32.867%)  route 23.698ns (67.133%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=4 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.075     7.734    L_reg/M_sm_timer[9]
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.154     7.888 r  L_reg/L_001d1600_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.674     8.562    L_reg/L_001d1600_remainder0_carry_i_26__1_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I4_O)        0.327     8.889 f  L_reg/L_001d1600_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.586     9.475    L_reg/L_001d1600_remainder0_carry_i_13__1_n_0
    SLICE_X57Y31         LUT3 (Prop_lut3_I1_O)        0.118     9.593 f  L_reg/L_001d1600_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.577    10.170    L_reg/L_001d1600_remainder0_carry_i_19__1_n_0
    SLICE_X57Y32         LUT5 (Prop_lut5_I3_O)        0.352    10.522 r  L_reg/L_001d1600_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.355    L_reg/L_001d1600_remainder0_carry_i_10__1_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I1_O)        0.326    11.681 r  L_reg/L_001d1600_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.681    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.214 r  timerseg_driver/decimal_renderer/L_001d1600_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.214    timerseg_driver/decimal_renderer/L_001d1600_remainder0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.537 r  timerseg_driver/decimal_renderer/L_001d1600_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.041    13.577    L_reg/L_001d1600_remainder0_3[5]
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.306    13.883 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.207    15.091    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.124    15.215 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.600    15.815    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I3_O)        0.150    15.965 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.310    17.274    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I4_O)        0.356    17.630 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.478    L_reg/i__carry_i_19__3_n_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I1_O)        0.326    18.804 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.022    19.826    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X59Y35         LUT4 (Prop_lut4_I3_O)        0.124    19.950 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.675    20.625    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X58Y35         LUT6 (Prop_lut6_I2_O)        0.124    20.749 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.749    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.147 r  timerseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.147    timerseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.460 r  timerseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.993    22.453    L_reg/L_001d1600_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.306    22.759 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.192    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.124    23.316 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.679    23.995    timerseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y35         LUT2 (Prop_lut2_I0_O)        0.149    24.144 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.644    24.788    L_reg/i__carry_i_13__3_0
    SLICE_X63Y34         LUT5 (Prop_lut5_I1_O)        0.332    25.120 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.818    25.938    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.062 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.616    26.677    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I1_O)        0.153    26.830 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.368    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y34         LUT5 (Prop_lut5_I0_O)        0.327    27.695 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.695    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.228 r  timerseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.228    timerseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.345 r  timerseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.345    timerseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.564 f  timerseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.424    timerseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y36         LUT6 (Prop_lut6_I1_O)        0.295    29.719 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.151    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I1_O)        0.124    30.275 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.974    31.249    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y33         LUT3 (Prop_lut3_I1_O)        0.124    31.373 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    32.052    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.124    32.176 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.692    33.868    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y52         LUT4 (Prop_lut4_I2_O)        0.124    33.992 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.895    36.887    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.442 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.442    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.289ns  (logic 11.844ns (33.563%)  route 23.445ns (66.437%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.612     7.268    L_reg/M_sm_pbc[12]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.118     7.386 r  L_reg/L_001d1600_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.470     7.855    L_reg/L_001d1600_remainder0_carry_i_23__0_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I0_O)        0.326     8.181 f  L_reg/L_001d1600_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           0.835     9.016    L_reg/L_001d1600_remainder0_carry_i_18__0_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I1_O)        0.152     9.168 f  L_reg/L_001d1600_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.729     9.897    L_reg/L_001d1600_remainder0_carry_i_20__0_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.352    10.249 r  L_reg/L_001d1600_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.950    11.199    L_reg/L_001d1600_remainder0_carry_i_10__0_n_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.326    11.525 r  L_reg/L_001d1600_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.525    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.057 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    bseg_driver/decimal_renderer/L_001d1600_remainder0_carry_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.279 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.989    13.268    L_reg/L_001d1600_remainder0_1[4]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.321    13.589 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.024    14.614    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.328    14.942 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.647    15.589    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I3_O)        0.150    15.739 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.934    16.672    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.352    17.024 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.434    17.458    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.321    17.779 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.009    18.788    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.332    19.120 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.634    19.754    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.261 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.261    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.375 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.614 f  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.154    21.768    L_reg/L_001d1600_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.302    22.070 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.503    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y17         LUT5 (Prop_lut5_I0_O)        0.124    22.627 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.310    23.938    L_reg/i__carry_i_14__0_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I0_O)        0.148    24.086 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.493    24.578    L_reg/i__carry_i_25__1_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.328    24.906 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.197    26.103    L_reg/i__carry_i_14__0_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I3_O)        0.124    26.227 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.868    27.095    L_reg/i__carry_i_13__1_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.150    27.245 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    28.305    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.326    28.631 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.631    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.181 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.181    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.420 r  bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    30.236    bseg_driver/decimal_renderer/L_001d1600_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.302    30.538 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.031    31.569    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124    31.693 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.106    32.798    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I1_O)        0.124    32.922 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.295    33.218    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    33.342 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.612    34.954    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.124    35.078 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.804    36.882    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.427 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.427    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.360ns (78.592%)  route 0.371ns (21.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=5, routed)           0.371     2.049    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.269 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.269    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.373ns (77.953%)  route 0.388ns (22.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.593     1.537    display/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.388     2.089    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.297 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.297    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.386ns (76.376%)  route 0.429ns (23.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=4, routed)           0.429     2.107    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.352 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.352    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.369ns (74.377%)  route 0.472ns (25.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=8, routed)           0.472     2.150    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.378 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.378    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.423ns (76.252%)  route 0.443ns (23.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=5, routed)           0.443     2.109    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.295     3.404 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.404    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.413ns (75.116%)  route 0.468ns (24.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=8, routed)           0.468     2.134    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.285     3.418 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.418    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.373ns (71.031%)  route 0.560ns (28.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=12, routed)          0.560     2.239    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.471 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.471    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.383ns (70.762%)  route 0.571ns (29.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.571     2.250    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.492 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.492    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.409ns (61.818%)  route 0.870ns (38.182%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.374     2.044    aseg_driver/ctr/S[0]
    SLICE_X65Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.089 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.585    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.808 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.808    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.454ns (63.827%)  route 0.824ns (36.173%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.587     1.531    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.290     1.985    bseg_driver/ctr/S[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.030 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.533     2.564    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.809 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.809    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 1.643ns (30.548%)  route 3.735ns (69.452%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.645     4.164    reset_cond/butt_reset_IBUF
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.288 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.090     5.378    reset_cond/M_reset_cond_in
    SLICE_X58Y36         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.513     4.918    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y36         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 1.643ns (30.548%)  route 3.735ns (69.452%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.645     4.164    reset_cond/butt_reset_IBUF
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.288 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.090     5.378    reset_cond/M_reset_cond_in
    SLICE_X58Y36         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.513     4.918    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y36         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.960ns  (logic 1.643ns (33.125%)  route 3.317ns (66.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.645     4.164    reset_cond/butt_reset_IBUF
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.288 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.671     4.960    reset_cond/M_reset_cond_in
    SLICE_X51Y30         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.935ns  (logic 1.643ns (33.293%)  route 3.292ns (66.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.645     4.164    reset_cond/butt_reset_IBUF
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.288 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.646     4.935    reset_cond/M_reset_cond_in
    SLICE_X56Y33         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y33         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2094498196[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.221ns  (logic 1.658ns (39.285%)  route 2.563ns (60.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.563     4.097    forLoop_idx_0_2094498196[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.221 r  forLoop_idx_0_2094498196[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.221    forLoop_idx_0_2094498196[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X34Y30         FDRE                                         r  forLoop_idx_0_2094498196[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.433     4.838    forLoop_idx_0_2094498196[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  forLoop_idx_0_2094498196[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_56768817[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.988ns  (logic 1.639ns (41.083%)  route 2.350ns (58.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.350     3.864    forLoop_idx_0_56768817[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y30         LUT1 (Prop_lut1_I0_O)        0.124     3.988 r  forLoop_idx_0_56768817[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.988    forLoop_idx_0_56768817[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y30         FDRE                                         r  forLoop_idx_0_56768817[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.434     4.839    forLoop_idx_0_56768817[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  forLoop_idx_0_56768817[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.831ns  (logic 1.641ns (42.850%)  route 2.189ns (57.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.189     3.707    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.124     3.831 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.831    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X32Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.444     4.849    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2094498196[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.653ns (45.838%)  route 1.953ns (54.162%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.953     3.482    forLoop_idx_0_2094498196[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.606 r  forLoop_idx_0_2094498196[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.606    forLoop_idx_0_2094498196[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y25         FDRE                                         r  forLoop_idx_0_2094498196[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.430     4.835    forLoop_idx_0_2094498196[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  forLoop_idx_0_2094498196[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_56768817[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.572ns  (logic 1.640ns (45.920%)  route 1.932ns (54.080%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.932     3.448    forLoop_idx_0_56768817[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.572 r  forLoop_idx_0_56768817[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.572    forLoop_idx_0_56768817[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y23         FDRE                                         r  forLoop_idx_0_56768817[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.432     4.837    forLoop_idx_0_56768817[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  forLoop_idx_0_56768817[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.520ns  (logic 1.474ns (41.872%)  route 2.046ns (58.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.046     3.520    butt_cond/sync/D[0]
    SLICE_X36Y65         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         1.429     4.833    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.242ns (23.047%)  route 0.807ns (76.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           0.807     1.049    butt_cond/sync/D[0]
    SLICE_X36Y65         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.823     2.013    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2094498196[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.313ns (26.749%)  route 0.857ns (73.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.857     1.125    forLoop_idx_0_2094498196[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.170 r  forLoop_idx_0_2094498196[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.170    forLoop_idx_0_2094498196[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2094498196[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.824     2.014    forLoop_idx_0_2094498196[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2094498196[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2094498196[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.319ns (27.256%)  route 0.851ns (72.744%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.851     1.125    forLoop_idx_0_2094498196[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.170 r  forLoop_idx_0_2094498196[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.170    forLoop_idx_0_2094498196[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2094498196[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.824     2.014    forLoop_idx_0_2094498196[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2094498196[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_56768817[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.329ns (27.867%)  route 0.851ns (72.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.851     1.134    forLoop_idx_0_56768817[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.179 r  forLoop_idx_0_56768817[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.179    forLoop_idx_0_56768817[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y23         FDRE                                         r  forLoop_idx_0_56768817[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.818     2.008    forLoop_idx_0_56768817[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  forLoop_idx_0_56768817[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2094498196[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.341ns (27.697%)  route 0.891ns (72.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.891     1.188    forLoop_idx_0_2094498196[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.233 r  forLoop_idx_0_2094498196[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.233    forLoop_idx_0_2094498196[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y25         FDRE                                         r  forLoop_idx_0_2094498196[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.817     2.007    forLoop_idx_0_2094498196[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  forLoop_idx_0_2094498196[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.330ns (24.598%)  route 1.011ns (75.402%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.011     1.296    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.341 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.341    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X32Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.831     2.021    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_56768817[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.327ns (23.786%)  route 1.048ns (76.214%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.048     1.330    forLoop_idx_0_56768817[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.375 r  forLoop_idx_0_56768817[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.375    forLoop_idx_0_56768817[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y30         FDRE                                         r  forLoop_idx_0_56768817[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.822     2.012    forLoop_idx_0_56768817[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  forLoop_idx_0_56768817[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2094498196[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.347ns (23.461%)  route 1.131ns (76.539%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.131     1.433    forLoop_idx_0_2094498196[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.478 r  forLoop_idx_0_2094498196[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.478    forLoop_idx_0_2094498196[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X34Y30         FDRE                                         r  forLoop_idx_0_2094498196[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.821     2.011    forLoop_idx_0_2094498196[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  forLoop_idx_0_2094498196[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.842ns  (logic 0.331ns (17.987%)  route 1.511ns (82.013%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.266     1.553    reset_cond/butt_reset_IBUF
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.598 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.244     1.842    reset_cond/M_reset_cond_in
    SLICE_X56Y33         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y33         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.847ns  (logic 0.331ns (17.938%)  route 1.516ns (82.062%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.266     1.553    reset_cond/butt_reset_IBUF
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.598 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.249     1.847    reset_cond/M_reset_cond_in
    SLICE_X51Y30         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=551, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





