<profile>

<section name = "Vivado HLS Report for 'AxiBurst'" level="0">
<item name = "Date">Tue Nov  3 20:23:31 2020
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">AxiBurst</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.750 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">67, 251658277, 0.670 us, 2.517 sec, 67, 251658277, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_CheckPartition_fu_163">CheckPartition, 13, 13, 0.130 us, 0.130 us, 13, 13, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memcpy.buff.array">26, 26, 3, 1, 1, 25, yes</column>
<column name="- Loop 2">30, 251658240, 16, 15, 1, 1 ~ 16777215, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 72, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, -, 1447, 4340, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 254, -</column>
<column name="Register">-, -, 166, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 1, 8, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="AxiBurst_output_r_m_axi_U">AxiBurst_output_r_m_axi, 2, 0, 512, 580, 0</column>
<column name="AxiBurst_sqrt_s_axi_U">AxiBurst_sqrt_s_axi, 0, 0, 106, 168, 0</column>
<column name="grp_CheckPartition_fu_163">CheckPartition, 0, 0, 829, 3592, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_U">AxiBurst_buff, 2, 0, 0, 0, 100, 32, 1, 3200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln20_fu_196_p2">+, 0, 0, 15, 5, 1</column>
<column name="i_fu_215_p2">+, 0, 0, 32, 25, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_800">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln20_fu_190_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="ap_predicate_tran28to29_state27">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">125, 27, 1, 27</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_phi_ln20_phi_fu_130_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_solution_phi_fu_142_p4">9, 2, 25, 50</column>
<column name="buff_address0">15, 3, 7, 21</column>
<column name="buff_ce0">15, 3, 1, 3</column>
<column name="buff_ce1">9, 2, 1, 2</column>
<column name="output_r_blk_n_AR">9, 2, 1, 2</column>
<column name="output_r_blk_n_R">9, 2, 1, 2</column>
<column name="p_0_reg_150">9, 2, 3, 6</column>
<column name="phi_ln20_reg_126">9, 2, 5, 10</column>
<column name="solution_reg_138">9, 2, 25, 50</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln20_reg_244">5, 0, 5, 0</column>
<column name="ap_CS_fsm">26, 0, 26, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="array1_reg_229">30, 0, 30, 0</column>
<column name="grp_CheckPartition_fu_163_ap_start_reg">1, 0, 1, 0</column>
<column name="i_reg_262">25, 0, 25, 0</column>
<column name="icmp_ln20_reg_240">1, 0, 1, 0</column>
<column name="icmp_ln20_reg_240_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="output_addr_read_reg_249">32, 0, 32, 0</column>
<column name="p_0_reg_150">3, 0, 4, 1</column>
<column name="phi_ln20_reg_126">5, 0, 5, 0</column>
<column name="phi_ln20_reg_126_pp0_iter1_reg">5, 0, 5, 0</column>
<column name="solution_reg_138">25, 0, 25, 0</column>
<column name="tmp_1_reg_258">1, 0, 1, 0</column>
<column name="tmp_23_reg_254">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_sqrt_AWVALID">in, 1, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_AWREADY">out, 1, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_AWADDR">in, 5, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_WVALID">in, 1, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_WREADY">out, 1, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_WDATA">in, 32, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_WSTRB">in, 4, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_ARVALID">in, 1, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_ARREADY">out, 1, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_ARADDR">in, 5, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_RVALID">out, 1, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_RREADY">in, 1, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_RDATA">out, 32, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_RRESP">out, 2, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_BVALID">out, 1, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_BREADY">in, 1, s_axi, sqrt, scalar</column>
<column name="s_axi_sqrt_BRESP">out, 2, s_axi, sqrt, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, AxiBurst, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, AxiBurst, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, AxiBurst, return value</column>
<column name="m_axi_output_r_AWVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWADDR">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWLEN">out, 8, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWSIZE">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWBURST">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWLOCK">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWCACHE">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWPROT">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWQOS">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWREGION">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WDATA">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WSTRB">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WLAST">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARADDR">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARLEN">out, 8, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARSIZE">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARBURST">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARLOCK">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARCACHE">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARPROT">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARQOS">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARREGION">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RVALID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RREADY">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RDATA">in, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RLAST">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RUSER">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RRESP">in, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BVALID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BREADY">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BRESP">in, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BUSER">in, 1, m_axi, output_r, pointer</column>
</table>
</item>
</section>
</profile>
