verilog work ../../DCM_V5.v
verilog work ../example_design/DCM_V5_exdes.v
