<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Lattice PCIe API Manual: Member List</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="annotated.html">Class&nbsp;List</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Class&nbsp;Members</a> | <a class="qindex" href="globals.html">File&nbsp;Members</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>LatticeSemi_PCIe::SFIF Member List</h1>This is the complete list of members for <a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">LatticeSemi_PCIe::SFIF</a>, including all inherited members.<p><table>
  <tr bgcolor="#f0f0f0"><td><b>addrLimit</b> (defined in <a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a>)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td><code> [protected]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>addrRange</b> (defined in <a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a>)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td><code> [protected]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>baseAddress</b> (defined in <a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a>)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html#a7">cfgTLP</a>(uint32_t rlxOrd, uint32_t snoop, uint32_t trafficClass, uint32_t poisoned)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">LatticeSemi_PCIe::SFIF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a0">Device</a>(LatticeSemi_PCIe::RegisterAccess *pReg, const char *nameStr, uint32_t addr, uint32_t range)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html#a12">disableSFIF</a>()</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">LatticeSemi_PCIe::SFIF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html#a5">getCntrs</a>(SFIFCntrs_t &amp;cnts)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">LatticeSemi_PCIe::SFIF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a2">getName</a>(void)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a15">getRange</a>(void)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html#a6">getRxFIFO</a>(uint32_t *pBuf, size_t len=0)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">LatticeSemi_PCIe::SFIF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html#a3">getSFIFParseRxFIFO</a>(string &amp;outs)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">LatticeSemi_PCIe::SFIF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html#a4">getSFIFRegs</a>(long long *elements, int len)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">LatticeSemi_PCIe::SFIF</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>name</b> (defined in <a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a>)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td><code> [protected]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>pReg</b> (defined in <a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a>)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a5">read16</a>(uint32_t offset)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a11">read16</a>(uint32_t offset, uint16_t *val, size_t len, bool incAddr=true)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a7">read32</a>(uint32_t offset)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a13">read32</a>(uint32_t offset, uint32_t *val, size_t len, bool incAddr=true)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a3">read8</a>(uint32_t offset)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a9">read8</a>(uint32_t offset, uint8_t *val, size_t len, bool incAddr=true)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html#a8">setupSFIF</a>(uint32_t runMode, uint32_t trafficMode, uint32_t cycles, uint32_t ICG, uint32_t rdTLPSize, uint32_t wrTLPSize, uint32_t numRdTLPs, uint32_t numWrTLPs, uint32_t pktRdRatio=4, uint32_t pktWrRatio=1)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">LatticeSemi_PCIe::SFIF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html#a0">SFIF</a>(const char *nameStr, uint32_t addr, LatticeSemi_PCIe::RegisterAccess *pRA)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">LatticeSemi_PCIe::SFIF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html#a2">showRegs</a>(void)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">LatticeSemi_PCIe::SFIF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html#a10">startSFIF</a>(bool loop)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">LatticeSemi_PCIe::SFIF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html#a11">stopSFIF</a>()</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">LatticeSemi_PCIe::SFIF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html#a9">verifyMWrXfer</a>(uint32_t *pUserBuf, size_t len=0)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">LatticeSemi_PCIe::SFIF</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a6">write16</a>(uint32_t offset, uint16_t val)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a12">write16</a>(uint32_t offset, uint16_t *val, size_t len, bool incAddr=true)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a8">write32</a>(uint32_t offset, uint32_t val)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a14">write32</a>(uint32_t offset, uint32_t *val, size_t len, bool incAddr=true)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a4">write8</a>(uint32_t offset, uint8_t val)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a10">write8</a>(uint32_t offset, uint8_t *val, size_t len, bool incAddr=true)</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html#a1">~Device</a>()</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">LatticeSemi_PCIe::Device</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html#a1">~SFIF</a>()</td><td><a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">LatticeSemi_PCIe::SFIF</a></td><td><code> [virtual]</code></td></tr>
</table><hr size="1"><address style="align: right;"><small>Generated on Wed Jul 16 12:05:27 2008 for Lattice PCIe API Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
