

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Sun Mar 05 20:50:45 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       solution_default
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   16|   16|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|    6|         2|          -|          -|     3|    no    |
        |- Loop 2  |    3|    3|         1|          -|          -|     3|    no    |
        |- Loop 3  |    3|    3|         1|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    333|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     64|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    139|
|Register         |        -|      -|     205|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     205|    536|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matrixmul_mux_32_bkb_U0  |matrixmul_mux_32_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_32_bkb_U1  |matrixmul_mux_32_bkb  |        0|      0|  0|  32|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  64|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_172_p2        |     +    |      0|  0|   2|           2|           1|
    |i_4_fu_236_p2        |     +    |      0|  0|   2|           2|           1|
    |i_5_fu_323_p2        |     +    |      0|  0|   2|           2|           1|
    |exitcond1_fu_230_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond2_fu_166_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_317_p2   |   icmp   |      0|  0|   1|           2|           2|
    |sel_tmp1_fu_260_p2   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp3_fu_192_p2   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_274_p2   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_178_p2    |   icmp   |      0|  0|   1|           2|           1|
    |tmp_2_10_fu_288_p3   |  select  |      0|  0|  32|           1|          32|
    |tmp_2_11_fu_296_p3   |  select  |      0|  0|  32|           1|          32|
    |tmp_2_16_fu_304_p3   |  select  |      0|  0|  32|           1|          32|
    |tmp_2_1_fu_198_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_3_fu_280_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_4_fu_266_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_5_fu_184_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_6_fu_206_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_7_fu_214_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_9_fu_222_p3    |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 333|          30|         333|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig     |  32|          3|   32|         96|
    |a_WEN_A           |   4|          2|    4|          8|
    |ap_NS_fsm         |   1|          6|    1|          6|
    |i_1_reg_139       |   2|          2|    2|          4|
    |i_2_reg_150       |   2|          2|    2|          4|
    |i_reg_94          |   2|          2|    2|          4|
    |tmp_1_2_reg_117   |  32|          2|   32|         64|
    |tmp_2_15_reg_128  |  32|          2|   32|         64|
    |tmp_2_2_reg_106   |  32|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 139|         23|  139|        314|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   5|   0|    5|          0|
    |i_1_reg_139       |   2|   0|    2|          0|
    |i_2_reg_150       |   2|   0|    2|          0|
    |i_3_reg_345       |   2|   0|    2|          0|
    |i_reg_94          |   2|   0|    2|          0|
    |tmp_1_2_reg_117   |  32|   0|   32|          0|
    |tmp_1_reg_70      |  32|   0|   32|          0|
    |tmp_2_15_reg_128  |  32|   0|   32|          0|
    |tmp_2_2_reg_106   |  32|   0|   32|          0|
    |tmp_2_8_reg_82    |  32|   0|   32|          0|
    |tmp_2_reg_58      |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 205|   0|  205|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	4  / (exitcond2)
3 --> 
	2  / true
4 --> 
	4  / (!exitcond1)
	5  / (exitcond1)
5 --> 
	5  / (!exitcond)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_6 (2)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %a) nounwind, !map !7

ST_1: StgValue_7 (3)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: StgValue_8 (4)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface([3 x i32]* %a, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_9 (5)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecMemCore([3 x i32]* %a, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_10 (6)  [1/1] 1.57ns  loc: matrixmul.cpp:59
:4  br label %1


 <State 2>: 2.39ns
ST_2: tmp_2 (8)  [1/1] 0.00ns
:0  %tmp_2 = phi i32 [ undef, %0 ], [ %tmp_2_1, %_ifconv ]

ST_2: tmp_1 (9)  [1/1] 0.00ns
:1  %tmp_1 = phi i32 [ undef, %0 ], [ %tmp_2_7, %_ifconv ]

ST_2: tmp_2_8 (10)  [1/1] 0.00ns
:2  %tmp_2_8 = phi i32 [ undef, %0 ], [ %tmp_2_9, %_ifconv ]

ST_2: i (11)  [1/1] 0.00ns
:3  %i = phi i2 [ 0, %0 ], [ %i_3, %_ifconv ]

ST_2: i_cast (12)  [1/1] 0.00ns  loc: matrixmul.cpp:59
:4  %i_cast = zext i2 %i to i32

ST_2: exitcond2 (13)  [1/1] 1.54ns  loc: matrixmul.cpp:59
:5  %exitcond2 = icmp eq i2 %i, -1

ST_2: empty (14)  [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_2: i_3 (15)  [1/1] 0.75ns  loc: matrixmul.cpp:59
:7  %i_3 = add i2 %i, 1

ST_2: StgValue_19 (16)  [1/1] 0.00ns  loc: matrixmul.cpp:59
:8  br i1 %exitcond2, label %.preheader3.preheader, label %_ifconv

ST_2: a_addr (18)  [1/1] 0.00ns  loc: matrixmul.cpp:60
_ifconv:0  %a_addr = getelementptr [3 x i32]* %a, i32 0, i32 %i_cast

ST_2: tmp_2_17 (19)  [2/2] 2.39ns  loc: matrixmul.cpp:60
_ifconv:1  %tmp_2_17 = load i32* %a_addr, align 4

ST_2: StgValue_22 (29)  [1/1] 1.57ns  loc: matrixmul.cpp:63
.preheader3.preheader:0  br label %.preheader3


 <State 3>: 3.76ns
ST_3: tmp_2_17 (19)  [1/2] 2.39ns  loc: matrixmul.cpp:60
_ifconv:1  %tmp_2_17 = load i32* %a_addr, align 4

ST_3: sel_tmp (20)  [1/1] 1.54ns  loc: matrixmul.cpp:59
_ifconv:2  %sel_tmp = icmp eq i2 %i, 1

ST_3: tmp_2_5 (21)  [1/1] 0.00ns  loc: matrixmul.cpp:59 (grouped into LUT with out node tmp_2_1)
_ifconv:3  %tmp_2_5 = select i1 %sel_tmp, i32 %tmp_2, i32 %tmp_2_17

ST_3: sel_tmp3 (22)  [1/1] 1.54ns  loc: matrixmul.cpp:59
_ifconv:4  %sel_tmp3 = icmp eq i2 %i, 0

ST_3: tmp_2_1 (23)  [1/1] 1.37ns  loc: matrixmul.cpp:59 (out node of the LUT)
_ifconv:5  %tmp_2_1 = select i1 %sel_tmp3, i32 %tmp_2, i32 %tmp_2_5

ST_3: tmp_2_6 (24)  [1/1] 0.00ns  loc: matrixmul.cpp:59 (grouped into LUT with out node tmp_2_7)
_ifconv:6  %tmp_2_6 = select i1 %sel_tmp, i32 %tmp_2_17, i32 %tmp_1

ST_3: tmp_2_7 (25)  [1/1] 1.37ns  loc: matrixmul.cpp:59 (out node of the LUT)
_ifconv:7  %tmp_2_7 = select i1 %sel_tmp3, i32 %tmp_1, i32 %tmp_2_6

ST_3: tmp_2_9 (26)  [1/1] 1.37ns  loc: matrixmul.cpp:59
_ifconv:8  %tmp_2_9 = select i1 %sel_tmp3, i32 %tmp_2_17, i32 %tmp_2_8

ST_3: StgValue_31 (27)  [1/1] 0.00ns  loc: matrixmul.cpp:59
_ifconv:9  br label %1


 <State 4>: 2.94ns
ST_4: tmp_2_2 (31)  [1/1] 0.00ns
.preheader3:0  %tmp_2_2 = phi i32 [ %tmp_2_3, %_ifconv13 ], [ %tmp_2, %.preheader3.preheader ]

ST_4: tmp_1_2 (32)  [1/1] 0.00ns
.preheader3:1  %tmp_1_2 = phi i32 [ %tmp_2_11, %_ifconv13 ], [ %tmp_1, %.preheader3.preheader ]

ST_4: tmp_2_15 (33)  [1/1] 0.00ns
.preheader3:2  %tmp_2_15 = phi i32 [ %tmp_2_16, %_ifconv13 ], [ %tmp_2_8, %.preheader3.preheader ]

ST_4: i_1 (34)  [1/1] 0.00ns
.preheader3:3  %i_1 = phi i2 [ %i_4, %_ifconv13 ], [ 0, %.preheader3.preheader ]

ST_4: exitcond1 (35)  [1/1] 1.54ns  loc: matrixmul.cpp:63
.preheader3:4  %exitcond1 = icmp eq i2 %i_1, -1

ST_4: empty_2 (36)  [1/1] 0.00ns
.preheader3:5  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_4: i_4 (37)  [1/1] 0.75ns  loc: matrixmul.cpp:63
.preheader3:6  %i_4 = add i2 %i_1, 1

ST_4: StgValue_39 (38)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader3:7  br i1 %exitcond1, label %.preheader.preheader, label %_ifconv13

ST_4: tmp (40)  [1/1] 1.57ns  loc: matrixmul.cpp:63
_ifconv13:0  %tmp = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %tmp_2_15, i32 %tmp_1_2, i32 %tmp_2_2, i2 %i_1) nounwind

ST_4: tmp_2_18 (41)  [1/1] 0.00ns  loc: matrixmul.cpp:64
_ifconv13:1  %tmp_2_18 = shl i32 %tmp, 1

ST_4: sel_tmp1 (42)  [1/1] 1.54ns  loc: matrixmul.cpp:63
_ifconv13:2  %sel_tmp1 = icmp eq i2 %i_1, 1

ST_4: tmp_2_4 (43)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node tmp_2_3)
_ifconv13:3  %tmp_2_4 = select i1 %sel_tmp1, i32 %tmp_2_2, i32 %tmp_2_18

ST_4: sel_tmp4 (44)  [1/1] 1.54ns  loc: matrixmul.cpp:63
_ifconv13:4  %sel_tmp4 = icmp eq i2 %i_1, 0

ST_4: tmp_2_3 (45)  [1/1] 1.37ns  loc: matrixmul.cpp:63 (out node of the LUT)
_ifconv13:5  %tmp_2_3 = select i1 %sel_tmp4, i32 %tmp_2_2, i32 %tmp_2_4

ST_4: tmp_2_10 (46)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node tmp_2_11)
_ifconv13:6  %tmp_2_10 = select i1 %sel_tmp1, i32 %tmp_2_18, i32 %tmp_1_2

ST_4: tmp_2_11 (47)  [1/1] 1.37ns  loc: matrixmul.cpp:63 (out node of the LUT)
_ifconv13:7  %tmp_2_11 = select i1 %sel_tmp4, i32 %tmp_1_2, i32 %tmp_2_10

ST_4: tmp_2_16 (48)  [1/1] 1.37ns  loc: matrixmul.cpp:63
_ifconv13:8  %tmp_2_16 = select i1 %sel_tmp4, i32 %tmp_2_18, i32 %tmp_2_15

ST_4: StgValue_49 (49)  [1/1] 0.00ns  loc: matrixmul.cpp:63
_ifconv13:9  br label %.preheader3

ST_4: StgValue_50 (51)  [1/1] 1.57ns  loc: matrixmul.cpp:67
.preheader.preheader:0  br label %.preheader


 <State 5>: 3.96ns
ST_5: i_2 (53)  [1/1] 0.00ns
.preheader:0  %i_2 = phi i2 [ %i_5, %2 ], [ 0, %.preheader.preheader ]

ST_5: i_2_cast (54)  [1/1] 0.00ns  loc: matrixmul.cpp:67
.preheader:1  %i_2_cast = zext i2 %i_2 to i32

ST_5: exitcond (55)  [1/1] 1.54ns  loc: matrixmul.cpp:67
.preheader:2  %exitcond = icmp eq i2 %i_2, -1

ST_5: empty_3 (56)  [1/1] 0.00ns
.preheader:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_5: i_5 (57)  [1/1] 0.75ns  loc: matrixmul.cpp:67
.preheader:4  %i_5 = add i2 %i_2, 1

ST_5: StgValue_56 (58)  [1/1] 0.00ns  loc: matrixmul.cpp:67
.preheader:5  br i1 %exitcond, label %3, label %2

ST_5: tmp_1_4 (60)  [1/1] 1.57ns  loc: matrixmul.cpp:63
:0  %tmp_1_4 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %tmp_2_15, i32 %tmp_1_2, i32 %tmp_2_2, i2 %i_2) nounwind

ST_5: a_addr_1 (61)  [1/1] 0.00ns  loc: matrixmul.cpp:68
:1  %a_addr_1 = getelementptr [3 x i32]* %a, i32 0, i32 %i_2_cast

ST_5: StgValue_59 (62)  [1/1] 2.39ns  loc: matrixmul.cpp:68
:2  store i32 %tmp_1_4, i32* %a_addr_1, align 4

ST_5: StgValue_60 (63)  [1/1] 0.00ns  loc: matrixmul.cpp:67
:3  br label %.preheader

ST_5: StgValue_61 (65)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (specbitsmap      ) [ 000000]
StgValue_7  (spectopmodule    ) [ 000000]
StgValue_8  (specinterface    ) [ 000000]
StgValue_9  (specmemcore      ) [ 000000]
StgValue_10 (br               ) [ 011100]
tmp_2       (phi              ) [ 001110]
tmp_1       (phi              ) [ 001110]
tmp_2_8     (phi              ) [ 001110]
i           (phi              ) [ 001100]
i_cast      (zext             ) [ 000000]
exitcond2   (icmp             ) [ 001100]
empty       (speclooptripcount) [ 000000]
i_3         (add              ) [ 011100]
StgValue_19 (br               ) [ 000000]
a_addr      (getelementptr    ) [ 000100]
StgValue_22 (br               ) [ 001110]
tmp_2_17    (load             ) [ 000000]
sel_tmp     (icmp             ) [ 000000]
tmp_2_5     (select           ) [ 000000]
sel_tmp3    (icmp             ) [ 000000]
tmp_2_1     (select           ) [ 011100]
tmp_2_6     (select           ) [ 000000]
tmp_2_7     (select           ) [ 011100]
tmp_2_9     (select           ) [ 011100]
StgValue_31 (br               ) [ 011100]
tmp_2_2     (phi              ) [ 000011]
tmp_1_2     (phi              ) [ 000011]
tmp_2_15    (phi              ) [ 000011]
i_1         (phi              ) [ 000010]
exitcond1   (icmp             ) [ 000010]
empty_2     (speclooptripcount) [ 000000]
i_4         (add              ) [ 001010]
StgValue_39 (br               ) [ 000000]
tmp         (mux              ) [ 000000]
tmp_2_18    (shl              ) [ 000000]
sel_tmp1    (icmp             ) [ 000000]
tmp_2_4     (select           ) [ 000000]
sel_tmp4    (icmp             ) [ 000000]
tmp_2_3     (select           ) [ 001010]
tmp_2_10    (select           ) [ 000000]
tmp_2_11    (select           ) [ 001010]
tmp_2_16    (select           ) [ 001010]
StgValue_49 (br               ) [ 001010]
StgValue_50 (br               ) [ 000011]
i_2         (phi              ) [ 000001]
i_2_cast    (zext             ) [ 000000]
exitcond    (icmp             ) [ 000001]
empty_3     (speclooptripcount) [ 000000]
i_5         (add              ) [ 000011]
StgValue_56 (br               ) [ 000000]
tmp_1_4     (mux              ) [ 000000]
a_addr_1    (getelementptr    ) [ 000000]
StgValue_59 (store            ) [ 000000]
StgValue_60 (br               ) [ 000011]
StgValue_61 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="a_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="2" slack="0"/>
<pin id="42" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="2" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="0"/>
<pin id="48" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_2_17/2 StgValue_59/5 "/>
</bind>
</comp>

<comp id="50" class="1004" name="a_addr_1_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="2" slack="0"/>
<pin id="54" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/5 "/>
</bind>
</comp>

<comp id="58" class="1005" name="tmp_2_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="1"/>
<pin id="60" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_2_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="32" slack="1"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="70" class="1005" name="tmp_1_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_1_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="32" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="tmp_2_8_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_8 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_2_8_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="32" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_8/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="i_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="1"/>
<pin id="96" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="2" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="tmp_2_2_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_2 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_2_2_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="32" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_2/4 "/>
</bind>
</comp>

<comp id="117" class="1005" name="tmp_1_2_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_1_2_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="32" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1_2/4 "/>
</bind>
</comp>

<comp id="128" class="1005" name="tmp_2_15_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_15 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_2_15_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="32" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_15/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_1_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="1"/>
<pin id="141" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_1_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_2_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="1"/>
<pin id="152" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_2_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="0"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="exitcond2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sel_tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="0" index="1" bw="2" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_2_5_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_5/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sel_tmp3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="1"/>
<pin id="194" dir="0" index="1" bw="2" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_2_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_1/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_2_6_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="1"/>
<pin id="210" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_6/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_2_7_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_7/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_2_9_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="1"/>
<pin id="226" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_9/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="exitcond1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_4_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="0" index="3" bw="32" slack="0"/>
<pin id="247" dir="0" index="4" bw="2" slack="0"/>
<pin id="248" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_2_18_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_2_18/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sel_tmp1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp1/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_2_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_4/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sel_tmp4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="2" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_2_3_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_3/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_2_10_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_10/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_2_11_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_11/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_2_16_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_16/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_2_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="exitcond_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="2" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_1_4_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="1"/>
<pin id="332" dir="0" index="2" bw="32" slack="1"/>
<pin id="333" dir="0" index="3" bw="32" slack="1"/>
<pin id="334" dir="0" index="4" bw="2" slack="0"/>
<pin id="335" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_1_4/5 "/>
</bind>
</comp>

<comp id="345" class="1005" name="i_3_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="350" class="1005" name="a_addr_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="1"/>
<pin id="352" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_2_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_2_7_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_7 "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_2_9_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_9 "/>
</bind>
</comp>

<comp id="373" class="1005" name="i_4_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="0"/>
<pin id="375" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_2_3_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_2_3 "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp_2_11_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_2_11 "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_2_16_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_2_16 "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_5_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="50" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="61"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="62" pin="4"/><net_sink comp="58" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="74" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="86" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="98" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="115"><net_src comp="58" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="116"><net_src comp="109" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="126"><net_src comp="70" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="137"><net_src comp="82" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="164"><net_src comp="98" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="170"><net_src comp="98" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="98" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="94" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="58" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="45" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="94" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="58" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="184" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="178" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="45" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="70" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="192" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="70" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="206" pin="3"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="192" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="45" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="82" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="143" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="143" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="131" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="120" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="109" pin="4"/><net_sink comp="242" pin=3"/></net>

<net id="253"><net_src comp="143" pin="4"/><net_sink comp="242" pin=4"/></net>

<net id="258"><net_src comp="242" pin="5"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="143" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="109" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="254" pin="2"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="143" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="109" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="266" pin="3"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="260" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="254" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="120" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="274" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="120" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="288" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="274" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="254" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="131" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="154" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="321"><net_src comp="154" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="154" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="128" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="117" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="339"><net_src comp="106" pin="1"/><net_sink comp="329" pin=3"/></net>

<net id="340"><net_src comp="154" pin="4"/><net_sink comp="329" pin=4"/></net>

<net id="341"><net_src comp="329" pin="5"/><net_sink comp="45" pin=1"/></net>

<net id="348"><net_src comp="172" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="353"><net_src comp="38" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="358"><net_src comp="198" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="363"><net_src comp="214" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="368"><net_src comp="222" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="376"><net_src comp="236" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="381"><net_src comp="280" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="386"><net_src comp="296" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="391"><net_src comp="304" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="399"><net_src comp="323" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {5 }
 - Input state : 
	Port: matrixmul : a | {2 3 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		exitcond2 : 1
		i_3 : 1
		StgValue_19 : 2
		a_addr : 2
		tmp_2_17 : 3
	State 3
		tmp_2_5 : 1
		tmp_2_1 : 2
		tmp_2_6 : 1
		tmp_2_7 : 2
		tmp_2_9 : 1
	State 4
		exitcond1 : 1
		i_4 : 1
		StgValue_39 : 2
		tmp : 1
		tmp_2_18 : 2
		sel_tmp1 : 1
		tmp_2_4 : 2
		sel_tmp4 : 1
		tmp_2_3 : 3
		tmp_2_10 : 2
		tmp_2_11 : 3
		tmp_2_16 : 2
	State 5
		i_2_cast : 1
		exitcond : 1
		i_5 : 1
		StgValue_56 : 2
		tmp_1_4 : 1
		a_addr_1 : 2
		StgValue_59 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|          |  tmp_2_5_fu_184  |    0    |    32   |
|          |  tmp_2_1_fu_198  |    0    |    32   |
|          |  tmp_2_6_fu_206  |    0    |    32   |
|          |  tmp_2_7_fu_214  |    0    |    32   |
|  select  |  tmp_2_9_fu_222  |    0    |    32   |
|          |  tmp_2_4_fu_266  |    0    |    32   |
|          |  tmp_2_3_fu_280  |    0    |    32   |
|          |  tmp_2_10_fu_288 |    0    |    32   |
|          |  tmp_2_11_fu_296 |    0    |    32   |
|          |  tmp_2_16_fu_304 |    0    |    32   |
|----------|------------------|---------|---------|
|    mux   |    tmp_fu_242    |    0    |    32   |
|          |  tmp_1_4_fu_329  |    0    |    32   |
|----------|------------------|---------|---------|
|          | exitcond2_fu_166 |    0    |    1    |
|          |  sel_tmp_fu_178  |    0    |    1    |
|          |  sel_tmp3_fu_192 |    0    |    1    |
|   icmp   | exitcond1_fu_230 |    0    |    1    |
|          |  sel_tmp1_fu_260 |    0    |    1    |
|          |  sel_tmp4_fu_274 |    0    |    1    |
|          |  exitcond_fu_317 |    0    |    1    |
|----------|------------------|---------|---------|
|          |    i_3_fu_172    |    0    |    2    |
|    add   |    i_4_fu_236    |    0    |    2    |
|          |    i_5_fu_323    |    0    |    2    |
|----------|------------------|---------|---------|
|   zext   |   i_cast_fu_161  |    0    |    0    |
|          |  i_2_cast_fu_312 |    0    |    0    |
|----------|------------------|---------|---------|
|    shl   |  tmp_2_18_fu_254 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |   397   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| a_addr_reg_350 |    2   |
|   i_1_reg_139  |    2   |
|   i_2_reg_150  |    2   |
|   i_3_reg_345  |    2   |
|   i_4_reg_373  |    2   |
|   i_5_reg_396  |    2   |
|    i_reg_94    |    2   |
| tmp_1_2_reg_117|   32   |
|  tmp_1_reg_70  |   32   |
|tmp_2_11_reg_383|   32   |
|tmp_2_15_reg_128|   32   |
|tmp_2_16_reg_388|   32   |
| tmp_2_1_reg_355|   32   |
| tmp_2_2_reg_106|   32   |
| tmp_2_3_reg_378|   32   |
| tmp_2_7_reg_360|   32   |
| tmp_2_8_reg_82 |   32   |
| tmp_2_9_reg_365|   32   |
|  tmp_2_reg_58  |   32   |
+----------------+--------+
|      Total     |   398  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   3  |   2  |    6   ||    2    |
|   tmp_2_reg_58   |  p0  |   2  |  32  |   64   ||    32   |
|   tmp_1_reg_70   |  p0  |   2  |  32  |   64   ||    32   |
|  tmp_2_8_reg_82  |  p0  |   2  |  32  |   64   ||    32   |
|     i_reg_94     |  p0  |   2  |   2  |    4   ||    2    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   202  ||  7.855  ||   100   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   397  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   100  |
|  Register |    -   |   398  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   398  |   497  |
+-----------+--------+--------+--------+
