---
layout: default
title: Program
---

# Main Program

<style>
table.blueTable {
  border: 1px solid #1C6EA4;
  background-color: #EEEEEE;
  width: 100%;
  text-align: left;
  border-collapse: collapse;
}
table.blueTable td {
  border: 0px solid #AAAAAA;
  padding: 3px 2px;
}

table.blueTable th {
  border: 0px solid #AAAAAA;
  padding: 3px 2px;
  text-align: center;
}


table.blueTable .tdb, table.blueTable thd {
  text-align: center;
  border: 2px solid #AAAAAA;
  padding: 3px 2px;
}

table.blueTable tbody td {
  font-size: 13px;
}
table.blueTable tr:nth-child(even) {
  background: #D0E4F5;
}
table.blueTable thead {
  background: #1C6EA4;
  background: -moz-linear-gradient(top, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  background: -webkit-linear-gradient(top, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  background: linear-gradient(to bottom, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  border-bottom: 2px solid #444444;
}
table.blueTable thead th {
  font-size: 15px;
  font-weight: bold;
  color: #FFFFFF;
  border-left: 2px solid #D0E4F5;
}
table.blueTable thead th:first-child {
  border-left: none;
}

table.blueTable tfoot {
  font-size: 14px;
  font-weight: bold;
  color: #FFFFFF;
  background: #D0E4F5;
  background: -moz-linear-gradient(top, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  background: -webkit-linear-gradient(top, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  background: linear-gradient(to bottom, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  border-top: 2px solid #444444;
}
table.blueTable tfoot td {
  font-size: 14px;
}
table.blueTable tfoot .links {
  text-align: right;
}
table.blueTable tfoot .links a{
  display: inline-block;
  background: #1C6EA4;
  color: #FFFFFF;
  padding: 2px 8px;
  border-radius: 5px;
}
</style>

<table class="blueTable" border="2"><colgroup> <col /> <col /> <col /> <col /> <col /> </colgroup>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Monday Oct 16, 2017 </th>
</tr>
</thead>
<tbody>
<tr>
<td>7:00</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room:</strong></td>
</tr>
<tr>
<td>8:00</td>
<td style="text-align: center;" colspan="2" class="tdb" ><strong>Opening Remarks&nbsp;&nbsp;</strong></td>
</tr>
<tr>
<td>8:20</td>
<td style="text-align: center;" colspan="2" class="tdb" ><strong>Keynote 1 &nbsp;: TBA&nbsp;</strong></td>
</tr>
<tr>
<td>9:20</td>
<td colspan="2" class="tdb" >
<p><strong>Lightning Session I (1.5 min/paper)</strong></p>
</td>
</tr>
<tr>
<td>10:20</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;</td>
</tr>
<tr>
<td>10:40</td>
<td style="background-color: light blue;" class="tdb"><strong><em>DRAM</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>Accelerators</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Banshee: Bandwidth-Efficient DRAM Caching Via Software Hardware Cooperation</td>
<td>UDP: A Programmable Accelerator for Extract-Transform-Load Workloads and More</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>ConTutto ï¿½ A Novel FPGA-based Prototyping Platform Enabling Innovation in the Memory Subsystem of a Server Class Processor</td>
<td>UNFOLD: A Memory-Efficient Speech Recognizer Using On-theThe-fly Fly WFST Composition</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content</td>
<td>IDEAL: Image DEnoising AcceLerator</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Fine-Grained DRAM: Energy Efficient DRAM for Extreme Bandwidth Systems</td>
<td>Pipelining a Triggered Processing Element</td>
</tr>
<tr>
<td>12:00</td>
<td style="text-align: center;" colspan="2"><strong>&nbsp;Lunch + Panel&nbsp;&nbsp;</strong></td>
</tr>
<tr>
<td>14:00</td>
<td style="background-color: light blue;" class="tdb"><strong><em>GPU-I</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>Non-Volatile Memory/Storage</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Efficient Exception Handling Support for GPUs</td>
<td>Proteus: A Flexible and Fast Software Supported Hardware Logging approach for NVM</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Beyond the Socket: NUMA-Aware GPUs</td>
<td>Efficient Support of Position Independence on Non-Volatile Memory</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>MOSAIC: A Transparent Hardware-Software Cooperative Memory Management in GPU</td>
<td>Incidental Computing on IoT Nonvolatile Processors</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>RegLess: Just-in-Time Operand Staging for GPUs</td>
<td>Summarizer: Trading Bandwidth with Computing Near Storage</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Application-aware Soft-GPGPU for Energy-efficient AI</td>
<td>Memory Cocktail Therapy: A General Learning-Based Framework to Optimize Dynamic Tradeoffs in NVMs</td>
</tr>
<tr>
<td>15:40</td>
<td class="tdb" colspan="2"><strong>&nbsp;Evening event&nbsp;&nbsp;</strong></td>
</tr>
</tbody>
</table>
<table class="blueTable" border="2"><colgroup> <col /> <col /> <col /> <col /> <col /> </colgroup>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Tuesday Oct 17, 2017 </th>
</tr>
</thead>
<tbody>
<tr>
<td>7:00</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room:</strong></td>
</tr>
<tr>
<td>8:00</td>
<td style="text-align: center;" colspan="2" class="tdb" ><strong>Keynote II &nbsp;: TBA&nbsp;</strong></td>
</tr>
<tr>
<td>9:00</td>
<td colspan="2" class="tdb" >
<p><strong>Lightning Session II (1.5 min/paper)</strong></p>
</td>
</tr>
<tr>
<td>10:00</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;</td>
</tr>
<tr>
<td>10:20</td>
<td style="background-color: light blue;" class="tdb"><strong><em>In/Near Memory Computing</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>Security</em></strong></td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>A Many-core Architecture for In-Memory Data Processing</td>
  <td>RHMD: Evasion-Resilient Hardware Malware Detectors</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>Cache Automaton</td>
  <td>Software-based Gate-level Information Flow Security for IoT Systems</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology</td>
  <td>How secure is your cache against side-channel attacks?</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>DRISA: A DRAM-based Reconfigurable In-Situ Accelerator</td>
  <td>Constructing and Characterizing Covert Channels on GPGPUs</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>Trading-off Thermals for Performance in Processor-Memory Chips</td>
  <td>Daikon: Hardware Support for Precise Data Race Detection</td>
</tr>
<tr>
<td>12:00</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Awards Lunch</strong></td>
</tr>
<tr>
<td>14:00</td>
<td style="background-color: light blue;" class="tdb"><strong><em>Deep Learning</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>Prediction</em></strong></td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>Distributed FPGA Acceleration for Learning</td>
  <td>Using Branch Predictors to Monitor Brain Activity</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>Bit-Pragmatic Deep Neural Network Computing</td>
  <td>Decoupled Load Value Prediction (DLVP): A Novel Approach to Value Prediction Through Address Prediction</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>A Universal Cross-Platform Inference Framework of Large-Scale Deep Learning Systems With Very High Performance and Energy Efficiency</td>
  <td>Multiperspective Reuse Prediction</td>
</tr>
<tr>
  <td>15:00</td>
<td class="tdb" colspan="2"><strong>&nbsp;Break&nbsp;</strong>
</td>
</tr>
<tr>
  <td>15:20</td>
<td style="background-color: light blue;" class="tdb"><strong><em>Consistency/Coherency. Translation</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>Energy</em></strong></td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>CSALT: Context Switch Aware Large TLB</td>
  <td>Harnessing Voltage Margins for Energy Efficiency in Multicore CPUs</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>PageForge: A Near Memory Same-Page Merging Architecture</td>
  <td>Race-To-Sleep + Content Caching + Display Caching: A Recipe for Energy-efficient Video Streaming on Handhelds</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>RTLCheck: Verifying Memory Consistency in RTL Designs</td>
  <td>BVF: Enormous Power Savings via Bit-Value-Favor for Throughput Processors</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>Architecting Hierarchical Coherence Protocols for Automated Parametric Verification</td>
  <td></td>
</tr>
<tr>
<td>16:40</td>
<td class="tdb" colspan="2"><strong>&nbsp;Break and Poster Session&nbsp;&nbsp;</strong></td>
</tr>
<tr>
<td>18:20</td>
<td class="tdb" colspan="2"><strong>&nbsp;Business Meeting&nbsp;&nbsp;</strong></td>
</tr>
</tbody>
</table>
<table class="blueTable" border="2"><colgroup> <col /> <col /> <col /> <col /> <col /> </colgroup>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Wednesday Oct 18, 2017 </th>
</tr>
</thead>
<tbody>
<tr>
<td>7:00</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room:</strong></td>
</tr>
<tr>
<td>8:00</td>
<td style="background-color: light blue;" class="tdb"><strong><em>GPUs-II</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>OS and System design</em></strong></td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>Unleashing the Power of GPU for Physically Based Rendering via Dynamic Ray Shuffling</td>
  <td>SchedTask: A Hardware-Assisted Task Scheduler</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>GPUpd: A Fast and Scalable Multi-GPU Architecture Using Cooperative Projection and Distribution</td>
  <td>Exploiting Heterogeneity for Tail Latency and Energy Efficiency</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>VersaPipe: A Versatile Programming Framework for Pipelined Computing on GPU</td>
  <td>TMI: Thread Memory Isolation for False Sharing Repair</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>WIREFRAME: Supporting Data-dependent Parallelism through Dependency Graph Execution in GPUs</td>
  <td>Estimating and Understanding Architectural Risk</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>Trading-off Thermals for Performance in Processor-Memory Chips</td>
  <td>Daikon: Hardware Support for Precise Data Race Detection</td>
</tr>
<tr>
<td>9:20</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Break</strong></td>
</tr>
<tr>
<td>9:30</td>
<td style="background-color: light blue;" class="tdb"><strong><em>Unconventional Architectures</em></strong></td>
  <td style="background-color: light blue;" class="tdb"><strong><em></em>Compilers and Microarchitecture</strong></td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>Hybrid Analog-Digital Solution of Nonlinear Partial Differential Equations</td>
  <td>Improving the Effectiveness of Searching Isomorphic Chain in Superword Level Parallelism</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>Taming the Instruction Bandwidth of Quantum Computers via Hardware-Managed Error Correction</td>
  <td>Data Movement Aware Computation Partitioning</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>Optimized Surface Code Communication in Superconducting Quantum Computers</td>
  <td>Mirage Cores: The Illusion of Many Out-of-order Cores Using In-order Hardware</td>
</tr>
<tr>
  <td>&nbsp;</td>
  <td>Architectural Tradeoffs for Biodegradable Computing</td>
  <td>Using Intra-Core Loop-Task Accelerators to Improve the Productivity and Performance of Task-Based Parallel Programs</td>
</tr>
<tr>
  <td>10:50</td>
<td class="tdb" colspan="2"><strong>&nbsp;Break&nbsp;</strong>
</td>
</tr>
<tr>
<td>11:10</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Best Paper Nominees</strong></td>
</tr>
<tr>
<td></td>
<td colspan="2"> Architectural Opportunities for Novel Dynamic EMI Shifting (DEMIS) </td>
</tr>
<tr>
<td></td>
<td colspan="2"> Addressing Compute and Memory Bottlenecks for DNN Execution on GPUs</td>
</tr>
<tr>
<tr>
<td></td>
<td colspan="2"> Hardware Supported Persistent Object Address Translation </td>
</tr>
<tr>
<td></td>
<td colspan="2"> An Experimental Microarchitecture for a Superconducting Quantum Processor </td>
</tr>
<td>12:10</td>
<td colspan="2" class="tbd"> Best Paper Announcement </td>
</tr>
</tbody>
</table>