Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Jun 23 20:04:05 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.082        0.000                      0                  346        0.130        0.000                      0                  346        3.500        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.082        0.000                      0                  336        0.130        0.000                      0                  336        3.500        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.588        0.000                      0                   10        0.786        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.867ns (25.446%)  route 2.540ns (74.554%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.419     5.843 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/Q
                         net (fo=5, routed)           1.008     6.852    Simon_DUT/INST_LFSR/lfsr_parallel_out[1]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.299     7.151 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_2/O
                         net (fo=3, routed)           0.587     7.737    Simon_DUT/INST_LFSR/temp_reg[47]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.149     7.886 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_1/O
                         net (fo=48, routed)          0.945     8.832    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X41Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[15]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X41Y43         FDRE (Setup_fdre_C_CE)      -0.413    12.914    Simon_DUT/INST_IS_REG/temp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.867ns (25.658%)  route 2.512ns (74.342%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.419     5.843 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/Q
                         net (fo=5, routed)           1.008     6.852    Simon_DUT/INST_LFSR/lfsr_parallel_out[1]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.299     7.151 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_2/O
                         net (fo=3, routed)           0.587     7.737    Simon_DUT/INST_LFSR/temp_reg[47]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.149     7.886 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_1/O
                         net (fo=48, routed)          0.917     8.803    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X36Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.578    12.970    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[6]/C
                         clock pessimism              0.428    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X36Y43         FDRE (Setup_fdre_C_CE)      -0.413    12.950    Simon_DUT/INST_IS_REG/temp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.867ns (25.658%)  route 2.512ns (74.342%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.419     5.843 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/Q
                         net (fo=5, routed)           1.008     6.852    Simon_DUT/INST_LFSR/lfsr_parallel_out[1]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.299     7.151 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_2/O
                         net (fo=3, routed)           0.587     7.737    Simon_DUT/INST_LFSR/temp_reg[47]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.149     7.886 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_1/O
                         net (fo=48, routed)          0.917     8.803    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X37Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.578    12.970    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[7]/C
                         clock pessimism              0.428    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X37Y43         FDRE (Setup_fdre_C_CE)      -0.413    12.950    Simon_DUT/INST_IS_REG/temp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.842ns (25.761%)  route 2.427ns (74.239%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.419     5.843 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/Q
                         net (fo=5, routed)           1.008     6.852    Simon_DUT/INST_LFSR/lfsr_parallel_out[1]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.299     7.151 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_2/O
                         net (fo=3, routed)           0.587     7.737    Simon_DUT/INST_LFSR/temp_reg[47]_i_2_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.861 r  Simon_DUT/INST_LFSR/temp_reg[23]_i_1/O
                         net (fo=5, routed)           0.832     8.693    Simon_DUT/INST_IS_REG/FSM_sequential_current_state_reg[1]
    SLICE_X41Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[15]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X41Y43         FDRE (Setup_fdre_C_R)       -0.429    12.898    Simon_DUT/INST_IS_REG/temp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.867ns (26.942%)  route 2.351ns (73.058%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.419     5.843 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/Q
                         net (fo=5, routed)           1.008     6.852    Simon_DUT/INST_LFSR/lfsr_parallel_out[1]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.299     7.151 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_2/O
                         net (fo=3, routed)           0.587     7.737    Simon_DUT/INST_LFSR/temp_reg[47]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.149     7.886 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_1/O
                         net (fo=48, routed)          0.756     8.642    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X40Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[13]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X40Y43         FDRE (Setup_fdre_C_CE)      -0.413    12.914    Simon_DUT/INST_IS_REG/temp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.867ns (26.942%)  route 2.351ns (73.058%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.419     5.843 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/Q
                         net (fo=5, routed)           1.008     6.852    Simon_DUT/INST_LFSR/lfsr_parallel_out[1]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.299     7.151 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_2/O
                         net (fo=3, routed)           0.587     7.737    Simon_DUT/INST_LFSR/temp_reg[47]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.149     7.886 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_1/O
                         net (fo=48, routed)          0.756     8.642    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X40Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[14]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X40Y43         FDRE (Setup_fdre_C_CE)      -0.413    12.914    Simon_DUT/INST_IS_REG/temp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.867ns (26.978%)  route 2.347ns (73.022%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.419     5.843 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/Q
                         net (fo=5, routed)           1.008     6.852    Simon_DUT/INST_LFSR/lfsr_parallel_out[1]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.299     7.151 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_2/O
                         net (fo=3, routed)           0.587     7.737    Simon_DUT/INST_LFSR/temp_reg[47]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.149     7.886 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_1/O
                         net (fo=48, routed)          0.752     8.638    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X40Y44         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[16]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X40Y44         FDRE (Setup_fdre_C_CE)      -0.413    12.914    Simon_DUT/INST_IS_REG/temp_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.867ns (26.978%)  route 2.347ns (73.022%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.419     5.843 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/Q
                         net (fo=5, routed)           1.008     6.852    Simon_DUT/INST_LFSR/lfsr_parallel_out[1]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.299     7.151 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_2/O
                         net (fo=3, routed)           0.587     7.737    Simon_DUT/INST_LFSR/temp_reg[47]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.149     7.886 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_1/O
                         net (fo=48, routed)          0.752     8.638    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X40Y44         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[38]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X40Y44         FDRE (Setup_fdre_C_CE)      -0.413    12.914    Simon_DUT/INST_IS_REG/temp_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.867ns (26.978%)  route 2.347ns (73.022%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.419     5.843 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/Q
                         net (fo=5, routed)           1.008     6.852    Simon_DUT/INST_LFSR/lfsr_parallel_out[1]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.299     7.151 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_2/O
                         net (fo=3, routed)           0.587     7.737    Simon_DUT/INST_LFSR/temp_reg[47]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.149     7.886 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_1/O
                         net (fo=48, routed)          0.752     8.638    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X40Y44         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[39]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X40Y44         FDRE (Setup_fdre_C_CE)      -0.413    12.914    Simon_DUT/INST_IS_REG/temp_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.867ns (26.978%)  route 2.347ns (73.022%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.419     5.843 r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/Q
                         net (fo=5, routed)           1.008     6.852    Simon_DUT/INST_LFSR/lfsr_parallel_out[1]
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.299     7.151 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_2/O
                         net (fo=3, routed)           0.587     7.737    Simon_DUT/INST_LFSR/temp_reg[47]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.149     7.886 r  Simon_DUT/INST_LFSR/temp_reg[47]_i_1/O
                         net (fo=48, routed)          0.752     8.638    Simon_DUT/INST_IS_REG/IS_CE
    SLICE_X40Y44         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[40]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X40Y44         FDRE (Setup_fdre_C_CE)      -0.413    12.914    Simon_DUT/INST_IS_REG/temp_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  4.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.355%)  route 0.078ns (29.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.592     1.504    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/INST_IS_REG/temp_reg_reg[12]/Q
                         net (fo=4, routed)           0.078     1.723    Simon_DUT/INST_IS_REG/IS_left_reg_out[12]
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.768 r  Simon_DUT/INST_IS_REG/temp_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     1.768    Simon_DUT/INST_IS_REG/temp_reg[20]_i_2_n_0
    SLICE_X38Y45         FDSE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.861     2.020    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X38Y45         FDSE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[20]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X38Y45         FDSE (Hold_fdse_C_D)         0.121     1.638    Simon_DUT/INST_IS_REG/temp_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki0/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.592     1.504    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/INST_Ki0/Q_reg[5]/Q
                         net (fo=2, routed)           0.065     1.710    Simon_DUT/INST_Ki2_Ki1/Q_reg[23]_2[5]
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.755 r  Simon_DUT/INST_Ki2_Ki1/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.755    Simon_DUT/INST_Ki3/Q_reg[23]_0[2]
    SLICE_X37Y45         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.861     2.020    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[5]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091     1.608    Simon_DUT/INST_Ki3/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki0/Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.594     1.506    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  Simon_DUT/INST_Ki0/Q_reg[14]/Q
                         net (fo=2, routed)           0.103     1.750    Simon_DUT/INST_Ki2_Ki1/Q_reg[23]_2[14]
    SLICE_X42Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.795 r  Simon_DUT/INST_Ki2_Ki1/Q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.795    Simon_DUT/INST_Ki3/Q_reg[23]_0[8]
    SLICE_X42Y45         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.863     2.022    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[14]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.121     1.640    Simon_DUT/INST_Ki3/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki0/Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.317%)  route 0.122ns (39.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.594     1.506    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  Simon_DUT/INST_Ki0/Q_reg[15]/Q
                         net (fo=2, routed)           0.122     1.769    Simon_DUT/INST_Ki2_Ki1/Q_reg[23]_2[15]
    SLICE_X42Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.814 r  Simon_DUT/INST_Ki2_Ki1/Q[15]_i_1/O
                         net (fo=1, routed)           0.000     1.814    Simon_DUT/INST_Ki3/Q_reg[23]_0[9]
    SLICE_X42Y45         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.863     2.022    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[15]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.121     1.643    Simon_DUT/INST_Ki3/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.389%)  route 0.139ns (49.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.592     1.504    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/INST_IS_REG/temp_reg_reg[23]/Q
                         net (fo=4, routed)           0.139     1.784    Simon_DUT/INST_IS_REG/IS_left_reg_out[23]
    SLICE_X40Y45         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.863     2.022    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[47]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.070     1.612    Simon_DUT/INST_IS_REG/temp_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.161%)  route 0.123ns (39.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.592     1.504    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[31]/Q
                         net (fo=3, routed)           0.123     1.768    Simon_DUT/INST_Ki2_Ki1/Q_reg[23]_0[7]
    SLICE_X38Y44         LUT5 (Prop_lut5_I3_O)        0.045     1.813 r  Simon_DUT/INST_Ki2_Ki1/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.813    Simon_DUT/INST_Ki3/Q_reg[23]_0[4]
    SLICE_X38Y44         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.861     2.020    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.121     1.641    Simon_DUT/INST_Ki3/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.774%)  route 0.125ns (40.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.592     1.504    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[31]/Q
                         net (fo=3, routed)           0.125     1.770    Simon_DUT/INST_Ki2_Ki1/Q_reg[23]_0[7]
    SLICE_X38Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.815 r  Simon_DUT/INST_Ki2_Ki1/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.815    Simon_DUT/INST_Ki3/Q_reg[23]_0[3]
    SLICE_X38Y44         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.861     2.020    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[6]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120     1.640    Simon_DUT/INST_Ki3/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki3/Q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.483%)  route 0.123ns (46.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.595     1.507    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Simon_DUT/INST_Ki3/Q_reg[22]/Q
                         net (fo=3, routed)           0.123     1.770    Simon_DUT/INST_Ki2_Ki1/Q_reg[23]_1[22]
    SLICE_X43Y46         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.863     2.022    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[22]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.072     1.594    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki0/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.668%)  route 0.122ns (46.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.592     1.504    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[29]/Q
                         net (fo=3, routed)           0.122     1.766    Simon_DUT/INST_Ki0/temp_reg_reg[47][5]
    SLICE_X36Y45         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.861     2.020    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[5]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.070     1.590    Simon_DUT/INST_Ki0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.594     1.506    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[14]/Q
                         net (fo=1, routed)           0.113     1.760    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[14]
    SLICE_X43Y46         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.863     2.022    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[38]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.075     1.581    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y46    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y46    INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y46    INST_CNT/cnt_internal_value_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y48    Simon_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y46    Simon_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X38Y49    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X38Y49    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X39Y44    Simon_DUT/INST_IS_REG/temp_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y44    Simon_DUT/INST_IS_REG/temp_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y48    Simon_DUT/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    Simon_DUT/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X38Y49    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y49    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X39Y44    Simon_DUT/INST_IS_REG/temp_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y44    Simon_DUT/INST_IS_REG/temp_reg_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X38Y45    Simon_DUT/INST_IS_REG/temp_reg_reg[11]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X39Y44    Simon_DUT/INST_IS_REG/temp_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y45    Simon_DUT/INST_IS_REG/temp_reg_reg[18]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X38Y45    Simon_DUT/INST_IS_REG/temp_reg_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y46    INST_CNT/cnt_internal_value_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y46    INST_CNT/cnt_internal_value_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y46    INST_CNT/cnt_internal_value_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y46    INST_CNT/cnt_internal_value_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y46    INST_CNT/cnt_internal_value_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y46    INST_CNT/cnt_internal_value_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y48    Simon_DUT/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    Simon_DUT/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X38Y49    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y49    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.786ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.670ns (24.585%)  route 2.055ns (75.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          1.114     7.056    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I0_O)        0.152     7.208 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=7, routed)           0.942     8.150    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X39Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism              0.431    13.402    
                         clock uncertainty           -0.035    13.367    
    SLICE_X39Y48         FDCE (Recov_fdce_C_CLR)     -0.629    12.738    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.670ns (24.585%)  route 2.055ns (75.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          1.114     7.056    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I0_O)        0.152     7.208 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=7, routed)           0.942     8.150    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X39Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism              0.431    13.402    
                         clock uncertainty           -0.035    13.367    
    SLICE_X39Y48         FDCE (Recov_fdce_C_CLR)     -0.629    12.738    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.670ns (24.585%)  route 2.055ns (75.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          1.114     7.056    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I0_O)        0.152     7.208 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=7, routed)           0.942     8.150    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X39Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism              0.431    13.402    
                         clock uncertainty           -0.035    13.367    
    SLICE_X39Y48         FDCE (Recov_fdce_C_CLR)     -0.629    12.738    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.670ns (24.585%)  route 2.055ns (75.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          1.114     7.056    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I0_O)        0.152     7.208 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=7, routed)           0.942     8.150    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X39Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism              0.431    13.402    
                         clock uncertainty           -0.035    13.367    
    SLICE_X39Y48         FDCE (Recov_fdce_C_CLR)     -0.629    12.738    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.670ns (24.585%)  route 2.055ns (75.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          1.114     7.056    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I0_O)        0.152     7.208 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=7, routed)           0.942     8.150    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X39Y48         FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism              0.431    13.402    
                         clock uncertainty           -0.035    13.367    
    SLICE_X39Y48         FDPE (Recov_fdpe_C_PRE)     -0.583    12.784    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.670ns (25.991%)  route 1.908ns (74.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          1.114     7.056    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I0_O)        0.152     7.208 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=7, routed)           0.794     8.002    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/AR[0]
    SLICE_X38Y49         FDPE                                         f  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y49         FDPE                                         r  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X38Y49         FDPE (Recov_fdpe_C_PRE)     -0.585    12.779    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.670ns (25.991%)  route 1.908ns (74.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.756     5.424    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          1.114     7.056    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I0_O)        0.152     7.208 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=7, routed)           0.794     8.002    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/AR[0]
    SLICE_X38Y49         FDCE                                         f  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X38Y49         FDCE (Recov_fdce_C_CLR)     -0.543    12.821    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.580ns (27.993%)  route 1.492ns (72.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.758     5.426    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.714     6.597    INST_CNT/current_state[0]
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.721 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.778     7.498    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X41Y46         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.405    12.960    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.580ns (27.993%)  route 1.492ns (72.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.758     5.426    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.714     6.597    INST_CNT/current_state[0]
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.721 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.778     7.498    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X41Y46         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.405    12.960    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.580ns (27.993%)  route 1.492ns (72.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.758     5.426    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.714     6.597    INST_CNT/current_state[0]
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.721 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.778     7.498    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X41Y46         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.579    12.971    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X41Y46         FDCE (Recov_fdce_C_CLR)     -0.405    12.960    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  5.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.220%)  route 0.523ns (73.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.595     1.507    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  current_state_reg[1]/Q
                         net (fo=10, routed)          0.261     1.909    INST_CNT/current_state[1]
    SLICE_X41Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.954 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.263     2.216    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X41Y46         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.863     2.022    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.220%)  route 0.523ns (73.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.595     1.507    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  current_state_reg[1]/Q
                         net (fo=10, routed)          0.261     1.909    INST_CNT/current_state[1]
    SLICE_X41Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.954 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.263     2.216    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X41Y46         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.863     2.022    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.220%)  route 0.523ns (73.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.595     1.507    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  current_state_reg[1]/Q
                         net (fo=10, routed)          0.261     1.909    INST_CNT/current_state[1]
    SLICE_X41Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.954 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.263     2.216    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X41Y46         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.863     2.022    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.184ns (21.677%)  route 0.665ns (78.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.592     1.504    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=13, routed)          0.358     2.002    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.043     2.045 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=7, routed)           0.307     2.353    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/AR[0]
    SLICE_X38Y49         FDCE                                         f  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.862     2.021    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X38Y49         FDCE (Remov_fdce_C_CLR)     -0.140     1.381    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.184ns (21.677%)  route 0.665ns (78.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.592     1.504    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=13, routed)          0.358     2.002    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.043     2.045 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=7, routed)           0.307     2.353    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/AR[0]
    SLICE_X38Y49         FDPE                                         f  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.862     2.021    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y49         FDPE                                         r  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X38Y49         FDPE (Remov_fdpe_C_PRE)     -0.144     1.377    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.184ns (20.371%)  route 0.719ns (79.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.592     1.504    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=13, routed)          0.358     2.002    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.043     2.045 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=7, routed)           0.362     2.407    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X39Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.862     2.021    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.165     1.356    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.184ns (20.371%)  route 0.719ns (79.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.592     1.504    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=13, routed)          0.358     2.002    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.043     2.045 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=7, routed)           0.362     2.407    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X39Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.862     2.021    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.165     1.356    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.184ns (20.371%)  route 0.719ns (79.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.592     1.504    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=13, routed)          0.358     2.002    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.043     2.045 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=7, routed)           0.362     2.407    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X39Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.862     2.021    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.165     1.356    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.184ns (20.371%)  route 0.719ns (79.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.592     1.504    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=13, routed)          0.358     2.002    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.043     2.045 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=7, routed)           0.362     2.407    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X39Y48         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.862     2.021    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.165     1.356    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.184ns (20.371%)  route 0.719ns (79.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.592     1.504    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=13, routed)          0.358     2.002    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.043     2.045 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=7, routed)           0.362     2.407    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X39Y48         FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.862     2.021    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X39Y48         FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X39Y48         FDPE (Remov_fdpe_C_PRE)     -0.168     1.353    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.054    





