

================================================================
== Vitis HLS Report for 'calculateLayer4_Pipeline_calculateLayer4_loop'
================================================================
* Date:           Thu Jan 16 14:20:44 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  13.981 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2747|     2747|  54.940 us|  54.940 us|  2747|  2747|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_generic_tanh_double_s_fu_544  |generic_tanh_double_s  |       54|       54|  1.080 us|  1.080 us|    1|    1|      yes|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calculateLayer4_loop  |     2745|     2745|       172|         26|          1|   100|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    654|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        5|   74|   11393|  12559|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    765|    -|
|Register         |        -|    -|    2137|    320|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   74|   13530|  14298|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   33|      12|     26|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+----+-------+-------+-----+
    |               Instance              |              Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------+---------------------------------+---------+----+-------+-------+-----+
    |dmul_64ns_64ns_64_4_max_dsp_1_x_U34  |dmul_64ns_64ns_64_4_max_dsp_1_x  |        0|  11|    275|    558|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U30   |fadd_32ns_32ns_32_4_full_dsp_1   |        0|   2|    227|    403|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U31    |fmul_32ns_32ns_32_2_max_dsp_1    |        0|   3|    128|    320|    0|
    |fpext_32ns_64_2_no_dsp_1_U33         |fpext_32ns_64_2_no_dsp_1         |        0|   0|      0|      0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U32       |fptrunc_64ns_32_2_no_dsp_1       |        0|   0|      0|      0|    0|
    |grp_generic_tanh_double_s_fu_544     |generic_tanh_double_s            |        5|  58|  10763|  11278|    0|
    +-------------------------------------+---------------------------------+---------+----+-------+-------+-----+
    |Total                                |                                 |        5|  74|  11393|  12559|    0|
    +-------------------------------------+---------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_630_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln30_10_fu_809_p2   |         +|   0|  0|  24|          17|          11|
    |add_ln30_11_fu_824_p2   |         +|   0|  0|  24|          17|          11|
    |add_ln30_12_fu_839_p2   |         +|   0|  0|  24|          17|          11|
    |add_ln30_13_fu_854_p2   |         +|   0|  0|  24|          17|          11|
    |add_ln30_14_fu_869_p2   |         +|   0|  0|  24|          17|          11|
    |add_ln30_15_fu_884_p2   |         +|   0|  0|  24|          17|          11|
    |add_ln30_16_fu_899_p2   |         +|   0|  0|  24|          17|          11|
    |add_ln30_17_fu_914_p2   |         +|   0|  0|  24|          17|          11|
    |add_ln30_18_fu_929_p2   |         +|   0|  0|  24|          17|          11|
    |add_ln30_19_fu_944_p2   |         +|   0|  0|  24|          17|          11|
    |add_ln30_1_fu_675_p2    |         +|   0|  0|  24|          17|          11|
    |add_ln30_20_fu_959_p2   |         +|   0|  0|  24|          17|          11|
    |add_ln30_21_fu_974_p2   |         +|   0|  0|  24|          17|          11|
    |add_ln30_22_fu_989_p2   |         +|   0|  0|  24|          17|          11|
    |add_ln30_23_fu_1004_p2  |         +|   0|  0|  24|          17|          11|
    |add_ln30_24_fu_1019_p2  |         +|   0|  0|  24|          17|          11|
    |add_ln30_2_fu_685_p2    |         +|   0|  0|  24|          17|          11|
    |add_ln30_3_fu_704_p2    |         +|   0|  0|  24|          17|          11|
    |add_ln30_4_fu_719_p2    |         +|   0|  0|  24|          17|          11|
    |add_ln30_5_fu_734_p2    |         +|   0|  0|  24|          17|          11|
    |add_ln30_6_fu_749_p2    |         +|   0|  0|  24|          17|          11|
    |add_ln30_7_fu_764_p2    |         +|   0|  0|  24|          17|          11|
    |add_ln30_8_fu_779_p2    |         +|   0|  0|  24|          17|          11|
    |add_ln30_9_fu_794_p2    |         +|   0|  0|  24|          17|          11|
    |add_ln30_fu_645_p2      |         +|   0|  0|  24|          17|          11|
    |next_mul_fu_639_p2      |         +|   0|  0|  24|          17|          11|
    |icmp_ln21_fu_624_p2     |      icmp|   0|  0|  14|           7|           6|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 654|         457|         295|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |Layer3_Weights_CPU_address0       |  121|         27|   17|        459|
    |ap_NS_fsm                         |  121|         27|    1|         27|
    |ap_done_int                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |    9|          2|    7|         14|
    |ap_sig_allocacmp_phi_mul_load     |    9|          2|   17|         34|
    |grp_fu_555_p0                     |   31|          6|   32|        192|
    |grp_fu_555_p1                     |  113|         25|   32|        800|
    |grp_fu_559_p0                     |  117|         26|   32|        832|
    |grp_fu_559_p1                     |  117|         26|   32|        832|
    |grp_fu_569_p0                     |   14|          3|   64|        192|
    |grp_fu_569_p1                     |   14|          3|   64|        192|
    |i_fu_164                          |    9|          2|    7|         14|
    |phi_mul_fu_160                    |    9|          2|   17|         34|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  765|        169|  331|       3640|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |Layer3_Weights_CPU_load_2_reg_1245             |  32|   0|   32|          0|
    |ap_CS_fsm                                      |  26|   0|   26|          0|
    |ap_done_reg                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg               |   1|   0|    1|          0|
    |conv_le_reg_1605                               |  64|   0|   64|          0|
    |grp_generic_tanh_double_s_fu_544_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_1187                                   |   7|   0|    7|          0|
    |i_fu_164                                       |   7|   0|    7|          0|
    |icmp_ln21_reg_1192                             |   1|   0|    1|          0|
    |mul24_113_le_reg_1270                          |  32|   0|   32|          0|
    |mul24_1_1_le_reg_1340                          |  32|   0|   32|          0|
    |mul24_1_2_le_reg_1355                          |  32|   0|   32|          0|
    |mul24_1_3_le_reg_1370                          |  32|   0|   32|          0|
    |mul24_1_4_le_reg_1385                          |  32|   0|   32|          0|
    |mul24_1_4_le_reg_1385_pp0_iter1_reg            |  32|   0|   32|          0|
    |mul24_1_le_reg_1325                            |  32|   0|   32|          0|
    |mul24_222_le_reg_1285                          |  32|   0|   32|          0|
    |mul24_2_1_le_reg_1415                          |  32|   0|   32|          0|
    |mul24_2_1_le_reg_1415_pp0_iter1_reg            |  32|   0|   32|          0|
    |mul24_2_2_le_reg_1430                          |  32|   0|   32|          0|
    |mul24_2_2_le_reg_1430_pp0_iter1_reg            |  32|   0|   32|          0|
    |mul24_2_3_le_reg_1445                          |  32|   0|   32|          0|
    |mul24_2_3_le_reg_1445_pp0_iter1_reg            |  32|   0|   32|          0|
    |mul24_2_4_le_reg_1460                          |  32|   0|   32|          0|
    |mul24_2_4_le_reg_1460_pp0_iter1_reg            |  32|   0|   32|          0|
    |mul24_2_le_reg_1400                            |  32|   0|   32|          0|
    |mul24_2_le_reg_1400_pp0_iter1_reg              |  32|   0|   32|          0|
    |mul24_3_1_le_reg_1490                          |  32|   0|   32|          0|
    |mul24_3_1_le_reg_1490_pp0_iter1_reg            |  32|   0|   32|          0|
    |mul24_3_2_le_reg_1505                          |  32|   0|   32|          0|
    |mul24_3_3_le_reg_1520                          |  32|   0|   32|          0|
    |mul24_3_4_le_reg_1535                          |  32|   0|   32|          0|
    |mul24_3_le_reg_1475                            |  32|   0|   32|          0|
    |mul24_3_le_reg_1475_pp0_iter1_reg              |  32|   0|   32|          0|
    |mul24_440_le_reg_1310                          |  32|   0|   32|          0|
    |mul24_4_1_le_reg_1565                          |  32|   0|   32|          0|
    |mul24_4_2_le_reg_1580                          |  32|   0|   32|          0|
    |mul24_4_3_le_reg_1590                          |  32|   0|   32|          0|
    |mul24_4_4_le_reg_1600                          |  32|   0|   32|          0|
    |mul24_4_le_reg_1550                            |  32|   0|   32|          0|
    |phi_mul_fu_160                                 |  17|   0|   17|          0|
    |phi_mul_load_reg_1196                          |  17|   0|   17|          0|
    |reg_575                                        |  32|   0|   32|          0|
    |reg_579                                        |  32|   0|   32|          0|
    |reg_584                                        |  32|   0|   32|          0|
    |reg_589                                        |  32|   0|   32|          0|
    |reg_594                                        |  32|   0|   32|          0|
    |reg_599                                        |  32|   0|   32|          0|
    |reg_605                                        |  64|   0|   64|          0|
    |tmp_reg_1610                                   |  64|   0|   64|          0|
    |i_1_reg_1187                                   |  64|  32|    7|          0|
    |icmp_ln21_reg_1192                             |  64|  32|    1|          0|
    |mul24_3_2_le_reg_1505                          |  64|  32|   32|          0|
    |mul24_3_3_le_reg_1520                          |  64|  32|   32|          0|
    |mul24_3_4_le_reg_1535                          |  64|  32|   32|          0|
    |mul24_4_1_le_reg_1565                          |  64|  32|   32|          0|
    |mul24_4_2_le_reg_1580                          |  64|  32|   32|          0|
    |mul24_4_3_le_reg_1590                          |  64|  32|   32|          0|
    |mul24_4_4_le_reg_1600                          |  64|  32|   32|          0|
    |mul24_4_le_reg_1550                            |  64|  32|   32|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |2137| 320| 1761|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  calculateLayer4_Pipeline_calculateLayer4_loop|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  calculateLayer4_Pipeline_calculateLayer4_loop|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  calculateLayer4_Pipeline_calculateLayer4_loop|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  calculateLayer4_Pipeline_calculateLayer4_loop|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  calculateLayer4_Pipeline_calculateLayer4_loop|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  calculateLayer4_Pipeline_calculateLayer4_loop|  return value|
|Layer3_Weights_CPU_address0  |  out|   17|   ap_memory|                             Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_ce0       |  out|    1|   ap_memory|                             Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_q0        |   in|   32|   ap_memory|                             Layer3_Weights_CPU|         array|
|empty_36                     |   in|   32|     ap_none|                                       empty_36|        scalar|
|empty_37                     |   in|   32|     ap_none|                                       empty_37|        scalar|
|empty_38                     |   in|   32|     ap_none|                                       empty_38|        scalar|
|empty_39                     |   in|   32|     ap_none|                                       empty_39|        scalar|
|empty_40                     |   in|   32|     ap_none|                                       empty_40|        scalar|
|empty_41                     |   in|   32|     ap_none|                                       empty_41|        scalar|
|empty_42                     |   in|   32|     ap_none|                                       empty_42|        scalar|
|empty_43                     |   in|   32|     ap_none|                                       empty_43|        scalar|
|empty_44                     |   in|   32|     ap_none|                                       empty_44|        scalar|
|empty_45                     |   in|   32|     ap_none|                                       empty_45|        scalar|
|empty_46                     |   in|   32|     ap_none|                                       empty_46|        scalar|
|empty_47                     |   in|   32|     ap_none|                                       empty_47|        scalar|
|empty_48                     |   in|   32|     ap_none|                                       empty_48|        scalar|
|empty_49                     |   in|   32|     ap_none|                                       empty_49|        scalar|
|empty_50                     |   in|   32|     ap_none|                                       empty_50|        scalar|
|empty_51                     |   in|   32|     ap_none|                                       empty_51|        scalar|
|empty_52                     |   in|   32|     ap_none|                                       empty_52|        scalar|
|empty_53                     |   in|   32|     ap_none|                                       empty_53|        scalar|
|empty_54                     |   in|   32|     ap_none|                                       empty_54|        scalar|
|empty_55                     |   in|   32|     ap_none|                                       empty_55|        scalar|
|empty_56                     |   in|   32|     ap_none|                                       empty_56|        scalar|
|empty_57                     |   in|   32|     ap_none|                                       empty_57|        scalar|
|empty_58                     |   in|   32|     ap_none|                                       empty_58|        scalar|
|empty_59                     |   in|   32|     ap_none|                                       empty_59|        scalar|
|empty                        |   in|   32|     ap_none|                                          empty|        scalar|
|Layer4_Neurons_CPU_address0  |  out|    7|   ap_memory|                             Layer4_Neurons_CPU|         array|
|Layer4_Neurons_CPU_ce0       |  out|    1|   ap_memory|                             Layer4_Neurons_CPU|         array|
|Layer4_Neurons_CPU_we0       |  out|    1|   ap_memory|                             Layer4_Neurons_CPU|         array|
|Layer4_Neurons_CPU_d0        |  out|   32|   ap_memory|                             Layer4_Neurons_CPU|         array|
+-----------------------------+-----+-----+------------+-----------------------------------------------+--------------+

