/* verilator lint_off DECLFILENAME */
/* verilator lint_off WIDTH */
/* verilator lint_off STMTDLY */
/* verilator lint_off UNUSED */
// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module propagateFloat64NaN (
        a,
        b,
        float_exception_flag_i,
        float_exception_flag_o,
        float_exception_flag_o_ap_vld,
        ap_return
);

parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv51_0 = 51'b000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv63_7FF0000000000000 = 63'b111111111110000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_FFE0000000000000 = 64'b1111111111100000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_8000000000000 = 64'b1000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_10 = 32'b10000;

input  [63:0] a;
input  [63:0] b;
input  [31:0] float_exception_flag_i;
output  [31:0] float_exception_flag_o;
output   float_exception_flag_o_ap_vld;
output  [63:0] ap_return;

reg[31:0] float_exception_flag_o;
reg float_exception_flag_o_ap_vld;

wire   [0:0] tmp_33_fu_144_p2;
wire   [31:0] tmp_34_fu_154_p2;
wire   [11:0] tmp_27_fu_40_p4;
wire   [62:0] tmp_fu_50_p3;
wire   [50:0] tmp_36_fu_64_p1;
wire   [0:0] tmp_s_fu_58_p2;
wire   [0:0] tmp_25_fu_68_p2;
wire   [63:0] tmp_37_fu_80_p2;
wire   [11:0] tmp_38_fu_92_p4;
wire   [62:0] tmp_29_fu_102_p3;
wire   [50:0] tmp_39_fu_116_p1;
wire   [0:0] tmp_30_fu_110_p2;
wire   [0:0] tmp_31_fu_120_p2;
wire   [0:0] tmp_32_fu_126_p2;
wire   [0:0] tmp_26_fu_74_p2;
wire   [63:0] b_assign_fu_138_p2;
wire   [63:0] a_assign_fu_132_p2;
wire   [0:0] tmp_28_fu_86_p2;
wire   [63:0] p_mux_fu_166_p3;
wire   [63:0] a_assign_1_fu_174_p3;

always @ (*) begin
    if (~(tmp_33_fu_144_p2 == 1'b0)) begin
        float_exception_flag_o = tmp_34_fu_154_p2;
    end else begin
        float_exception_flag_o = float_exception_flag_i;
    end
end

always @ (*) begin
    if (~(tmp_33_fu_144_p2 == 1'b0)) begin
        float_exception_flag_o_ap_vld = 1'b1;
    end else begin
        float_exception_flag_o_ap_vld = 1'b0;
    end
end

assign a_assign_1_fu_174_p3 = ((tmp_28_fu_86_p2[0:0] === 1'b1) ? b_assign_fu_138_p2 : a_assign_fu_132_p2);

assign a_assign_fu_132_p2 = (a | ap_const_lv64_8000000000000);

assign ap_return = ((tmp_33_fu_144_p2[0:0] === 1'b1) ? p_mux_fu_166_p3 : a_assign_1_fu_174_p3);

assign b_assign_fu_138_p2 = (b | ap_const_lv64_8000000000000);

assign p_mux_fu_166_p3 = ((tmp_32_fu_126_p2[0:0] === 1'b1) ? b_assign_fu_138_p2 : a_assign_fu_132_p2);

assign tmp_25_fu_68_p2 = ((tmp_36_fu_64_p1 != ap_const_lv51_0) ? 1'b1 : 1'b0);

assign tmp_26_fu_74_p2 = (tmp_s_fu_58_p2 & tmp_25_fu_68_p2);

assign tmp_27_fu_40_p4 = {{a[ap_const_lv32_3E : ap_const_lv32_33]}};

assign tmp_28_fu_86_p2 = ((tmp_37_fu_80_p2 > ap_const_lv64_FFE0000000000000) ? 1'b1 : 1'b0);

assign tmp_29_fu_102_p3 = {{tmp_38_fu_92_p4}, {ap_const_lv51_0}};

assign tmp_30_fu_110_p2 = ((tmp_29_fu_102_p3 == ap_const_lv63_7FF0000000000000) ? 1'b1 : 1'b0);

assign tmp_31_fu_120_p2 = ((tmp_39_fu_116_p1 != ap_const_lv51_0) ? 1'b1 : 1'b0);

assign tmp_32_fu_126_p2 = (tmp_30_fu_110_p2 & tmp_31_fu_120_p2);

assign tmp_33_fu_144_p2 = (tmp_32_fu_126_p2 | tmp_26_fu_74_p2);

assign tmp_34_fu_154_p2 = (float_exception_flag_i | ap_const_lv32_10);

assign tmp_36_fu_64_p1 = a[50:0];

assign tmp_37_fu_80_p2 = b << ap_const_lv64_1;

assign tmp_38_fu_92_p4 = {{b[ap_const_lv32_3E : ap_const_lv32_33]}};

assign tmp_39_fu_116_p1 = b[50:0];

assign tmp_fu_50_p3 = {{tmp_27_fu_40_p4}, {ap_const_lv51_0}};

assign tmp_s_fu_58_p2 = ((tmp_fu_50_p3 == ap_const_lv63_7FF0000000000000) ? 1'b1 : 1'b0);

endmodule //propagateFloat64NaN
