module module_0 (
    input [id_1 : id_1] id_2,
    input logic [id_2 : id_1] id_3,
    input id_4,
    id_5,
    output id_6,
    input logic id_7,
    output [id_2 : id_6] id_8
);
  logic signed [id_1 : id_6] id_9;
  assign id_6 = id_3;
  id_10 id_11 (
      .id_9(id_8),
      .id_3(id_1)
  );
endmodule
