

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Sun Nov 18 22:41:00 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobellab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2073603|  2073603|  2073603|  2073603|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- IMG     |  2073601|  2073601|         3|          1|          1|  2073600|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     50|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     48|
|Register         |        -|      -|      49|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      49|     98|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_83_p2             |     +    |      0|  0|  28|          21|           1|
    |exitcond1_fu_77_p2       |   icmp   |      0|  0|  18|          21|          16|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  50|          45|          20|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_reg_66                 |   9|          2|   21|         42|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  48|         10|   24|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |exitcond1_reg_107        |   1|   0|    1|          0|
    |i_reg_66                 |  21|   0|   21|          0|
    |tmp_1_reg_116            |  21|   0|   64|         43|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  49|   0|   92|         43|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_start            |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_done             | out |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_idle             | out |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_ready            | out |    1| ap_ctrl_hs | sobel_filter | return value |
|inter_pix_address0  | out |   21|  ap_memory |   inter_pix  |     array    |
|inter_pix_ce0       | out |    1|  ap_memory |   inter_pix  |     array    |
|inter_pix_q0        |  in |    8|  ap_memory |   inter_pix  |     array    |
|out_pix_address0    | out |   21|  ap_memory |    out_pix   |     array    |
|out_pix_ce0         | out |    1|  ap_memory |    out_pix   |     array    |
|out_pix_we0         | out |    1|  ap_memory |    out_pix   |     array    |
|out_pix_d0          | out |   32|  ap_memory |    out_pix   |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2073600 x i8]* %inter_pix) nounwind, !map !12"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2073600 x i32]* %out_pix) nounwind, !map !18"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind"
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [SobelLab4/Sobel.cpp:45]

 <State 2> : 3.25ns
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i21 [ 0, %0 ], [ %i_1, %2 ]"
ST_2 : Operation 11 [1/1] (2.44ns)   --->   "%exitcond1 = icmp eq i21 %i, -23552" [SobelLab4/Sobel.cpp:45]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2073600, i64 2073600, i64 2073600) nounwind"
ST_2 : Operation 13 [1/1] (2.22ns)   --->   "%i_1 = add i21 %i, 1" [SobelLab4/Sobel.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [SobelLab4/Sobel.cpp:45]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = zext i21 %i to i64" [SobelLab4/Sobel.cpp:47]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%inter_pix_addr = getelementptr [2073600 x i8]* %inter_pix, i64 0, i64 %tmp_1" [SobelLab4/Sobel.cpp:47]
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%val = load i8* %inter_pix_addr, align 1" [SobelLab4/Sobel.cpp:47]   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2073600> <RAM>

 <State 3> : 6.51ns
ST_3 : Operation 18 [1/2] (3.25ns)   --->   "%val = load i8* %inter_pix_addr, align 1" [SobelLab4/Sobel.cpp:47]   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2073600> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%fourWide = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %val, i8 %val, i8 %val, i8 %val)" [SobelLab4/Sobel.cpp:50]
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%out_pix_addr = getelementptr [2073600 x i32]* %out_pix, i64 0, i64 %tmp_1" [SobelLab4/Sobel.cpp:51]
ST_3 : Operation 21 [2/2] (3.25ns)   --->   "store i32 %fourWide, i32* %out_pix_addr, align 4" [SobelLab4/Sobel.cpp:51]   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2073600> <RAM>

 <State 4> : 3.25ns
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [SobelLab4/Sobel.cpp:45]
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [SobelLab4/Sobel.cpp:45]
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [SobelLab4/Sobel.cpp:46]
ST_4 : Operation 25 [1/2] (3.25ns)   --->   "store i32 %fourWide, i32* %out_pix_addr, align 4" [SobelLab4/Sobel.cpp:51]   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2073600> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_2) nounwind" [SobelLab4/Sobel.cpp:52]
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [SobelLab4/Sobel.cpp:45]

 <State 5> : 0.00ns
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [SobelLab4/Sobel.cpp:53]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inter_pix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_pix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6     (specbitsmap      ) [ 000000]
StgValue_7     (specbitsmap      ) [ 000000]
StgValue_8     (spectopmodule    ) [ 000000]
StgValue_9     (br               ) [ 011110]
i              (phi              ) [ 001000]
exitcond1      (icmp             ) [ 001110]
empty          (speclooptripcount) [ 000000]
i_1            (add              ) [ 011110]
StgValue_14    (br               ) [ 000000]
tmp_1          (zext             ) [ 001100]
inter_pix_addr (getelementptr    ) [ 001100]
val            (load             ) [ 000000]
fourWide       (bitconcatenate   ) [ 001010]
out_pix_addr   (getelementptr    ) [ 001010]
StgValue_22    (specloopname     ) [ 000000]
tmp_2          (specregionbegin  ) [ 000000]
StgValue_24    (specpipeline     ) [ 000000]
StgValue_25    (store            ) [ 000000]
empty_2        (specregionend    ) [ 000000]
StgValue_27    (br               ) [ 011110]
StgValue_28    (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inter_pix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_pix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_pix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_filter_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="inter_pix_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="21" slack="0"/>
<pin id="46" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inter_pix_addr/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="21" slack="0"/>
<pin id="51" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="52" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="out_pix_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="21" slack="1"/>
<pin id="58" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_pix_addr/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="21" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/3 "/>
</bind>
</comp>

<comp id="66" class="1005" name="i_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="21" slack="1"/>
<pin id="68" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="21" slack="0"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="exitcond1_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="21" slack="0"/>
<pin id="79" dir="0" index="1" bw="21" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_1_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="21" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_1_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="21" slack="0"/>
<pin id="91" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="fourWide_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="0" index="3" bw="8" slack="0"/>
<pin id="99" dir="0" index="4" bw="8" slack="0"/>
<pin id="100" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="fourWide/3 "/>
</bind>
</comp>

<comp id="107" class="1005" name="exitcond1_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_1_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="21" slack="0"/>
<pin id="113" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="116" class="1005" name="tmp_1_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="1"/>
<pin id="118" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="121" class="1005" name="inter_pix_addr_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="21" slack="1"/>
<pin id="123" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="inter_pix_addr "/>
</bind>
</comp>

<comp id="126" class="1005" name="fourWide_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fourWide "/>
</bind>
</comp>

<comp id="131" class="1005" name="out_pix_addr_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="21" slack="1"/>
<pin id="133" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="out_pix_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="20" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="70" pin="4"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="70" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="70" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="49" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="49" pin="2"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="49" pin="2"/><net_sink comp="94" pin=3"/></net>

<net id="105"><net_src comp="49" pin="2"/><net_sink comp="94" pin=4"/></net>

<net id="106"><net_src comp="94" pin="5"/><net_sink comp="61" pin=1"/></net>

<net id="110"><net_src comp="77" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="83" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="119"><net_src comp="89" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="124"><net_src comp="42" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="129"><net_src comp="94" pin="5"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="134"><net_src comp="54" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="61" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_pix | {3 4 }
 - Input state : 
	Port: sobel_filter : inter_pix | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_14 : 2
		tmp_1 : 1
		inter_pix_addr : 2
		val : 3
	State 3
		fourWide : 1
		StgValue_21 : 2
	State 4
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |    i_1_fu_83    |    0    |    28   |
|----------|-----------------|---------|---------|
|   icmp   | exitcond1_fu_77 |    0    |    18   |
|----------|-----------------|---------|---------|
|   zext   |   tmp_1_fu_89   |    0    |    0    |
|----------|-----------------|---------|---------|
|bitconcatenate|  fourWide_fu_94 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    46   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   exitcond1_reg_107  |    1   |
|   fourWide_reg_126   |   32   |
|      i_1_reg_111     |   21   |
|       i_reg_66       |   21   |
|inter_pix_addr_reg_121|   21   |
| out_pix_addr_reg_131 |   21   |
|     tmp_1_reg_116    |   64   |
+----------------------+--------+
|         Total        |   181  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |  21  |   42   ||    9    |
| grp_access_fu_61 |  p0  |   2  |  21  |   42   ||    9    |
| grp_access_fu_61 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   148  ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   46   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   181  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   181  |   73   |
+-----------+--------+--------+--------+
