<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/instance/instance_xdmac.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_4b390ce42c9290ab88901dee4ac22bcb.html">instance</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>instance_xdmac.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_XDMAC_INSTANCE_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_XDMAC_INSTANCE_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ========== Register definition for XDMAC peripheral ========== */</span>
<a name="l00034"></a>00034 <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="preprocessor">  #define REG_XDMAC_GTYPE                      (0x40078000U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Type Register */</span>
<a name="l00036"></a>00036 <span class="preprocessor">  #define REG_XDMAC_GCFG                       (0x40078004U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Configuration Register */</span>
<a name="l00037"></a>00037 <span class="preprocessor">  #define REG_XDMAC_GWAC                       (0x40078008U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Weighted Arbiter Configuration Register */</span>
<a name="l00038"></a>00038 <span class="preprocessor">  #define REG_XDMAC_GIE                        (0x4007800CU) </span><span class="comment">/**&lt; \brief (XDMAC) Global Interrupt Enable Register */</span>
<a name="l00039"></a>00039 <span class="preprocessor">  #define REG_XDMAC_GID                        (0x40078010U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Interrupt Disable Register */</span>
<a name="l00040"></a>00040 <span class="preprocessor">  #define REG_XDMAC_GIM                        (0x40078014U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Interrupt Mask Register */</span>
<a name="l00041"></a>00041 <span class="preprocessor">  #define REG_XDMAC_GIS                        (0x40078018U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Interrupt Status Register */</span>
<a name="l00042"></a>00042 <span class="preprocessor">  #define REG_XDMAC_GE                         (0x4007801CU) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Enable Register */</span>
<a name="l00043"></a>00043 <span class="preprocessor">  #define REG_XDMAC_GD                         (0x40078020U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Disable Register */</span>
<a name="l00044"></a>00044 <span class="preprocessor">  #define REG_XDMAC_GS                         (0x40078024U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Status Register */</span>
<a name="l00045"></a>00045 <span class="preprocessor">  #define REG_XDMAC_GRS                        (0x40078028U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Read Suspend Register */</span>
<a name="l00046"></a>00046 <span class="preprocessor">  #define REG_XDMAC_GWS                        (0x4007802CU) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Write Suspend Register */</span>
<a name="l00047"></a>00047 <span class="preprocessor">  #define REG_XDMAC_GRWS                       (0x40078030U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Read Write Suspend Register */</span>
<a name="l00048"></a>00048 <span class="preprocessor">  #define REG_XDMAC_GRWR                       (0x40078034U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Read Write Resume Register */</span>
<a name="l00049"></a>00049 <span class="preprocessor">  #define REG_XDMAC_GSWR                       (0x40078038U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Software Request Register */</span>
<a name="l00050"></a>00050 <span class="preprocessor">  #define REG_XDMAC_GSWS                       (0x4007803CU) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Software Request Status Register */</span>
<a name="l00051"></a>00051 <span class="preprocessor">  #define REG_XDMAC_GSWF                       (0x40078040U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Software Flush Request Register */</span>
<a name="l00052"></a>00052 <span class="preprocessor">  #define REG_XDMAC_CIE0                       (0x40078050U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 0) */</span>
<a name="l00053"></a>00053 <span class="preprocessor">  #define REG_XDMAC_CID0                       (0x40078054U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 0) */</span>
<a name="l00054"></a>00054 <span class="preprocessor">  #define REG_XDMAC_CIM0                       (0x40078058U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 0) */</span>
<a name="l00055"></a>00055 <span class="preprocessor">  #define REG_XDMAC_CIS0                       (0x4007805CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 0) */</span>
<a name="l00056"></a>00056 <span class="preprocessor">  #define REG_XDMAC_CSA0                       (0x40078060U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 0) */</span>
<a name="l00057"></a>00057 <span class="preprocessor">  #define REG_XDMAC_CDA0                       (0x40078064U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 0) */</span>
<a name="l00058"></a>00058 <span class="preprocessor">  #define REG_XDMAC_CNDA0                      (0x40078068U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 0) */</span>
<a name="l00059"></a>00059 <span class="preprocessor">  #define REG_XDMAC_CNDC0                      (0x4007806CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 0) */</span>
<a name="l00060"></a>00060 <span class="preprocessor">  #define REG_XDMAC_CUBC0                      (0x40078070U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 0) */</span>
<a name="l00061"></a>00061 <span class="preprocessor">  #define REG_XDMAC_CBC0                       (0x40078074U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 0) */</span>
<a name="l00062"></a>00062 <span class="preprocessor">  #define REG_XDMAC_CC0                        (0x40078078U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 0) */</span>
<a name="l00063"></a>00063 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP0                   (0x4007807CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 0) */</span>
<a name="l00064"></a>00064 <span class="preprocessor">  #define REG_XDMAC_CSUS0                      (0x40078080U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 0) */</span>
<a name="l00065"></a>00065 <span class="preprocessor">  #define REG_XDMAC_CDUS0                      (0x40078084U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 0) */</span>
<a name="l00066"></a>00066 <span class="preprocessor">  #define REG_XDMAC_CIE1                       (0x40078090U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 1) */</span>
<a name="l00067"></a>00067 <span class="preprocessor">  #define REG_XDMAC_CID1                       (0x40078094U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 1) */</span>
<a name="l00068"></a>00068 <span class="preprocessor">  #define REG_XDMAC_CIM1                       (0x40078098U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 1) */</span>
<a name="l00069"></a>00069 <span class="preprocessor">  #define REG_XDMAC_CIS1                       (0x4007809CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 1) */</span>
<a name="l00070"></a>00070 <span class="preprocessor">  #define REG_XDMAC_CSA1                       (0x400780A0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 1) */</span>
<a name="l00071"></a>00071 <span class="preprocessor">  #define REG_XDMAC_CDA1                       (0x400780A4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 1) */</span>
<a name="l00072"></a>00072 <span class="preprocessor">  #define REG_XDMAC_CNDA1                      (0x400780A8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 1) */</span>
<a name="l00073"></a>00073 <span class="preprocessor">  #define REG_XDMAC_CNDC1                      (0x400780ACU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 1) */</span>
<a name="l00074"></a>00074 <span class="preprocessor">  #define REG_XDMAC_CUBC1                      (0x400780B0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 1) */</span>
<a name="l00075"></a>00075 <span class="preprocessor">  #define REG_XDMAC_CBC1                       (0x400780B4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 1) */</span>
<a name="l00076"></a>00076 <span class="preprocessor">  #define REG_XDMAC_CC1                        (0x400780B8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 1) */</span>
<a name="l00077"></a>00077 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP1                   (0x400780BCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 1) */</span>
<a name="l00078"></a>00078 <span class="preprocessor">  #define REG_XDMAC_CSUS1                      (0x400780C0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 1) */</span>
<a name="l00079"></a>00079 <span class="preprocessor">  #define REG_XDMAC_CDUS1                      (0x400780C4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 1) */</span>
<a name="l00080"></a>00080 <span class="preprocessor">  #define REG_XDMAC_CIE2                       (0x400780D0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 2) */</span>
<a name="l00081"></a>00081 <span class="preprocessor">  #define REG_XDMAC_CID2                       (0x400780D4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 2) */</span>
<a name="l00082"></a>00082 <span class="preprocessor">  #define REG_XDMAC_CIM2                       (0x400780D8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 2) */</span>
<a name="l00083"></a>00083 <span class="preprocessor">  #define REG_XDMAC_CIS2                       (0x400780DCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 2) */</span>
<a name="l00084"></a>00084 <span class="preprocessor">  #define REG_XDMAC_CSA2                       (0x400780E0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 2) */</span>
<a name="l00085"></a>00085 <span class="preprocessor">  #define REG_XDMAC_CDA2                       (0x400780E4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 2) */</span>
<a name="l00086"></a>00086 <span class="preprocessor">  #define REG_XDMAC_CNDA2                      (0x400780E8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 2) */</span>
<a name="l00087"></a>00087 <span class="preprocessor">  #define REG_XDMAC_CNDC2                      (0x400780ECU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 2) */</span>
<a name="l00088"></a>00088 <span class="preprocessor">  #define REG_XDMAC_CUBC2                      (0x400780F0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 2) */</span>
<a name="l00089"></a>00089 <span class="preprocessor">  #define REG_XDMAC_CBC2                       (0x400780F4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 2) */</span>
<a name="l00090"></a>00090 <span class="preprocessor">  #define REG_XDMAC_CC2                        (0x400780F8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 2) */</span>
<a name="l00091"></a>00091 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP2                   (0x400780FCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 2) */</span>
<a name="l00092"></a>00092 <span class="preprocessor">  #define REG_XDMAC_CSUS2                      (0x40078100U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 2) */</span>
<a name="l00093"></a>00093 <span class="preprocessor">  #define REG_XDMAC_CDUS2                      (0x40078104U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 2) */</span>
<a name="l00094"></a>00094 <span class="preprocessor">  #define REG_XDMAC_CIE3                       (0x40078110U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 3) */</span>
<a name="l00095"></a>00095 <span class="preprocessor">  #define REG_XDMAC_CID3                       (0x40078114U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 3) */</span>
<a name="l00096"></a>00096 <span class="preprocessor">  #define REG_XDMAC_CIM3                       (0x40078118U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 3) */</span>
<a name="l00097"></a>00097 <span class="preprocessor">  #define REG_XDMAC_CIS3                       (0x4007811CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 3) */</span>
<a name="l00098"></a>00098 <span class="preprocessor">  #define REG_XDMAC_CSA3                       (0x40078120U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 3) */</span>
<a name="l00099"></a>00099 <span class="preprocessor">  #define REG_XDMAC_CDA3                       (0x40078124U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 3) */</span>
<a name="l00100"></a>00100 <span class="preprocessor">  #define REG_XDMAC_CNDA3                      (0x40078128U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 3) */</span>
<a name="l00101"></a>00101 <span class="preprocessor">  #define REG_XDMAC_CNDC3                      (0x4007812CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 3) */</span>
<a name="l00102"></a>00102 <span class="preprocessor">  #define REG_XDMAC_CUBC3                      (0x40078130U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 3) */</span>
<a name="l00103"></a>00103 <span class="preprocessor">  #define REG_XDMAC_CBC3                       (0x40078134U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 3) */</span>
<a name="l00104"></a>00104 <span class="preprocessor">  #define REG_XDMAC_CC3                        (0x40078138U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 3) */</span>
<a name="l00105"></a>00105 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP3                   (0x4007813CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 3) */</span>
<a name="l00106"></a>00106 <span class="preprocessor">  #define REG_XDMAC_CSUS3                      (0x40078140U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 3) */</span>
<a name="l00107"></a>00107 <span class="preprocessor">  #define REG_XDMAC_CDUS3                      (0x40078144U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 3) */</span>
<a name="l00108"></a>00108 <span class="preprocessor">  #define REG_XDMAC_CIE4                       (0x40078150U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 4) */</span>
<a name="l00109"></a>00109 <span class="preprocessor">  #define REG_XDMAC_CID4                       (0x40078154U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 4) */</span>
<a name="l00110"></a>00110 <span class="preprocessor">  #define REG_XDMAC_CIM4                       (0x40078158U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 4) */</span>
<a name="l00111"></a>00111 <span class="preprocessor">  #define REG_XDMAC_CIS4                       (0x4007815CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 4) */</span>
<a name="l00112"></a>00112 <span class="preprocessor">  #define REG_XDMAC_CSA4                       (0x40078160U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 4) */</span>
<a name="l00113"></a>00113 <span class="preprocessor">  #define REG_XDMAC_CDA4                       (0x40078164U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 4) */</span>
<a name="l00114"></a>00114 <span class="preprocessor">  #define REG_XDMAC_CNDA4                      (0x40078168U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 4) */</span>
<a name="l00115"></a>00115 <span class="preprocessor">  #define REG_XDMAC_CNDC4                      (0x4007816CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 4) */</span>
<a name="l00116"></a>00116 <span class="preprocessor">  #define REG_XDMAC_CUBC4                      (0x40078170U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 4) */</span>
<a name="l00117"></a>00117 <span class="preprocessor">  #define REG_XDMAC_CBC4                       (0x40078174U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 4) */</span>
<a name="l00118"></a>00118 <span class="preprocessor">  #define REG_XDMAC_CC4                        (0x40078178U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 4) */</span>
<a name="l00119"></a>00119 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP4                   (0x4007817CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 4) */</span>
<a name="l00120"></a>00120 <span class="preprocessor">  #define REG_XDMAC_CSUS4                      (0x40078180U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 4) */</span>
<a name="l00121"></a>00121 <span class="preprocessor">  #define REG_XDMAC_CDUS4                      (0x40078184U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 4) */</span>
<a name="l00122"></a>00122 <span class="preprocessor">  #define REG_XDMAC_CIE5                       (0x40078190U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 5) */</span>
<a name="l00123"></a>00123 <span class="preprocessor">  #define REG_XDMAC_CID5                       (0x40078194U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 5) */</span>
<a name="l00124"></a>00124 <span class="preprocessor">  #define REG_XDMAC_CIM5                       (0x40078198U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 5) */</span>
<a name="l00125"></a>00125 <span class="preprocessor">  #define REG_XDMAC_CIS5                       (0x4007819CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 5) */</span>
<a name="l00126"></a>00126 <span class="preprocessor">  #define REG_XDMAC_CSA5                       (0x400781A0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 5) */</span>
<a name="l00127"></a>00127 <span class="preprocessor">  #define REG_XDMAC_CDA5                       (0x400781A4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 5) */</span>
<a name="l00128"></a>00128 <span class="preprocessor">  #define REG_XDMAC_CNDA5                      (0x400781A8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 5) */</span>
<a name="l00129"></a>00129 <span class="preprocessor">  #define REG_XDMAC_CNDC5                      (0x400781ACU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 5) */</span>
<a name="l00130"></a>00130 <span class="preprocessor">  #define REG_XDMAC_CUBC5                      (0x400781B0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 5) */</span>
<a name="l00131"></a>00131 <span class="preprocessor">  #define REG_XDMAC_CBC5                       (0x400781B4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 5) */</span>
<a name="l00132"></a>00132 <span class="preprocessor">  #define REG_XDMAC_CC5                        (0x400781B8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 5) */</span>
<a name="l00133"></a>00133 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP5                   (0x400781BCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 5) */</span>
<a name="l00134"></a>00134 <span class="preprocessor">  #define REG_XDMAC_CSUS5                      (0x400781C0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 5) */</span>
<a name="l00135"></a>00135 <span class="preprocessor">  #define REG_XDMAC_CDUS5                      (0x400781C4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 5) */</span>
<a name="l00136"></a>00136 <span class="preprocessor">  #define REG_XDMAC_CIE6                       (0x400781D0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 6) */</span>
<a name="l00137"></a>00137 <span class="preprocessor">  #define REG_XDMAC_CID6                       (0x400781D4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 6) */</span>
<a name="l00138"></a>00138 <span class="preprocessor">  #define REG_XDMAC_CIM6                       (0x400781D8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 6) */</span>
<a name="l00139"></a>00139 <span class="preprocessor">  #define REG_XDMAC_CIS6                       (0x400781DCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 6) */</span>
<a name="l00140"></a>00140 <span class="preprocessor">  #define REG_XDMAC_CSA6                       (0x400781E0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 6) */</span>
<a name="l00141"></a>00141 <span class="preprocessor">  #define REG_XDMAC_CDA6                       (0x400781E4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 6) */</span>
<a name="l00142"></a>00142 <span class="preprocessor">  #define REG_XDMAC_CNDA6                      (0x400781E8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 6) */</span>
<a name="l00143"></a>00143 <span class="preprocessor">  #define REG_XDMAC_CNDC6                      (0x400781ECU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 6) */</span>
<a name="l00144"></a>00144 <span class="preprocessor">  #define REG_XDMAC_CUBC6                      (0x400781F0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 6) */</span>
<a name="l00145"></a>00145 <span class="preprocessor">  #define REG_XDMAC_CBC6                       (0x400781F4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 6) */</span>
<a name="l00146"></a>00146 <span class="preprocessor">  #define REG_XDMAC_CC6                        (0x400781F8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 6) */</span>
<a name="l00147"></a>00147 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP6                   (0x400781FCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 6) */</span>
<a name="l00148"></a>00148 <span class="preprocessor">  #define REG_XDMAC_CSUS6                      (0x40078200U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 6) */</span>
<a name="l00149"></a>00149 <span class="preprocessor">  #define REG_XDMAC_CDUS6                      (0x40078204U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 6) */</span>
<a name="l00150"></a>00150 <span class="preprocessor">  #define REG_XDMAC_CIE7                       (0x40078210U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 7) */</span>
<a name="l00151"></a>00151 <span class="preprocessor">  #define REG_XDMAC_CID7                       (0x40078214U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 7) */</span>
<a name="l00152"></a>00152 <span class="preprocessor">  #define REG_XDMAC_CIM7                       (0x40078218U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 7) */</span>
<a name="l00153"></a>00153 <span class="preprocessor">  #define REG_XDMAC_CIS7                       (0x4007821CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 7) */</span>
<a name="l00154"></a>00154 <span class="preprocessor">  #define REG_XDMAC_CSA7                       (0x40078220U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 7) */</span>
<a name="l00155"></a>00155 <span class="preprocessor">  #define REG_XDMAC_CDA7                       (0x40078224U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 7) */</span>
<a name="l00156"></a>00156 <span class="preprocessor">  #define REG_XDMAC_CNDA7                      (0x40078228U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 7) */</span>
<a name="l00157"></a>00157 <span class="preprocessor">  #define REG_XDMAC_CNDC7                      (0x4007822CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 7) */</span>
<a name="l00158"></a>00158 <span class="preprocessor">  #define REG_XDMAC_CUBC7                      (0x40078230U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 7) */</span>
<a name="l00159"></a>00159 <span class="preprocessor">  #define REG_XDMAC_CBC7                       (0x40078234U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 7) */</span>
<a name="l00160"></a>00160 <span class="preprocessor">  #define REG_XDMAC_CC7                        (0x40078238U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 7) */</span>
<a name="l00161"></a>00161 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP7                   (0x4007823CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 7) */</span>
<a name="l00162"></a>00162 <span class="preprocessor">  #define REG_XDMAC_CSUS7                      (0x40078240U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 7) */</span>
<a name="l00163"></a>00163 <span class="preprocessor">  #define REG_XDMAC_CDUS7                      (0x40078244U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 7) */</span>
<a name="l00164"></a>00164 <span class="preprocessor">  #define REG_XDMAC_CIE8                       (0x40078250U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 8) */</span>
<a name="l00165"></a>00165 <span class="preprocessor">  #define REG_XDMAC_CID8                       (0x40078254U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 8) */</span>
<a name="l00166"></a>00166 <span class="preprocessor">  #define REG_XDMAC_CIM8                       (0x40078258U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 8) */</span>
<a name="l00167"></a>00167 <span class="preprocessor">  #define REG_XDMAC_CIS8                       (0x4007825CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 8) */</span>
<a name="l00168"></a>00168 <span class="preprocessor">  #define REG_XDMAC_CSA8                       (0x40078260U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 8) */</span>
<a name="l00169"></a>00169 <span class="preprocessor">  #define REG_XDMAC_CDA8                       (0x40078264U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 8) */</span>
<a name="l00170"></a>00170 <span class="preprocessor">  #define REG_XDMAC_CNDA8                      (0x40078268U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 8) */</span>
<a name="l00171"></a>00171 <span class="preprocessor">  #define REG_XDMAC_CNDC8                      (0x4007826CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 8) */</span>
<a name="l00172"></a>00172 <span class="preprocessor">  #define REG_XDMAC_CUBC8                      (0x40078270U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 8) */</span>
<a name="l00173"></a>00173 <span class="preprocessor">  #define REG_XDMAC_CBC8                       (0x40078274U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 8) */</span>
<a name="l00174"></a>00174 <span class="preprocessor">  #define REG_XDMAC_CC8                        (0x40078278U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 8) */</span>
<a name="l00175"></a>00175 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP8                   (0x4007827CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 8) */</span>
<a name="l00176"></a>00176 <span class="preprocessor">  #define REG_XDMAC_CSUS8                      (0x40078280U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 8) */</span>
<a name="l00177"></a>00177 <span class="preprocessor">  #define REG_XDMAC_CDUS8                      (0x40078284U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 8) */</span>
<a name="l00178"></a>00178 <span class="preprocessor">  #define REG_XDMAC_CIE9                       (0x40078290U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 9) */</span>
<a name="l00179"></a>00179 <span class="preprocessor">  #define REG_XDMAC_CID9                       (0x40078294U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 9) */</span>
<a name="l00180"></a>00180 <span class="preprocessor">  #define REG_XDMAC_CIM9                       (0x40078298U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 9) */</span>
<a name="l00181"></a>00181 <span class="preprocessor">  #define REG_XDMAC_CIS9                       (0x4007829CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 9) */</span>
<a name="l00182"></a>00182 <span class="preprocessor">  #define REG_XDMAC_CSA9                       (0x400782A0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 9) */</span>
<a name="l00183"></a>00183 <span class="preprocessor">  #define REG_XDMAC_CDA9                       (0x400782A4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 9) */</span>
<a name="l00184"></a>00184 <span class="preprocessor">  #define REG_XDMAC_CNDA9                      (0x400782A8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 9) */</span>
<a name="l00185"></a>00185 <span class="preprocessor">  #define REG_XDMAC_CNDC9                      (0x400782ACU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 9) */</span>
<a name="l00186"></a>00186 <span class="preprocessor">  #define REG_XDMAC_CUBC9                      (0x400782B0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 9) */</span>
<a name="l00187"></a>00187 <span class="preprocessor">  #define REG_XDMAC_CBC9                       (0x400782B4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 9) */</span>
<a name="l00188"></a>00188 <span class="preprocessor">  #define REG_XDMAC_CC9                        (0x400782B8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 9) */</span>
<a name="l00189"></a>00189 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP9                   (0x400782BCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 9) */</span>
<a name="l00190"></a>00190 <span class="preprocessor">  #define REG_XDMAC_CSUS9                      (0x400782C0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 9) */</span>
<a name="l00191"></a>00191 <span class="preprocessor">  #define REG_XDMAC_CDUS9                      (0x400782C4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 9) */</span>
<a name="l00192"></a>00192 <span class="preprocessor">  #define REG_XDMAC_CIE10                      (0x400782D0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 10) */</span>
<a name="l00193"></a>00193 <span class="preprocessor">  #define REG_XDMAC_CID10                      (0x400782D4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 10) */</span>
<a name="l00194"></a>00194 <span class="preprocessor">  #define REG_XDMAC_CIM10                      (0x400782D8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 10) */</span>
<a name="l00195"></a>00195 <span class="preprocessor">  #define REG_XDMAC_CIS10                      (0x400782DCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 10) */</span>
<a name="l00196"></a>00196 <span class="preprocessor">  #define REG_XDMAC_CSA10                      (0x400782E0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 10) */</span>
<a name="l00197"></a>00197 <span class="preprocessor">  #define REG_XDMAC_CDA10                      (0x400782E4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 10) */</span>
<a name="l00198"></a>00198 <span class="preprocessor">  #define REG_XDMAC_CNDA10                     (0x400782E8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 10) */</span>
<a name="l00199"></a>00199 <span class="preprocessor">  #define REG_XDMAC_CNDC10                     (0x400782ECU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 10) */</span>
<a name="l00200"></a>00200 <span class="preprocessor">  #define REG_XDMAC_CUBC10                     (0x400782F0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 10) */</span>
<a name="l00201"></a>00201 <span class="preprocessor">  #define REG_XDMAC_CBC10                      (0x400782F4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 10) */</span>
<a name="l00202"></a>00202 <span class="preprocessor">  #define REG_XDMAC_CC10                       (0x400782F8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 10) */</span>
<a name="l00203"></a>00203 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP10                  (0x400782FCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 10) */</span>
<a name="l00204"></a>00204 <span class="preprocessor">  #define REG_XDMAC_CSUS10                     (0x40078300U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 10) */</span>
<a name="l00205"></a>00205 <span class="preprocessor">  #define REG_XDMAC_CDUS10                     (0x40078304U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 10) */</span>
<a name="l00206"></a>00206 <span class="preprocessor">  #define REG_XDMAC_CIE11                      (0x40078310U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 11) */</span>
<a name="l00207"></a>00207 <span class="preprocessor">  #define REG_XDMAC_CID11                      (0x40078314U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 11) */</span>
<a name="l00208"></a>00208 <span class="preprocessor">  #define REG_XDMAC_CIM11                      (0x40078318U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 11) */</span>
<a name="l00209"></a>00209 <span class="preprocessor">  #define REG_XDMAC_CIS11                      (0x4007831CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 11) */</span>
<a name="l00210"></a>00210 <span class="preprocessor">  #define REG_XDMAC_CSA11                      (0x40078320U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 11) */</span>
<a name="l00211"></a>00211 <span class="preprocessor">  #define REG_XDMAC_CDA11                      (0x40078324U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 11) */</span>
<a name="l00212"></a>00212 <span class="preprocessor">  #define REG_XDMAC_CNDA11                     (0x40078328U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 11) */</span>
<a name="l00213"></a>00213 <span class="preprocessor">  #define REG_XDMAC_CNDC11                     (0x4007832CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 11) */</span>
<a name="l00214"></a>00214 <span class="preprocessor">  #define REG_XDMAC_CUBC11                     (0x40078330U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 11) */</span>
<a name="l00215"></a>00215 <span class="preprocessor">  #define REG_XDMAC_CBC11                      (0x40078334U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 11) */</span>
<a name="l00216"></a>00216 <span class="preprocessor">  #define REG_XDMAC_CC11                       (0x40078338U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 11) */</span>
<a name="l00217"></a>00217 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP11                  (0x4007833CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 11) */</span>
<a name="l00218"></a>00218 <span class="preprocessor">  #define REG_XDMAC_CSUS11                     (0x40078340U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 11) */</span>
<a name="l00219"></a>00219 <span class="preprocessor">  #define REG_XDMAC_CDUS11                     (0x40078344U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 11) */</span>
<a name="l00220"></a>00220 <span class="preprocessor">  #define REG_XDMAC_CIE12                      (0x40078350U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 12) */</span>
<a name="l00221"></a>00221 <span class="preprocessor">  #define REG_XDMAC_CID12                      (0x40078354U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 12) */</span>
<a name="l00222"></a>00222 <span class="preprocessor">  #define REG_XDMAC_CIM12                      (0x40078358U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 12) */</span>
<a name="l00223"></a>00223 <span class="preprocessor">  #define REG_XDMAC_CIS12                      (0x4007835CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 12) */</span>
<a name="l00224"></a>00224 <span class="preprocessor">  #define REG_XDMAC_CSA12                      (0x40078360U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 12) */</span>
<a name="l00225"></a>00225 <span class="preprocessor">  #define REG_XDMAC_CDA12                      (0x40078364U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 12) */</span>
<a name="l00226"></a>00226 <span class="preprocessor">  #define REG_XDMAC_CNDA12                     (0x40078368U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 12) */</span>
<a name="l00227"></a>00227 <span class="preprocessor">  #define REG_XDMAC_CNDC12                     (0x4007836CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 12) */</span>
<a name="l00228"></a>00228 <span class="preprocessor">  #define REG_XDMAC_CUBC12                     (0x40078370U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 12) */</span>
<a name="l00229"></a>00229 <span class="preprocessor">  #define REG_XDMAC_CBC12                      (0x40078374U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 12) */</span>
<a name="l00230"></a>00230 <span class="preprocessor">  #define REG_XDMAC_CC12                       (0x40078378U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 12) */</span>
<a name="l00231"></a>00231 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP12                  (0x4007837CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 12) */</span>
<a name="l00232"></a>00232 <span class="preprocessor">  #define REG_XDMAC_CSUS12                     (0x40078380U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 12) */</span>
<a name="l00233"></a>00233 <span class="preprocessor">  #define REG_XDMAC_CDUS12                     (0x40078384U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 12) */</span>
<a name="l00234"></a>00234 <span class="preprocessor">  #define REG_XDMAC_CIE13                      (0x40078390U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 13) */</span>
<a name="l00235"></a>00235 <span class="preprocessor">  #define REG_XDMAC_CID13                      (0x40078394U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 13) */</span>
<a name="l00236"></a>00236 <span class="preprocessor">  #define REG_XDMAC_CIM13                      (0x40078398U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 13) */</span>
<a name="l00237"></a>00237 <span class="preprocessor">  #define REG_XDMAC_CIS13                      (0x4007839CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 13) */</span>
<a name="l00238"></a>00238 <span class="preprocessor">  #define REG_XDMAC_CSA13                      (0x400783A0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 13) */</span>
<a name="l00239"></a>00239 <span class="preprocessor">  #define REG_XDMAC_CDA13                      (0x400783A4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 13) */</span>
<a name="l00240"></a>00240 <span class="preprocessor">  #define REG_XDMAC_CNDA13                     (0x400783A8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 13) */</span>
<a name="l00241"></a>00241 <span class="preprocessor">  #define REG_XDMAC_CNDC13                     (0x400783ACU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 13) */</span>
<a name="l00242"></a>00242 <span class="preprocessor">  #define REG_XDMAC_CUBC13                     (0x400783B0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 13) */</span>
<a name="l00243"></a>00243 <span class="preprocessor">  #define REG_XDMAC_CBC13                      (0x400783B4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 13) */</span>
<a name="l00244"></a>00244 <span class="preprocessor">  #define REG_XDMAC_CC13                       (0x400783B8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 13) */</span>
<a name="l00245"></a>00245 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP13                  (0x400783BCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 13) */</span>
<a name="l00246"></a>00246 <span class="preprocessor">  #define REG_XDMAC_CSUS13                     (0x400783C0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 13) */</span>
<a name="l00247"></a>00247 <span class="preprocessor">  #define REG_XDMAC_CDUS13                     (0x400783C4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 13) */</span>
<a name="l00248"></a>00248 <span class="preprocessor">  #define REG_XDMAC_CIE14                      (0x400783D0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 14) */</span>
<a name="l00249"></a>00249 <span class="preprocessor">  #define REG_XDMAC_CID14                      (0x400783D4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 14) */</span>
<a name="l00250"></a>00250 <span class="preprocessor">  #define REG_XDMAC_CIM14                      (0x400783D8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 14) */</span>
<a name="l00251"></a>00251 <span class="preprocessor">  #define REG_XDMAC_CIS14                      (0x400783DCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 14) */</span>
<a name="l00252"></a>00252 <span class="preprocessor">  #define REG_XDMAC_CSA14                      (0x400783E0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 14) */</span>
<a name="l00253"></a>00253 <span class="preprocessor">  #define REG_XDMAC_CDA14                      (0x400783E4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 14) */</span>
<a name="l00254"></a>00254 <span class="preprocessor">  #define REG_XDMAC_CNDA14                     (0x400783E8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 14) */</span>
<a name="l00255"></a>00255 <span class="preprocessor">  #define REG_XDMAC_CNDC14                     (0x400783ECU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 14) */</span>
<a name="l00256"></a>00256 <span class="preprocessor">  #define REG_XDMAC_CUBC14                     (0x400783F0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 14) */</span>
<a name="l00257"></a>00257 <span class="preprocessor">  #define REG_XDMAC_CBC14                      (0x400783F4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 14) */</span>
<a name="l00258"></a>00258 <span class="preprocessor">  #define REG_XDMAC_CC14                       (0x400783F8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 14) */</span>
<a name="l00259"></a>00259 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP14                  (0x400783FCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 14) */</span>
<a name="l00260"></a>00260 <span class="preprocessor">  #define REG_XDMAC_CSUS14                     (0x40078400U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 14) */</span>
<a name="l00261"></a>00261 <span class="preprocessor">  #define REG_XDMAC_CDUS14                     (0x40078404U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 14) */</span>
<a name="l00262"></a>00262 <span class="preprocessor">  #define REG_XDMAC_CIE15                      (0x40078410U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 15) */</span>
<a name="l00263"></a>00263 <span class="preprocessor">  #define REG_XDMAC_CID15                      (0x40078414U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 15) */</span>
<a name="l00264"></a>00264 <span class="preprocessor">  #define REG_XDMAC_CIM15                      (0x40078418U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 15) */</span>
<a name="l00265"></a>00265 <span class="preprocessor">  #define REG_XDMAC_CIS15                      (0x4007841CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 15) */</span>
<a name="l00266"></a>00266 <span class="preprocessor">  #define REG_XDMAC_CSA15                      (0x40078420U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 15) */</span>
<a name="l00267"></a>00267 <span class="preprocessor">  #define REG_XDMAC_CDA15                      (0x40078424U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 15) */</span>
<a name="l00268"></a>00268 <span class="preprocessor">  #define REG_XDMAC_CNDA15                     (0x40078428U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 15) */</span>
<a name="l00269"></a>00269 <span class="preprocessor">  #define REG_XDMAC_CNDC15                     (0x4007842CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 15) */</span>
<a name="l00270"></a>00270 <span class="preprocessor">  #define REG_XDMAC_CUBC15                     (0x40078430U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 15) */</span>
<a name="l00271"></a>00271 <span class="preprocessor">  #define REG_XDMAC_CBC15                      (0x40078434U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 15) */</span>
<a name="l00272"></a>00272 <span class="preprocessor">  #define REG_XDMAC_CC15                       (0x40078438U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 15) */</span>
<a name="l00273"></a>00273 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP15                  (0x4007843CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 15) */</span>
<a name="l00274"></a>00274 <span class="preprocessor">  #define REG_XDMAC_CSUS15                     (0x40078440U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 15) */</span>
<a name="l00275"></a>00275 <span class="preprocessor">  #define REG_XDMAC_CDUS15                     (0x40078444U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 15) */</span>
<a name="l00276"></a>00276 <span class="preprocessor">  #define REG_XDMAC_CIE16                      (0x40078450U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 16) */</span>
<a name="l00277"></a>00277 <span class="preprocessor">  #define REG_XDMAC_CID16                      (0x40078454U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 16) */</span>
<a name="l00278"></a>00278 <span class="preprocessor">  #define REG_XDMAC_CIM16                      (0x40078458U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 16) */</span>
<a name="l00279"></a>00279 <span class="preprocessor">  #define REG_XDMAC_CIS16                      (0x4007845CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 16) */</span>
<a name="l00280"></a>00280 <span class="preprocessor">  #define REG_XDMAC_CSA16                      (0x40078460U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 16) */</span>
<a name="l00281"></a>00281 <span class="preprocessor">  #define REG_XDMAC_CDA16                      (0x40078464U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 16) */</span>
<a name="l00282"></a>00282 <span class="preprocessor">  #define REG_XDMAC_CNDA16                     (0x40078468U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 16) */</span>
<a name="l00283"></a>00283 <span class="preprocessor">  #define REG_XDMAC_CNDC16                     (0x4007846CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 16) */</span>
<a name="l00284"></a>00284 <span class="preprocessor">  #define REG_XDMAC_CUBC16                     (0x40078470U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 16) */</span>
<a name="l00285"></a>00285 <span class="preprocessor">  #define REG_XDMAC_CBC16                      (0x40078474U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 16) */</span>
<a name="l00286"></a>00286 <span class="preprocessor">  #define REG_XDMAC_CC16                       (0x40078478U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 16) */</span>
<a name="l00287"></a>00287 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP16                  (0x4007847CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 16) */</span>
<a name="l00288"></a>00288 <span class="preprocessor">  #define REG_XDMAC_CSUS16                     (0x40078480U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 16) */</span>
<a name="l00289"></a>00289 <span class="preprocessor">  #define REG_XDMAC_CDUS16                     (0x40078484U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 16) */</span>
<a name="l00290"></a>00290 <span class="preprocessor">  #define REG_XDMAC_CIE17                      (0x40078490U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 17) */</span>
<a name="l00291"></a>00291 <span class="preprocessor">  #define REG_XDMAC_CID17                      (0x40078494U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 17) */</span>
<a name="l00292"></a>00292 <span class="preprocessor">  #define REG_XDMAC_CIM17                      (0x40078498U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 17) */</span>
<a name="l00293"></a>00293 <span class="preprocessor">  #define REG_XDMAC_CIS17                      (0x4007849CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 17) */</span>
<a name="l00294"></a>00294 <span class="preprocessor">  #define REG_XDMAC_CSA17                      (0x400784A0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 17) */</span>
<a name="l00295"></a>00295 <span class="preprocessor">  #define REG_XDMAC_CDA17                      (0x400784A4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 17) */</span>
<a name="l00296"></a>00296 <span class="preprocessor">  #define REG_XDMAC_CNDA17                     (0x400784A8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 17) */</span>
<a name="l00297"></a>00297 <span class="preprocessor">  #define REG_XDMAC_CNDC17                     (0x400784ACU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 17) */</span>
<a name="l00298"></a>00298 <span class="preprocessor">  #define REG_XDMAC_CUBC17                     (0x400784B0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 17) */</span>
<a name="l00299"></a>00299 <span class="preprocessor">  #define REG_XDMAC_CBC17                      (0x400784B4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 17) */</span>
<a name="l00300"></a>00300 <span class="preprocessor">  #define REG_XDMAC_CC17                       (0x400784B8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 17) */</span>
<a name="l00301"></a>00301 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP17                  (0x400784BCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 17) */</span>
<a name="l00302"></a>00302 <span class="preprocessor">  #define REG_XDMAC_CSUS17                     (0x400784C0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 17) */</span>
<a name="l00303"></a>00303 <span class="preprocessor">  #define REG_XDMAC_CDUS17                     (0x400784C4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 17) */</span>
<a name="l00304"></a>00304 <span class="preprocessor">  #define REG_XDMAC_CIE18                      (0x400784D0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 18) */</span>
<a name="l00305"></a>00305 <span class="preprocessor">  #define REG_XDMAC_CID18                      (0x400784D4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 18) */</span>
<a name="l00306"></a>00306 <span class="preprocessor">  #define REG_XDMAC_CIM18                      (0x400784D8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 18) */</span>
<a name="l00307"></a>00307 <span class="preprocessor">  #define REG_XDMAC_CIS18                      (0x400784DCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 18) */</span>
<a name="l00308"></a>00308 <span class="preprocessor">  #define REG_XDMAC_CSA18                      (0x400784E0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 18) */</span>
<a name="l00309"></a>00309 <span class="preprocessor">  #define REG_XDMAC_CDA18                      (0x400784E4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 18) */</span>
<a name="l00310"></a>00310 <span class="preprocessor">  #define REG_XDMAC_CNDA18                     (0x400784E8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 18) */</span>
<a name="l00311"></a>00311 <span class="preprocessor">  #define REG_XDMAC_CNDC18                     (0x400784ECU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 18) */</span>
<a name="l00312"></a>00312 <span class="preprocessor">  #define REG_XDMAC_CUBC18                     (0x400784F0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 18) */</span>
<a name="l00313"></a>00313 <span class="preprocessor">  #define REG_XDMAC_CBC18                      (0x400784F4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 18) */</span>
<a name="l00314"></a>00314 <span class="preprocessor">  #define REG_XDMAC_CC18                       (0x400784F8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 18) */</span>
<a name="l00315"></a>00315 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP18                  (0x400784FCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 18) */</span>
<a name="l00316"></a>00316 <span class="preprocessor">  #define REG_XDMAC_CSUS18                     (0x40078500U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 18) */</span>
<a name="l00317"></a>00317 <span class="preprocessor">  #define REG_XDMAC_CDUS18                     (0x40078504U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 18) */</span>
<a name="l00318"></a>00318 <span class="preprocessor">  #define REG_XDMAC_CIE19                      (0x40078510U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 19) */</span>
<a name="l00319"></a>00319 <span class="preprocessor">  #define REG_XDMAC_CID19                      (0x40078514U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 19) */</span>
<a name="l00320"></a>00320 <span class="preprocessor">  #define REG_XDMAC_CIM19                      (0x40078518U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 19) */</span>
<a name="l00321"></a>00321 <span class="preprocessor">  #define REG_XDMAC_CIS19                      (0x4007851CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 19) */</span>
<a name="l00322"></a>00322 <span class="preprocessor">  #define REG_XDMAC_CSA19                      (0x40078520U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 19) */</span>
<a name="l00323"></a>00323 <span class="preprocessor">  #define REG_XDMAC_CDA19                      (0x40078524U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 19) */</span>
<a name="l00324"></a>00324 <span class="preprocessor">  #define REG_XDMAC_CNDA19                     (0x40078528U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 19) */</span>
<a name="l00325"></a>00325 <span class="preprocessor">  #define REG_XDMAC_CNDC19                     (0x4007852CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 19) */</span>
<a name="l00326"></a>00326 <span class="preprocessor">  #define REG_XDMAC_CUBC19                     (0x40078530U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 19) */</span>
<a name="l00327"></a>00327 <span class="preprocessor">  #define REG_XDMAC_CBC19                      (0x40078534U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 19) */</span>
<a name="l00328"></a>00328 <span class="preprocessor">  #define REG_XDMAC_CC19                       (0x40078538U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 19) */</span>
<a name="l00329"></a>00329 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP19                  (0x4007853CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 19) */</span>
<a name="l00330"></a>00330 <span class="preprocessor">  #define REG_XDMAC_CSUS19                     (0x40078540U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 19) */</span>
<a name="l00331"></a>00331 <span class="preprocessor">  #define REG_XDMAC_CDUS19                     (0x40078544U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 19) */</span>
<a name="l00332"></a>00332 <span class="preprocessor">  #define REG_XDMAC_CIE20                      (0x40078550U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 20) */</span>
<a name="l00333"></a>00333 <span class="preprocessor">  #define REG_XDMAC_CID20                      (0x40078554U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 20) */</span>
<a name="l00334"></a>00334 <span class="preprocessor">  #define REG_XDMAC_CIM20                      (0x40078558U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 20) */</span>
<a name="l00335"></a>00335 <span class="preprocessor">  #define REG_XDMAC_CIS20                      (0x4007855CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 20) */</span>
<a name="l00336"></a>00336 <span class="preprocessor">  #define REG_XDMAC_CSA20                      (0x40078560U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 20) */</span>
<a name="l00337"></a>00337 <span class="preprocessor">  #define REG_XDMAC_CDA20                      (0x40078564U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 20) */</span>
<a name="l00338"></a>00338 <span class="preprocessor">  #define REG_XDMAC_CNDA20                     (0x40078568U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 20) */</span>
<a name="l00339"></a>00339 <span class="preprocessor">  #define REG_XDMAC_CNDC20                     (0x4007856CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 20) */</span>
<a name="l00340"></a>00340 <span class="preprocessor">  #define REG_XDMAC_CUBC20                     (0x40078570U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 20) */</span>
<a name="l00341"></a>00341 <span class="preprocessor">  #define REG_XDMAC_CBC20                      (0x40078574U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 20) */</span>
<a name="l00342"></a>00342 <span class="preprocessor">  #define REG_XDMAC_CC20                       (0x40078578U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 20) */</span>
<a name="l00343"></a>00343 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP20                  (0x4007857CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 20) */</span>
<a name="l00344"></a>00344 <span class="preprocessor">  #define REG_XDMAC_CSUS20                     (0x40078580U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 20) */</span>
<a name="l00345"></a>00345 <span class="preprocessor">  #define REG_XDMAC_CDUS20                     (0x40078584U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 20) */</span>
<a name="l00346"></a>00346 <span class="preprocessor">  #define REG_XDMAC_CIE21                      (0x40078590U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 21) */</span>
<a name="l00347"></a>00347 <span class="preprocessor">  #define REG_XDMAC_CID21                      (0x40078594U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 21) */</span>
<a name="l00348"></a>00348 <span class="preprocessor">  #define REG_XDMAC_CIM21                      (0x40078598U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 21) */</span>
<a name="l00349"></a>00349 <span class="preprocessor">  #define REG_XDMAC_CIS21                      (0x4007859CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 21) */</span>
<a name="l00350"></a>00350 <span class="preprocessor">  #define REG_XDMAC_CSA21                      (0x400785A0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 21) */</span>
<a name="l00351"></a>00351 <span class="preprocessor">  #define REG_XDMAC_CDA21                      (0x400785A4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 21) */</span>
<a name="l00352"></a>00352 <span class="preprocessor">  #define REG_XDMAC_CNDA21                     (0x400785A8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 21) */</span>
<a name="l00353"></a>00353 <span class="preprocessor">  #define REG_XDMAC_CNDC21                     (0x400785ACU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 21) */</span>
<a name="l00354"></a>00354 <span class="preprocessor">  #define REG_XDMAC_CUBC21                     (0x400785B0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 21) */</span>
<a name="l00355"></a>00355 <span class="preprocessor">  #define REG_XDMAC_CBC21                      (0x400785B4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 21) */</span>
<a name="l00356"></a>00356 <span class="preprocessor">  #define REG_XDMAC_CC21                       (0x400785B8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 21) */</span>
<a name="l00357"></a>00357 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP21                  (0x400785BCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 21) */</span>
<a name="l00358"></a>00358 <span class="preprocessor">  #define REG_XDMAC_CSUS21                     (0x400785C0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 21) */</span>
<a name="l00359"></a>00359 <span class="preprocessor">  #define REG_XDMAC_CDUS21                     (0x400785C4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 21) */</span>
<a name="l00360"></a>00360 <span class="preprocessor">  #define REG_XDMAC_CIE22                      (0x400785D0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 22) */</span>
<a name="l00361"></a>00361 <span class="preprocessor">  #define REG_XDMAC_CID22                      (0x400785D4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 22) */</span>
<a name="l00362"></a>00362 <span class="preprocessor">  #define REG_XDMAC_CIM22                      (0x400785D8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 22) */</span>
<a name="l00363"></a>00363 <span class="preprocessor">  #define REG_XDMAC_CIS22                      (0x400785DCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 22) */</span>
<a name="l00364"></a>00364 <span class="preprocessor">  #define REG_XDMAC_CSA22                      (0x400785E0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 22) */</span>
<a name="l00365"></a>00365 <span class="preprocessor">  #define REG_XDMAC_CDA22                      (0x400785E4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 22) */</span>
<a name="l00366"></a>00366 <span class="preprocessor">  #define REG_XDMAC_CNDA22                     (0x400785E8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 22) */</span>
<a name="l00367"></a>00367 <span class="preprocessor">  #define REG_XDMAC_CNDC22                     (0x400785ECU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 22) */</span>
<a name="l00368"></a>00368 <span class="preprocessor">  #define REG_XDMAC_CUBC22                     (0x400785F0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 22) */</span>
<a name="l00369"></a>00369 <span class="preprocessor">  #define REG_XDMAC_CBC22                      (0x400785F4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 22) */</span>
<a name="l00370"></a>00370 <span class="preprocessor">  #define REG_XDMAC_CC22                       (0x400785F8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 22) */</span>
<a name="l00371"></a>00371 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP22                  (0x400785FCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 22) */</span>
<a name="l00372"></a>00372 <span class="preprocessor">  #define REG_XDMAC_CSUS22                     (0x40078600U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 22) */</span>
<a name="l00373"></a>00373 <span class="preprocessor">  #define REG_XDMAC_CDUS22                     (0x40078604U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 22) */</span>
<a name="l00374"></a>00374 <span class="preprocessor">  #define REG_XDMAC_CIE23                      (0x40078610U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 23) */</span>
<a name="l00375"></a>00375 <span class="preprocessor">  #define REG_XDMAC_CID23                      (0x40078614U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 23) */</span>
<a name="l00376"></a>00376 <span class="preprocessor">  #define REG_XDMAC_CIM23                      (0x40078618U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 23) */</span>
<a name="l00377"></a>00377 <span class="preprocessor">  #define REG_XDMAC_CIS23                      (0x4007861CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 23) */</span>
<a name="l00378"></a>00378 <span class="preprocessor">  #define REG_XDMAC_CSA23                      (0x40078620U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 23) */</span>
<a name="l00379"></a>00379 <span class="preprocessor">  #define REG_XDMAC_CDA23                      (0x40078624U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 23) */</span>
<a name="l00380"></a>00380 <span class="preprocessor">  #define REG_XDMAC_CNDA23                     (0x40078628U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 23) */</span>
<a name="l00381"></a>00381 <span class="preprocessor">  #define REG_XDMAC_CNDC23                     (0x4007862CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 23) */</span>
<a name="l00382"></a>00382 <span class="preprocessor">  #define REG_XDMAC_CUBC23                     (0x40078630U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 23) */</span>
<a name="l00383"></a>00383 <span class="preprocessor">  #define REG_XDMAC_CBC23                      (0x40078634U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 23) */</span>
<a name="l00384"></a>00384 <span class="preprocessor">  #define REG_XDMAC_CC23                       (0x40078638U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 23) */</span>
<a name="l00385"></a>00385 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP23                  (0x4007863CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 23) */</span>
<a name="l00386"></a>00386 <span class="preprocessor">  #define REG_XDMAC_CSUS23                     (0x40078640U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 23) */</span>
<a name="l00387"></a>00387 <span class="preprocessor">  #define REG_XDMAC_CDUS23                     (0x40078644U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 23) */</span>
<a name="l00388"></a>00388 <span class="preprocessor">#else</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">  #define REG_XDMAC_GTYPE     (*(__IO uint32_t*)0x40078000U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Type Register */</span>
<a name="l00390"></a>00390 <span class="preprocessor">  #define REG_XDMAC_GCFG      (*(__I  uint32_t*)0x40078004U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Configuration Register */</span>
<a name="l00391"></a>00391 <span class="preprocessor">  #define REG_XDMAC_GWAC      (*(__IO uint32_t*)0x40078008U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Weighted Arbiter Configuration Register */</span>
<a name="l00392"></a>00392 <span class="preprocessor">  #define REG_XDMAC_GIE       (*(__O  uint32_t*)0x4007800CU) </span><span class="comment">/**&lt; \brief (XDMAC) Global Interrupt Enable Register */</span>
<a name="l00393"></a>00393 <span class="preprocessor">  #define REG_XDMAC_GID       (*(__O  uint32_t*)0x40078010U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Interrupt Disable Register */</span>
<a name="l00394"></a>00394 <span class="preprocessor">  #define REG_XDMAC_GIM       (*(__I  uint32_t*)0x40078014U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Interrupt Mask Register */</span>
<a name="l00395"></a>00395 <span class="preprocessor">  #define REG_XDMAC_GIS       (*(__I  uint32_t*)0x40078018U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Interrupt Status Register */</span>
<a name="l00396"></a>00396 <span class="preprocessor">  #define REG_XDMAC_GE        (*(__O  uint32_t*)0x4007801CU) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Enable Register */</span>
<a name="l00397"></a>00397 <span class="preprocessor">  #define REG_XDMAC_GD        (*(__O  uint32_t*)0x40078020U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Disable Register */</span>
<a name="l00398"></a>00398 <span class="preprocessor">  #define REG_XDMAC_GS        (*(__I  uint32_t*)0x40078024U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Status Register */</span>
<a name="l00399"></a>00399 <span class="preprocessor">  #define REG_XDMAC_GRS       (*(__IO uint32_t*)0x40078028U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Read Suspend Register */</span>
<a name="l00400"></a>00400 <span class="preprocessor">  #define REG_XDMAC_GWS       (*(__IO uint32_t*)0x4007802CU) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Write Suspend Register */</span>
<a name="l00401"></a>00401 <span class="preprocessor">  #define REG_XDMAC_GRWS      (*(__O  uint32_t*)0x40078030U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Read Write Suspend Register */</span>
<a name="l00402"></a>00402 <span class="preprocessor">  #define REG_XDMAC_GRWR      (*(__O  uint32_t*)0x40078034U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Read Write Resume Register */</span>
<a name="l00403"></a>00403 <span class="preprocessor">  #define REG_XDMAC_GSWR      (*(__O  uint32_t*)0x40078038U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Software Request Register */</span>
<a name="l00404"></a>00404 <span class="preprocessor">  #define REG_XDMAC_GSWS      (*(__I  uint32_t*)0x4007803CU) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Software Request Status Register */</span>
<a name="l00405"></a>00405 <span class="preprocessor">  #define REG_XDMAC_GSWF      (*(__O  uint32_t*)0x40078040U) </span><span class="comment">/**&lt; \brief (XDMAC) Global Channel Software Flush Request Register */</span>
<a name="l00406"></a>00406 <span class="preprocessor">  #define REG_XDMAC_CIE0      (*(__O  uint32_t*)0x40078050U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 0) */</span>
<a name="l00407"></a>00407 <span class="preprocessor">  #define REG_XDMAC_CID0      (*(__O  uint32_t*)0x40078054U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 0) */</span>
<a name="l00408"></a>00408 <span class="preprocessor">  #define REG_XDMAC_CIM0      (*(__O  uint32_t*)0x40078058U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 0) */</span>
<a name="l00409"></a>00409 <span class="preprocessor">  #define REG_XDMAC_CIS0      (*(__I  uint32_t*)0x4007805CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 0) */</span>
<a name="l00410"></a>00410 <span class="preprocessor">  #define REG_XDMAC_CSA0      (*(__IO uint32_t*)0x40078060U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 0) */</span>
<a name="l00411"></a>00411 <span class="preprocessor">  #define REG_XDMAC_CDA0      (*(__IO uint32_t*)0x40078064U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 0) */</span>
<a name="l00412"></a>00412 <span class="preprocessor">  #define REG_XDMAC_CNDA0     (*(__IO uint32_t*)0x40078068U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 0) */</span>
<a name="l00413"></a>00413 <span class="preprocessor">  #define REG_XDMAC_CNDC0     (*(__IO uint32_t*)0x4007806CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 0) */</span>
<a name="l00414"></a>00414 <span class="preprocessor">  #define REG_XDMAC_CUBC0     (*(__IO uint32_t*)0x40078070U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 0) */</span>
<a name="l00415"></a>00415 <span class="preprocessor">  #define REG_XDMAC_CBC0      (*(__IO uint32_t*)0x40078074U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 0) */</span>
<a name="l00416"></a>00416 <span class="preprocessor">  #define REG_XDMAC_CC0       (*(__IO uint32_t*)0x40078078U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 0) */</span>
<a name="l00417"></a>00417 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP0  (*(__IO uint32_t*)0x4007807CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 0) */</span>
<a name="l00418"></a>00418 <span class="preprocessor">  #define REG_XDMAC_CSUS0     (*(__IO uint32_t*)0x40078080U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 0) */</span>
<a name="l00419"></a>00419 <span class="preprocessor">  #define REG_XDMAC_CDUS0     (*(__IO uint32_t*)0x40078084U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 0) */</span>
<a name="l00420"></a>00420 <span class="preprocessor">  #define REG_XDMAC_CIE1      (*(__O  uint32_t*)0x40078090U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 1) */</span>
<a name="l00421"></a>00421 <span class="preprocessor">  #define REG_XDMAC_CID1      (*(__O  uint32_t*)0x40078094U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 1) */</span>
<a name="l00422"></a>00422 <span class="preprocessor">  #define REG_XDMAC_CIM1      (*(__O  uint32_t*)0x40078098U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 1) */</span>
<a name="l00423"></a>00423 <span class="preprocessor">  #define REG_XDMAC_CIS1      (*(__I  uint32_t*)0x4007809CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 1) */</span>
<a name="l00424"></a>00424 <span class="preprocessor">  #define REG_XDMAC_CSA1      (*(__IO uint32_t*)0x400780A0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 1) */</span>
<a name="l00425"></a>00425 <span class="preprocessor">  #define REG_XDMAC_CDA1      (*(__IO uint32_t*)0x400780A4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 1) */</span>
<a name="l00426"></a>00426 <span class="preprocessor">  #define REG_XDMAC_CNDA1     (*(__IO uint32_t*)0x400780A8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 1) */</span>
<a name="l00427"></a>00427 <span class="preprocessor">  #define REG_XDMAC_CNDC1     (*(__IO uint32_t*)0x400780ACU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 1) */</span>
<a name="l00428"></a>00428 <span class="preprocessor">  #define REG_XDMAC_CUBC1     (*(__IO uint32_t*)0x400780B0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 1) */</span>
<a name="l00429"></a>00429 <span class="preprocessor">  #define REG_XDMAC_CBC1      (*(__IO uint32_t*)0x400780B4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 1) */</span>
<a name="l00430"></a>00430 <span class="preprocessor">  #define REG_XDMAC_CC1       (*(__IO uint32_t*)0x400780B8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 1) */</span>
<a name="l00431"></a>00431 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP1  (*(__IO uint32_t*)0x400780BCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 1) */</span>
<a name="l00432"></a>00432 <span class="preprocessor">  #define REG_XDMAC_CSUS1     (*(__IO uint32_t*)0x400780C0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 1) */</span>
<a name="l00433"></a>00433 <span class="preprocessor">  #define REG_XDMAC_CDUS1     (*(__IO uint32_t*)0x400780C4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 1) */</span>
<a name="l00434"></a>00434 <span class="preprocessor">  #define REG_XDMAC_CIE2      (*(__O  uint32_t*)0x400780D0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 2) */</span>
<a name="l00435"></a>00435 <span class="preprocessor">  #define REG_XDMAC_CID2      (*(__O  uint32_t*)0x400780D4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 2) */</span>
<a name="l00436"></a>00436 <span class="preprocessor">  #define REG_XDMAC_CIM2      (*(__O  uint32_t*)0x400780D8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 2) */</span>
<a name="l00437"></a>00437 <span class="preprocessor">  #define REG_XDMAC_CIS2      (*(__I  uint32_t*)0x400780DCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 2) */</span>
<a name="l00438"></a>00438 <span class="preprocessor">  #define REG_XDMAC_CSA2      (*(__IO uint32_t*)0x400780E0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 2) */</span>
<a name="l00439"></a>00439 <span class="preprocessor">  #define REG_XDMAC_CDA2      (*(__IO uint32_t*)0x400780E4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 2) */</span>
<a name="l00440"></a>00440 <span class="preprocessor">  #define REG_XDMAC_CNDA2     (*(__IO uint32_t*)0x400780E8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 2) */</span>
<a name="l00441"></a>00441 <span class="preprocessor">  #define REG_XDMAC_CNDC2     (*(__IO uint32_t*)0x400780ECU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 2) */</span>
<a name="l00442"></a>00442 <span class="preprocessor">  #define REG_XDMAC_CUBC2     (*(__IO uint32_t*)0x400780F0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 2) */</span>
<a name="l00443"></a>00443 <span class="preprocessor">  #define REG_XDMAC_CBC2      (*(__IO uint32_t*)0x400780F4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 2) */</span>
<a name="l00444"></a>00444 <span class="preprocessor">  #define REG_XDMAC_CC2       (*(__IO uint32_t*)0x400780F8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 2) */</span>
<a name="l00445"></a>00445 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP2  (*(__IO uint32_t*)0x400780FCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 2) */</span>
<a name="l00446"></a>00446 <span class="preprocessor">  #define REG_XDMAC_CSUS2     (*(__IO uint32_t*)0x40078100U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 2) */</span>
<a name="l00447"></a>00447 <span class="preprocessor">  #define REG_XDMAC_CDUS2     (*(__IO uint32_t*)0x40078104U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 2) */</span>
<a name="l00448"></a>00448 <span class="preprocessor">  #define REG_XDMAC_CIE3      (*(__O  uint32_t*)0x40078110U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 3) */</span>
<a name="l00449"></a>00449 <span class="preprocessor">  #define REG_XDMAC_CID3      (*(__O  uint32_t*)0x40078114U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 3) */</span>
<a name="l00450"></a>00450 <span class="preprocessor">  #define REG_XDMAC_CIM3      (*(__O  uint32_t*)0x40078118U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 3) */</span>
<a name="l00451"></a>00451 <span class="preprocessor">  #define REG_XDMAC_CIS3      (*(__I  uint32_t*)0x4007811CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 3) */</span>
<a name="l00452"></a>00452 <span class="preprocessor">  #define REG_XDMAC_CSA3      (*(__IO uint32_t*)0x40078120U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 3) */</span>
<a name="l00453"></a>00453 <span class="preprocessor">  #define REG_XDMAC_CDA3      (*(__IO uint32_t*)0x40078124U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 3) */</span>
<a name="l00454"></a>00454 <span class="preprocessor">  #define REG_XDMAC_CNDA3     (*(__IO uint32_t*)0x40078128U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 3) */</span>
<a name="l00455"></a>00455 <span class="preprocessor">  #define REG_XDMAC_CNDC3     (*(__IO uint32_t*)0x4007812CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 3) */</span>
<a name="l00456"></a>00456 <span class="preprocessor">  #define REG_XDMAC_CUBC3     (*(__IO uint32_t*)0x40078130U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 3) */</span>
<a name="l00457"></a>00457 <span class="preprocessor">  #define REG_XDMAC_CBC3      (*(__IO uint32_t*)0x40078134U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 3) */</span>
<a name="l00458"></a>00458 <span class="preprocessor">  #define REG_XDMAC_CC3       (*(__IO uint32_t*)0x40078138U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 3) */</span>
<a name="l00459"></a>00459 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP3  (*(__IO uint32_t*)0x4007813CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 3) */</span>
<a name="l00460"></a>00460 <span class="preprocessor">  #define REG_XDMAC_CSUS3     (*(__IO uint32_t*)0x40078140U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 3) */</span>
<a name="l00461"></a>00461 <span class="preprocessor">  #define REG_XDMAC_CDUS3     (*(__IO uint32_t*)0x40078144U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 3) */</span>
<a name="l00462"></a>00462 <span class="preprocessor">  #define REG_XDMAC_CIE4      (*(__O  uint32_t*)0x40078150U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 4) */</span>
<a name="l00463"></a>00463 <span class="preprocessor">  #define REG_XDMAC_CID4      (*(__O  uint32_t*)0x40078154U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 4) */</span>
<a name="l00464"></a>00464 <span class="preprocessor">  #define REG_XDMAC_CIM4      (*(__O  uint32_t*)0x40078158U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 4) */</span>
<a name="l00465"></a>00465 <span class="preprocessor">  #define REG_XDMAC_CIS4      (*(__I  uint32_t*)0x4007815CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 4) */</span>
<a name="l00466"></a>00466 <span class="preprocessor">  #define REG_XDMAC_CSA4      (*(__IO uint32_t*)0x40078160U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 4) */</span>
<a name="l00467"></a>00467 <span class="preprocessor">  #define REG_XDMAC_CDA4      (*(__IO uint32_t*)0x40078164U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 4) */</span>
<a name="l00468"></a>00468 <span class="preprocessor">  #define REG_XDMAC_CNDA4     (*(__IO uint32_t*)0x40078168U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 4) */</span>
<a name="l00469"></a>00469 <span class="preprocessor">  #define REG_XDMAC_CNDC4     (*(__IO uint32_t*)0x4007816CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 4) */</span>
<a name="l00470"></a>00470 <span class="preprocessor">  #define REG_XDMAC_CUBC4     (*(__IO uint32_t*)0x40078170U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 4) */</span>
<a name="l00471"></a>00471 <span class="preprocessor">  #define REG_XDMAC_CBC4      (*(__IO uint32_t*)0x40078174U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 4) */</span>
<a name="l00472"></a>00472 <span class="preprocessor">  #define REG_XDMAC_CC4       (*(__IO uint32_t*)0x40078178U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 4) */</span>
<a name="l00473"></a>00473 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP4  (*(__IO uint32_t*)0x4007817CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 4) */</span>
<a name="l00474"></a>00474 <span class="preprocessor">  #define REG_XDMAC_CSUS4     (*(__IO uint32_t*)0x40078180U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 4) */</span>
<a name="l00475"></a>00475 <span class="preprocessor">  #define REG_XDMAC_CDUS4     (*(__IO uint32_t*)0x40078184U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 4) */</span>
<a name="l00476"></a>00476 <span class="preprocessor">  #define REG_XDMAC_CIE5      (*(__O  uint32_t*)0x40078190U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 5) */</span>
<a name="l00477"></a>00477 <span class="preprocessor">  #define REG_XDMAC_CID5      (*(__O  uint32_t*)0x40078194U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 5) */</span>
<a name="l00478"></a>00478 <span class="preprocessor">  #define REG_XDMAC_CIM5      (*(__O  uint32_t*)0x40078198U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 5) */</span>
<a name="l00479"></a>00479 <span class="preprocessor">  #define REG_XDMAC_CIS5      (*(__I  uint32_t*)0x4007819CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 5) */</span>
<a name="l00480"></a>00480 <span class="preprocessor">  #define REG_XDMAC_CSA5      (*(__IO uint32_t*)0x400781A0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 5) */</span>
<a name="l00481"></a>00481 <span class="preprocessor">  #define REG_XDMAC_CDA5      (*(__IO uint32_t*)0x400781A4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 5) */</span>
<a name="l00482"></a>00482 <span class="preprocessor">  #define REG_XDMAC_CNDA5     (*(__IO uint32_t*)0x400781A8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 5) */</span>
<a name="l00483"></a>00483 <span class="preprocessor">  #define REG_XDMAC_CNDC5     (*(__IO uint32_t*)0x400781ACU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 5) */</span>
<a name="l00484"></a>00484 <span class="preprocessor">  #define REG_XDMAC_CUBC5     (*(__IO uint32_t*)0x400781B0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 5) */</span>
<a name="l00485"></a>00485 <span class="preprocessor">  #define REG_XDMAC_CBC5      (*(__IO uint32_t*)0x400781B4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 5) */</span>
<a name="l00486"></a>00486 <span class="preprocessor">  #define REG_XDMAC_CC5       (*(__IO uint32_t*)0x400781B8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 5) */</span>
<a name="l00487"></a>00487 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP5  (*(__IO uint32_t*)0x400781BCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 5) */</span>
<a name="l00488"></a>00488 <span class="preprocessor">  #define REG_XDMAC_CSUS5     (*(__IO uint32_t*)0x400781C0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 5) */</span>
<a name="l00489"></a>00489 <span class="preprocessor">  #define REG_XDMAC_CDUS5     (*(__IO uint32_t*)0x400781C4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 5) */</span>
<a name="l00490"></a>00490 <span class="preprocessor">  #define REG_XDMAC_CIE6      (*(__O  uint32_t*)0x400781D0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 6) */</span>
<a name="l00491"></a>00491 <span class="preprocessor">  #define REG_XDMAC_CID6      (*(__O  uint32_t*)0x400781D4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 6) */</span>
<a name="l00492"></a>00492 <span class="preprocessor">  #define REG_XDMAC_CIM6      (*(__O  uint32_t*)0x400781D8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 6) */</span>
<a name="l00493"></a>00493 <span class="preprocessor">  #define REG_XDMAC_CIS6      (*(__I  uint32_t*)0x400781DCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 6) */</span>
<a name="l00494"></a>00494 <span class="preprocessor">  #define REG_XDMAC_CSA6      (*(__IO uint32_t*)0x400781E0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 6) */</span>
<a name="l00495"></a>00495 <span class="preprocessor">  #define REG_XDMAC_CDA6      (*(__IO uint32_t*)0x400781E4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 6) */</span>
<a name="l00496"></a>00496 <span class="preprocessor">  #define REG_XDMAC_CNDA6     (*(__IO uint32_t*)0x400781E8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 6) */</span>
<a name="l00497"></a>00497 <span class="preprocessor">  #define REG_XDMAC_CNDC6     (*(__IO uint32_t*)0x400781ECU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 6) */</span>
<a name="l00498"></a>00498 <span class="preprocessor">  #define REG_XDMAC_CUBC6     (*(__IO uint32_t*)0x400781F0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 6) */</span>
<a name="l00499"></a>00499 <span class="preprocessor">  #define REG_XDMAC_CBC6      (*(__IO uint32_t*)0x400781F4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 6) */</span>
<a name="l00500"></a>00500 <span class="preprocessor">  #define REG_XDMAC_CC6       (*(__IO uint32_t*)0x400781F8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 6) */</span>
<a name="l00501"></a>00501 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP6  (*(__IO uint32_t*)0x400781FCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 6) */</span>
<a name="l00502"></a>00502 <span class="preprocessor">  #define REG_XDMAC_CSUS6     (*(__IO uint32_t*)0x40078200U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 6) */</span>
<a name="l00503"></a>00503 <span class="preprocessor">  #define REG_XDMAC_CDUS6     (*(__IO uint32_t*)0x40078204U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 6) */</span>
<a name="l00504"></a>00504 <span class="preprocessor">  #define REG_XDMAC_CIE7      (*(__O  uint32_t*)0x40078210U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 7) */</span>
<a name="l00505"></a>00505 <span class="preprocessor">  #define REG_XDMAC_CID7      (*(__O  uint32_t*)0x40078214U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 7) */</span>
<a name="l00506"></a>00506 <span class="preprocessor">  #define REG_XDMAC_CIM7      (*(__O  uint32_t*)0x40078218U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 7) */</span>
<a name="l00507"></a>00507 <span class="preprocessor">  #define REG_XDMAC_CIS7      (*(__I  uint32_t*)0x4007821CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 7) */</span>
<a name="l00508"></a>00508 <span class="preprocessor">  #define REG_XDMAC_CSA7      (*(__IO uint32_t*)0x40078220U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 7) */</span>
<a name="l00509"></a>00509 <span class="preprocessor">  #define REG_XDMAC_CDA7      (*(__IO uint32_t*)0x40078224U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 7) */</span>
<a name="l00510"></a>00510 <span class="preprocessor">  #define REG_XDMAC_CNDA7     (*(__IO uint32_t*)0x40078228U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 7) */</span>
<a name="l00511"></a>00511 <span class="preprocessor">  #define REG_XDMAC_CNDC7     (*(__IO uint32_t*)0x4007822CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 7) */</span>
<a name="l00512"></a>00512 <span class="preprocessor">  #define REG_XDMAC_CUBC7     (*(__IO uint32_t*)0x40078230U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 7) */</span>
<a name="l00513"></a>00513 <span class="preprocessor">  #define REG_XDMAC_CBC7      (*(__IO uint32_t*)0x40078234U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 7) */</span>
<a name="l00514"></a>00514 <span class="preprocessor">  #define REG_XDMAC_CC7       (*(__IO uint32_t*)0x40078238U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 7) */</span>
<a name="l00515"></a>00515 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP7  (*(__IO uint32_t*)0x4007823CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 7) */</span>
<a name="l00516"></a>00516 <span class="preprocessor">  #define REG_XDMAC_CSUS7     (*(__IO uint32_t*)0x40078240U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 7) */</span>
<a name="l00517"></a>00517 <span class="preprocessor">  #define REG_XDMAC_CDUS7     (*(__IO uint32_t*)0x40078244U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 7) */</span>
<a name="l00518"></a>00518 <span class="preprocessor">  #define REG_XDMAC_CIE8      (*(__O  uint32_t*)0x40078250U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 8) */</span>
<a name="l00519"></a>00519 <span class="preprocessor">  #define REG_XDMAC_CID8      (*(__O  uint32_t*)0x40078254U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 8) */</span>
<a name="l00520"></a>00520 <span class="preprocessor">  #define REG_XDMAC_CIM8      (*(__O  uint32_t*)0x40078258U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 8) */</span>
<a name="l00521"></a>00521 <span class="preprocessor">  #define REG_XDMAC_CIS8      (*(__I  uint32_t*)0x4007825CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 8) */</span>
<a name="l00522"></a>00522 <span class="preprocessor">  #define REG_XDMAC_CSA8      (*(__IO uint32_t*)0x40078260U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 8) */</span>
<a name="l00523"></a>00523 <span class="preprocessor">  #define REG_XDMAC_CDA8      (*(__IO uint32_t*)0x40078264U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 8) */</span>
<a name="l00524"></a>00524 <span class="preprocessor">  #define REG_XDMAC_CNDA8     (*(__IO uint32_t*)0x40078268U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 8) */</span>
<a name="l00525"></a>00525 <span class="preprocessor">  #define REG_XDMAC_CNDC8     (*(__IO uint32_t*)0x4007826CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 8) */</span>
<a name="l00526"></a>00526 <span class="preprocessor">  #define REG_XDMAC_CUBC8     (*(__IO uint32_t*)0x40078270U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 8) */</span>
<a name="l00527"></a>00527 <span class="preprocessor">  #define REG_XDMAC_CBC8      (*(__IO uint32_t*)0x40078274U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 8) */</span>
<a name="l00528"></a>00528 <span class="preprocessor">  #define REG_XDMAC_CC8       (*(__IO uint32_t*)0x40078278U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 8) */</span>
<a name="l00529"></a>00529 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP8  (*(__IO uint32_t*)0x4007827CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 8) */</span>
<a name="l00530"></a>00530 <span class="preprocessor">  #define REG_XDMAC_CSUS8     (*(__IO uint32_t*)0x40078280U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 8) */</span>
<a name="l00531"></a>00531 <span class="preprocessor">  #define REG_XDMAC_CDUS8     (*(__IO uint32_t*)0x40078284U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 8) */</span>
<a name="l00532"></a>00532 <span class="preprocessor">  #define REG_XDMAC_CIE9      (*(__O  uint32_t*)0x40078290U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 9) */</span>
<a name="l00533"></a>00533 <span class="preprocessor">  #define REG_XDMAC_CID9      (*(__O  uint32_t*)0x40078294U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 9) */</span>
<a name="l00534"></a>00534 <span class="preprocessor">  #define REG_XDMAC_CIM9      (*(__O  uint32_t*)0x40078298U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 9) */</span>
<a name="l00535"></a>00535 <span class="preprocessor">  #define REG_XDMAC_CIS9      (*(__I  uint32_t*)0x4007829CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 9) */</span>
<a name="l00536"></a>00536 <span class="preprocessor">  #define REG_XDMAC_CSA9      (*(__IO uint32_t*)0x400782A0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 9) */</span>
<a name="l00537"></a>00537 <span class="preprocessor">  #define REG_XDMAC_CDA9      (*(__IO uint32_t*)0x400782A4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 9) */</span>
<a name="l00538"></a>00538 <span class="preprocessor">  #define REG_XDMAC_CNDA9     (*(__IO uint32_t*)0x400782A8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 9) */</span>
<a name="l00539"></a>00539 <span class="preprocessor">  #define REG_XDMAC_CNDC9     (*(__IO uint32_t*)0x400782ACU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 9) */</span>
<a name="l00540"></a>00540 <span class="preprocessor">  #define REG_XDMAC_CUBC9     (*(__IO uint32_t*)0x400782B0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 9) */</span>
<a name="l00541"></a>00541 <span class="preprocessor">  #define REG_XDMAC_CBC9      (*(__IO uint32_t*)0x400782B4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 9) */</span>
<a name="l00542"></a>00542 <span class="preprocessor">  #define REG_XDMAC_CC9       (*(__IO uint32_t*)0x400782B8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 9) */</span>
<a name="l00543"></a>00543 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP9  (*(__IO uint32_t*)0x400782BCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 9) */</span>
<a name="l00544"></a>00544 <span class="preprocessor">  #define REG_XDMAC_CSUS9     (*(__IO uint32_t*)0x400782C0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 9) */</span>
<a name="l00545"></a>00545 <span class="preprocessor">  #define REG_XDMAC_CDUS9     (*(__IO uint32_t*)0x400782C4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 9) */</span>
<a name="l00546"></a>00546 <span class="preprocessor">  #define REG_XDMAC_CIE10     (*(__O  uint32_t*)0x400782D0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 10) */</span>
<a name="l00547"></a>00547 <span class="preprocessor">  #define REG_XDMAC_CID10     (*(__O  uint32_t*)0x400782D4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 10) */</span>
<a name="l00548"></a>00548 <span class="preprocessor">  #define REG_XDMAC_CIM10     (*(__O  uint32_t*)0x400782D8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 10) */</span>
<a name="l00549"></a>00549 <span class="preprocessor">  #define REG_XDMAC_CIS10     (*(__I  uint32_t*)0x400782DCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 10) */</span>
<a name="l00550"></a>00550 <span class="preprocessor">  #define REG_XDMAC_CSA10     (*(__IO uint32_t*)0x400782E0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 10) */</span>
<a name="l00551"></a>00551 <span class="preprocessor">  #define REG_XDMAC_CDA10     (*(__IO uint32_t*)0x400782E4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 10) */</span>
<a name="l00552"></a>00552 <span class="preprocessor">  #define REG_XDMAC_CNDA10    (*(__IO uint32_t*)0x400782E8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 10) */</span>
<a name="l00553"></a>00553 <span class="preprocessor">  #define REG_XDMAC_CNDC10    (*(__IO uint32_t*)0x400782ECU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 10) */</span>
<a name="l00554"></a>00554 <span class="preprocessor">  #define REG_XDMAC_CUBC10    (*(__IO uint32_t*)0x400782F0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 10) */</span>
<a name="l00555"></a>00555 <span class="preprocessor">  #define REG_XDMAC_CBC10     (*(__IO uint32_t*)0x400782F4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 10) */</span>
<a name="l00556"></a>00556 <span class="preprocessor">  #define REG_XDMAC_CC10      (*(__IO uint32_t*)0x400782F8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 10) */</span>
<a name="l00557"></a>00557 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP10 (*(__IO uint32_t*)0x400782FCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 10) */</span>
<a name="l00558"></a>00558 <span class="preprocessor">  #define REG_XDMAC_CSUS10    (*(__IO uint32_t*)0x40078300U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 10) */</span>
<a name="l00559"></a>00559 <span class="preprocessor">  #define REG_XDMAC_CDUS10    (*(__IO uint32_t*)0x40078304U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 10) */</span>
<a name="l00560"></a>00560 <span class="preprocessor">  #define REG_XDMAC_CIE11     (*(__O  uint32_t*)0x40078310U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 11) */</span>
<a name="l00561"></a>00561 <span class="preprocessor">  #define REG_XDMAC_CID11     (*(__O  uint32_t*)0x40078314U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 11) */</span>
<a name="l00562"></a>00562 <span class="preprocessor">  #define REG_XDMAC_CIM11     (*(__O  uint32_t*)0x40078318U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 11) */</span>
<a name="l00563"></a>00563 <span class="preprocessor">  #define REG_XDMAC_CIS11     (*(__I  uint32_t*)0x4007831CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 11) */</span>
<a name="l00564"></a>00564 <span class="preprocessor">  #define REG_XDMAC_CSA11     (*(__IO uint32_t*)0x40078320U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 11) */</span>
<a name="l00565"></a>00565 <span class="preprocessor">  #define REG_XDMAC_CDA11     (*(__IO uint32_t*)0x40078324U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 11) */</span>
<a name="l00566"></a>00566 <span class="preprocessor">  #define REG_XDMAC_CNDA11    (*(__IO uint32_t*)0x40078328U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 11) */</span>
<a name="l00567"></a>00567 <span class="preprocessor">  #define REG_XDMAC_CNDC11    (*(__IO uint32_t*)0x4007832CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 11) */</span>
<a name="l00568"></a>00568 <span class="preprocessor">  #define REG_XDMAC_CUBC11    (*(__IO uint32_t*)0x40078330U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 11) */</span>
<a name="l00569"></a>00569 <span class="preprocessor">  #define REG_XDMAC_CBC11     (*(__IO uint32_t*)0x40078334U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 11) */</span>
<a name="l00570"></a>00570 <span class="preprocessor">  #define REG_XDMAC_CC11      (*(__IO uint32_t*)0x40078338U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 11) */</span>
<a name="l00571"></a>00571 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP11 (*(__IO uint32_t*)0x4007833CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 11) */</span>
<a name="l00572"></a>00572 <span class="preprocessor">  #define REG_XDMAC_CSUS11    (*(__IO uint32_t*)0x40078340U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 11) */</span>
<a name="l00573"></a>00573 <span class="preprocessor">  #define REG_XDMAC_CDUS11    (*(__IO uint32_t*)0x40078344U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 11) */</span>
<a name="l00574"></a>00574 <span class="preprocessor">  #define REG_XDMAC_CIE12     (*(__O  uint32_t*)0x40078350U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 12) */</span>
<a name="l00575"></a>00575 <span class="preprocessor">  #define REG_XDMAC_CID12     (*(__O  uint32_t*)0x40078354U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 12) */</span>
<a name="l00576"></a>00576 <span class="preprocessor">  #define REG_XDMAC_CIM12     (*(__O  uint32_t*)0x40078358U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 12) */</span>
<a name="l00577"></a>00577 <span class="preprocessor">  #define REG_XDMAC_CIS12     (*(__I  uint32_t*)0x4007835CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 12) */</span>
<a name="l00578"></a>00578 <span class="preprocessor">  #define REG_XDMAC_CSA12     (*(__IO uint32_t*)0x40078360U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 12) */</span>
<a name="l00579"></a>00579 <span class="preprocessor">  #define REG_XDMAC_CDA12     (*(__IO uint32_t*)0x40078364U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 12) */</span>
<a name="l00580"></a>00580 <span class="preprocessor">  #define REG_XDMAC_CNDA12    (*(__IO uint32_t*)0x40078368U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 12) */</span>
<a name="l00581"></a>00581 <span class="preprocessor">  #define REG_XDMAC_CNDC12    (*(__IO uint32_t*)0x4007836CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 12) */</span>
<a name="l00582"></a>00582 <span class="preprocessor">  #define REG_XDMAC_CUBC12    (*(__IO uint32_t*)0x40078370U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 12) */</span>
<a name="l00583"></a>00583 <span class="preprocessor">  #define REG_XDMAC_CBC12     (*(__IO uint32_t*)0x40078374U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 12) */</span>
<a name="l00584"></a>00584 <span class="preprocessor">  #define REG_XDMAC_CC12      (*(__IO uint32_t*)0x40078378U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 12) */</span>
<a name="l00585"></a>00585 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP12 (*(__IO uint32_t*)0x4007837CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 12) */</span>
<a name="l00586"></a>00586 <span class="preprocessor">  #define REG_XDMAC_CSUS12    (*(__IO uint32_t*)0x40078380U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 12) */</span>
<a name="l00587"></a>00587 <span class="preprocessor">  #define REG_XDMAC_CDUS12    (*(__IO uint32_t*)0x40078384U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 12) */</span>
<a name="l00588"></a>00588 <span class="preprocessor">  #define REG_XDMAC_CIE13     (*(__O  uint32_t*)0x40078390U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 13) */</span>
<a name="l00589"></a>00589 <span class="preprocessor">  #define REG_XDMAC_CID13     (*(__O  uint32_t*)0x40078394U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 13) */</span>
<a name="l00590"></a>00590 <span class="preprocessor">  #define REG_XDMAC_CIM13     (*(__O  uint32_t*)0x40078398U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 13) */</span>
<a name="l00591"></a>00591 <span class="preprocessor">  #define REG_XDMAC_CIS13     (*(__I  uint32_t*)0x4007839CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 13) */</span>
<a name="l00592"></a>00592 <span class="preprocessor">  #define REG_XDMAC_CSA13     (*(__IO uint32_t*)0x400783A0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 13) */</span>
<a name="l00593"></a>00593 <span class="preprocessor">  #define REG_XDMAC_CDA13     (*(__IO uint32_t*)0x400783A4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 13) */</span>
<a name="l00594"></a>00594 <span class="preprocessor">  #define REG_XDMAC_CNDA13    (*(__IO uint32_t*)0x400783A8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 13) */</span>
<a name="l00595"></a>00595 <span class="preprocessor">  #define REG_XDMAC_CNDC13    (*(__IO uint32_t*)0x400783ACU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 13) */</span>
<a name="l00596"></a>00596 <span class="preprocessor">  #define REG_XDMAC_CUBC13    (*(__IO uint32_t*)0x400783B0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 13) */</span>
<a name="l00597"></a>00597 <span class="preprocessor">  #define REG_XDMAC_CBC13     (*(__IO uint32_t*)0x400783B4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 13) */</span>
<a name="l00598"></a>00598 <span class="preprocessor">  #define REG_XDMAC_CC13      (*(__IO uint32_t*)0x400783B8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 13) */</span>
<a name="l00599"></a>00599 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP13 (*(__IO uint32_t*)0x400783BCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 13) */</span>
<a name="l00600"></a>00600 <span class="preprocessor">  #define REG_XDMAC_CSUS13    (*(__IO uint32_t*)0x400783C0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 13) */</span>
<a name="l00601"></a>00601 <span class="preprocessor">  #define REG_XDMAC_CDUS13    (*(__IO uint32_t*)0x400783C4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 13) */</span>
<a name="l00602"></a>00602 <span class="preprocessor">  #define REG_XDMAC_CIE14     (*(__O  uint32_t*)0x400783D0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 14) */</span>
<a name="l00603"></a>00603 <span class="preprocessor">  #define REG_XDMAC_CID14     (*(__O  uint32_t*)0x400783D4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 14) */</span>
<a name="l00604"></a>00604 <span class="preprocessor">  #define REG_XDMAC_CIM14     (*(__O  uint32_t*)0x400783D8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 14) */</span>
<a name="l00605"></a>00605 <span class="preprocessor">  #define REG_XDMAC_CIS14     (*(__I  uint32_t*)0x400783DCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 14) */</span>
<a name="l00606"></a>00606 <span class="preprocessor">  #define REG_XDMAC_CSA14     (*(__IO uint32_t*)0x400783E0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 14) */</span>
<a name="l00607"></a>00607 <span class="preprocessor">  #define REG_XDMAC_CDA14     (*(__IO uint32_t*)0x400783E4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 14) */</span>
<a name="l00608"></a>00608 <span class="preprocessor">  #define REG_XDMAC_CNDA14    (*(__IO uint32_t*)0x400783E8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 14) */</span>
<a name="l00609"></a>00609 <span class="preprocessor">  #define REG_XDMAC_CNDC14    (*(__IO uint32_t*)0x400783ECU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 14) */</span>
<a name="l00610"></a>00610 <span class="preprocessor">  #define REG_XDMAC_CUBC14    (*(__IO uint32_t*)0x400783F0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 14) */</span>
<a name="l00611"></a>00611 <span class="preprocessor">  #define REG_XDMAC_CBC14     (*(__IO uint32_t*)0x400783F4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 14) */</span>
<a name="l00612"></a>00612 <span class="preprocessor">  #define REG_XDMAC_CC14      (*(__IO uint32_t*)0x400783F8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 14) */</span>
<a name="l00613"></a>00613 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP14 (*(__IO uint32_t*)0x400783FCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 14) */</span>
<a name="l00614"></a>00614 <span class="preprocessor">  #define REG_XDMAC_CSUS14    (*(__IO uint32_t*)0x40078400U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 14) */</span>
<a name="l00615"></a>00615 <span class="preprocessor">  #define REG_XDMAC_CDUS14    (*(__IO uint32_t*)0x40078404U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 14) */</span>
<a name="l00616"></a>00616 <span class="preprocessor">  #define REG_XDMAC_CIE15     (*(__O  uint32_t*)0x40078410U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 15) */</span>
<a name="l00617"></a>00617 <span class="preprocessor">  #define REG_XDMAC_CID15     (*(__O  uint32_t*)0x40078414U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 15) */</span>
<a name="l00618"></a>00618 <span class="preprocessor">  #define REG_XDMAC_CIM15     (*(__O  uint32_t*)0x40078418U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 15) */</span>
<a name="l00619"></a>00619 <span class="preprocessor">  #define REG_XDMAC_CIS15     (*(__I  uint32_t*)0x4007841CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 15) */</span>
<a name="l00620"></a>00620 <span class="preprocessor">  #define REG_XDMAC_CSA15     (*(__IO uint32_t*)0x40078420U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 15) */</span>
<a name="l00621"></a>00621 <span class="preprocessor">  #define REG_XDMAC_CDA15     (*(__IO uint32_t*)0x40078424U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 15) */</span>
<a name="l00622"></a>00622 <span class="preprocessor">  #define REG_XDMAC_CNDA15    (*(__IO uint32_t*)0x40078428U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 15) */</span>
<a name="l00623"></a>00623 <span class="preprocessor">  #define REG_XDMAC_CNDC15    (*(__IO uint32_t*)0x4007842CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 15) */</span>
<a name="l00624"></a>00624 <span class="preprocessor">  #define REG_XDMAC_CUBC15    (*(__IO uint32_t*)0x40078430U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 15) */</span>
<a name="l00625"></a>00625 <span class="preprocessor">  #define REG_XDMAC_CBC15     (*(__IO uint32_t*)0x40078434U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 15) */</span>
<a name="l00626"></a>00626 <span class="preprocessor">  #define REG_XDMAC_CC15      (*(__IO uint32_t*)0x40078438U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 15) */</span>
<a name="l00627"></a>00627 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP15 (*(__IO uint32_t*)0x4007843CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 15) */</span>
<a name="l00628"></a>00628 <span class="preprocessor">  #define REG_XDMAC_CSUS15    (*(__IO uint32_t*)0x40078440U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 15) */</span>
<a name="l00629"></a>00629 <span class="preprocessor">  #define REG_XDMAC_CDUS15    (*(__IO uint32_t*)0x40078444U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 15) */</span>
<a name="l00630"></a>00630 <span class="preprocessor">  #define REG_XDMAC_CIE16     (*(__O  uint32_t*)0x40078450U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 16) */</span>
<a name="l00631"></a>00631 <span class="preprocessor">  #define REG_XDMAC_CID16     (*(__O  uint32_t*)0x40078454U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 16) */</span>
<a name="l00632"></a>00632 <span class="preprocessor">  #define REG_XDMAC_CIM16     (*(__O  uint32_t*)0x40078458U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 16) */</span>
<a name="l00633"></a>00633 <span class="preprocessor">  #define REG_XDMAC_CIS16     (*(__I  uint32_t*)0x4007845CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 16) */</span>
<a name="l00634"></a>00634 <span class="preprocessor">  #define REG_XDMAC_CSA16     (*(__IO uint32_t*)0x40078460U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 16) */</span>
<a name="l00635"></a>00635 <span class="preprocessor">  #define REG_XDMAC_CDA16     (*(__IO uint32_t*)0x40078464U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 16) */</span>
<a name="l00636"></a>00636 <span class="preprocessor">  #define REG_XDMAC_CNDA16    (*(__IO uint32_t*)0x40078468U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 16) */</span>
<a name="l00637"></a>00637 <span class="preprocessor">  #define REG_XDMAC_CNDC16    (*(__IO uint32_t*)0x4007846CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 16) */</span>
<a name="l00638"></a>00638 <span class="preprocessor">  #define REG_XDMAC_CUBC16    (*(__IO uint32_t*)0x40078470U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 16) */</span>
<a name="l00639"></a>00639 <span class="preprocessor">  #define REG_XDMAC_CBC16     (*(__IO uint32_t*)0x40078474U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 16) */</span>
<a name="l00640"></a>00640 <span class="preprocessor">  #define REG_XDMAC_CC16      (*(__IO uint32_t*)0x40078478U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 16) */</span>
<a name="l00641"></a>00641 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP16 (*(__IO uint32_t*)0x4007847CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 16) */</span>
<a name="l00642"></a>00642 <span class="preprocessor">  #define REG_XDMAC_CSUS16    (*(__IO uint32_t*)0x40078480U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 16) */</span>
<a name="l00643"></a>00643 <span class="preprocessor">  #define REG_XDMAC_CDUS16    (*(__IO uint32_t*)0x40078484U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 16) */</span>
<a name="l00644"></a>00644 <span class="preprocessor">  #define REG_XDMAC_CIE17     (*(__O  uint32_t*)0x40078490U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 17) */</span>
<a name="l00645"></a>00645 <span class="preprocessor">  #define REG_XDMAC_CID17     (*(__O  uint32_t*)0x40078494U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 17) */</span>
<a name="l00646"></a>00646 <span class="preprocessor">  #define REG_XDMAC_CIM17     (*(__O  uint32_t*)0x40078498U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 17) */</span>
<a name="l00647"></a>00647 <span class="preprocessor">  #define REG_XDMAC_CIS17     (*(__I  uint32_t*)0x4007849CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 17) */</span>
<a name="l00648"></a>00648 <span class="preprocessor">  #define REG_XDMAC_CSA17     (*(__IO uint32_t*)0x400784A0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 17) */</span>
<a name="l00649"></a>00649 <span class="preprocessor">  #define REG_XDMAC_CDA17     (*(__IO uint32_t*)0x400784A4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 17) */</span>
<a name="l00650"></a>00650 <span class="preprocessor">  #define REG_XDMAC_CNDA17    (*(__IO uint32_t*)0x400784A8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 17) */</span>
<a name="l00651"></a>00651 <span class="preprocessor">  #define REG_XDMAC_CNDC17    (*(__IO uint32_t*)0x400784ACU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 17) */</span>
<a name="l00652"></a>00652 <span class="preprocessor">  #define REG_XDMAC_CUBC17    (*(__IO uint32_t*)0x400784B0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 17) */</span>
<a name="l00653"></a>00653 <span class="preprocessor">  #define REG_XDMAC_CBC17     (*(__IO uint32_t*)0x400784B4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 17) */</span>
<a name="l00654"></a>00654 <span class="preprocessor">  #define REG_XDMAC_CC17      (*(__IO uint32_t*)0x400784B8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 17) */</span>
<a name="l00655"></a>00655 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP17 (*(__IO uint32_t*)0x400784BCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 17) */</span>
<a name="l00656"></a>00656 <span class="preprocessor">  #define REG_XDMAC_CSUS17    (*(__IO uint32_t*)0x400784C0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 17) */</span>
<a name="l00657"></a>00657 <span class="preprocessor">  #define REG_XDMAC_CDUS17    (*(__IO uint32_t*)0x400784C4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 17) */</span>
<a name="l00658"></a>00658 <span class="preprocessor">  #define REG_XDMAC_CIE18     (*(__O  uint32_t*)0x400784D0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 18) */</span>
<a name="l00659"></a>00659 <span class="preprocessor">  #define REG_XDMAC_CID18     (*(__O  uint32_t*)0x400784D4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 18) */</span>
<a name="l00660"></a>00660 <span class="preprocessor">  #define REG_XDMAC_CIM18     (*(__O  uint32_t*)0x400784D8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 18) */</span>
<a name="l00661"></a>00661 <span class="preprocessor">  #define REG_XDMAC_CIS18     (*(__I  uint32_t*)0x400784DCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 18) */</span>
<a name="l00662"></a>00662 <span class="preprocessor">  #define REG_XDMAC_CSA18     (*(__IO uint32_t*)0x400784E0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 18) */</span>
<a name="l00663"></a>00663 <span class="preprocessor">  #define REG_XDMAC_CDA18     (*(__IO uint32_t*)0x400784E4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 18) */</span>
<a name="l00664"></a>00664 <span class="preprocessor">  #define REG_XDMAC_CNDA18    (*(__IO uint32_t*)0x400784E8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 18) */</span>
<a name="l00665"></a>00665 <span class="preprocessor">  #define REG_XDMAC_CNDC18    (*(__IO uint32_t*)0x400784ECU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 18) */</span>
<a name="l00666"></a>00666 <span class="preprocessor">  #define REG_XDMAC_CUBC18    (*(__IO uint32_t*)0x400784F0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 18) */</span>
<a name="l00667"></a>00667 <span class="preprocessor">  #define REG_XDMAC_CBC18     (*(__IO uint32_t*)0x400784F4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 18) */</span>
<a name="l00668"></a>00668 <span class="preprocessor">  #define REG_XDMAC_CC18      (*(__IO uint32_t*)0x400784F8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 18) */</span>
<a name="l00669"></a>00669 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP18 (*(__IO uint32_t*)0x400784FCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 18) */</span>
<a name="l00670"></a>00670 <span class="preprocessor">  #define REG_XDMAC_CSUS18    (*(__IO uint32_t*)0x40078500U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 18) */</span>
<a name="l00671"></a>00671 <span class="preprocessor">  #define REG_XDMAC_CDUS18    (*(__IO uint32_t*)0x40078504U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 18) */</span>
<a name="l00672"></a>00672 <span class="preprocessor">  #define REG_XDMAC_CIE19     (*(__O  uint32_t*)0x40078510U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 19) */</span>
<a name="l00673"></a>00673 <span class="preprocessor">  #define REG_XDMAC_CID19     (*(__O  uint32_t*)0x40078514U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 19) */</span>
<a name="l00674"></a>00674 <span class="preprocessor">  #define REG_XDMAC_CIM19     (*(__O  uint32_t*)0x40078518U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 19) */</span>
<a name="l00675"></a>00675 <span class="preprocessor">  #define REG_XDMAC_CIS19     (*(__I  uint32_t*)0x4007851CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 19) */</span>
<a name="l00676"></a>00676 <span class="preprocessor">  #define REG_XDMAC_CSA19     (*(__IO uint32_t*)0x40078520U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 19) */</span>
<a name="l00677"></a>00677 <span class="preprocessor">  #define REG_XDMAC_CDA19     (*(__IO uint32_t*)0x40078524U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 19) */</span>
<a name="l00678"></a>00678 <span class="preprocessor">  #define REG_XDMAC_CNDA19    (*(__IO uint32_t*)0x40078528U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 19) */</span>
<a name="l00679"></a>00679 <span class="preprocessor">  #define REG_XDMAC_CNDC19    (*(__IO uint32_t*)0x4007852CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 19) */</span>
<a name="l00680"></a>00680 <span class="preprocessor">  #define REG_XDMAC_CUBC19    (*(__IO uint32_t*)0x40078530U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 19) */</span>
<a name="l00681"></a>00681 <span class="preprocessor">  #define REG_XDMAC_CBC19     (*(__IO uint32_t*)0x40078534U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 19) */</span>
<a name="l00682"></a>00682 <span class="preprocessor">  #define REG_XDMAC_CC19      (*(__IO uint32_t*)0x40078538U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 19) */</span>
<a name="l00683"></a>00683 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP19 (*(__IO uint32_t*)0x4007853CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 19) */</span>
<a name="l00684"></a>00684 <span class="preprocessor">  #define REG_XDMAC_CSUS19    (*(__IO uint32_t*)0x40078540U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 19) */</span>
<a name="l00685"></a>00685 <span class="preprocessor">  #define REG_XDMAC_CDUS19    (*(__IO uint32_t*)0x40078544U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 19) */</span>
<a name="l00686"></a>00686 <span class="preprocessor">  #define REG_XDMAC_CIE20     (*(__O  uint32_t*)0x40078550U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 20) */</span>
<a name="l00687"></a>00687 <span class="preprocessor">  #define REG_XDMAC_CID20     (*(__O  uint32_t*)0x40078554U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 20) */</span>
<a name="l00688"></a>00688 <span class="preprocessor">  #define REG_XDMAC_CIM20     (*(__O  uint32_t*)0x40078558U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 20) */</span>
<a name="l00689"></a>00689 <span class="preprocessor">  #define REG_XDMAC_CIS20     (*(__I  uint32_t*)0x4007855CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 20) */</span>
<a name="l00690"></a>00690 <span class="preprocessor">  #define REG_XDMAC_CSA20     (*(__IO uint32_t*)0x40078560U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 20) */</span>
<a name="l00691"></a>00691 <span class="preprocessor">  #define REG_XDMAC_CDA20     (*(__IO uint32_t*)0x40078564U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 20) */</span>
<a name="l00692"></a>00692 <span class="preprocessor">  #define REG_XDMAC_CNDA20    (*(__IO uint32_t*)0x40078568U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 20) */</span>
<a name="l00693"></a>00693 <span class="preprocessor">  #define REG_XDMAC_CNDC20    (*(__IO uint32_t*)0x4007856CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 20) */</span>
<a name="l00694"></a>00694 <span class="preprocessor">  #define REG_XDMAC_CUBC20    (*(__IO uint32_t*)0x40078570U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 20) */</span>
<a name="l00695"></a>00695 <span class="preprocessor">  #define REG_XDMAC_CBC20     (*(__IO uint32_t*)0x40078574U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 20) */</span>
<a name="l00696"></a>00696 <span class="preprocessor">  #define REG_XDMAC_CC20      (*(__IO uint32_t*)0x40078578U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 20) */</span>
<a name="l00697"></a>00697 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP20 (*(__IO uint32_t*)0x4007857CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 20) */</span>
<a name="l00698"></a>00698 <span class="preprocessor">  #define REG_XDMAC_CSUS20    (*(__IO uint32_t*)0x40078580U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 20) */</span>
<a name="l00699"></a>00699 <span class="preprocessor">  #define REG_XDMAC_CDUS20    (*(__IO uint32_t*)0x40078584U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 20) */</span>
<a name="l00700"></a>00700 <span class="preprocessor">  #define REG_XDMAC_CIE21     (*(__O  uint32_t*)0x40078590U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 21) */</span>
<a name="l00701"></a>00701 <span class="preprocessor">  #define REG_XDMAC_CID21     (*(__O  uint32_t*)0x40078594U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 21) */</span>
<a name="l00702"></a>00702 <span class="preprocessor">  #define REG_XDMAC_CIM21     (*(__O  uint32_t*)0x40078598U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 21) */</span>
<a name="l00703"></a>00703 <span class="preprocessor">  #define REG_XDMAC_CIS21     (*(__I  uint32_t*)0x4007859CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 21) */</span>
<a name="l00704"></a>00704 <span class="preprocessor">  #define REG_XDMAC_CSA21     (*(__IO uint32_t*)0x400785A0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 21) */</span>
<a name="l00705"></a>00705 <span class="preprocessor">  #define REG_XDMAC_CDA21     (*(__IO uint32_t*)0x400785A4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 21) */</span>
<a name="l00706"></a>00706 <span class="preprocessor">  #define REG_XDMAC_CNDA21    (*(__IO uint32_t*)0x400785A8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 21) */</span>
<a name="l00707"></a>00707 <span class="preprocessor">  #define REG_XDMAC_CNDC21    (*(__IO uint32_t*)0x400785ACU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 21) */</span>
<a name="l00708"></a>00708 <span class="preprocessor">  #define REG_XDMAC_CUBC21    (*(__IO uint32_t*)0x400785B0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 21) */</span>
<a name="l00709"></a>00709 <span class="preprocessor">  #define REG_XDMAC_CBC21     (*(__IO uint32_t*)0x400785B4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 21) */</span>
<a name="l00710"></a>00710 <span class="preprocessor">  #define REG_XDMAC_CC21      (*(__IO uint32_t*)0x400785B8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 21) */</span>
<a name="l00711"></a>00711 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP21 (*(__IO uint32_t*)0x400785BCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 21) */</span>
<a name="l00712"></a>00712 <span class="preprocessor">  #define REG_XDMAC_CSUS21    (*(__IO uint32_t*)0x400785C0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 21) */</span>
<a name="l00713"></a>00713 <span class="preprocessor">  #define REG_XDMAC_CDUS21    (*(__IO uint32_t*)0x400785C4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 21) */</span>
<a name="l00714"></a>00714 <span class="preprocessor">  #define REG_XDMAC_CIE22     (*(__O  uint32_t*)0x400785D0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 22) */</span>
<a name="l00715"></a>00715 <span class="preprocessor">  #define REG_XDMAC_CID22     (*(__O  uint32_t*)0x400785D4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 22) */</span>
<a name="l00716"></a>00716 <span class="preprocessor">  #define REG_XDMAC_CIM22     (*(__O  uint32_t*)0x400785D8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 22) */</span>
<a name="l00717"></a>00717 <span class="preprocessor">  #define REG_XDMAC_CIS22     (*(__I  uint32_t*)0x400785DCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 22) */</span>
<a name="l00718"></a>00718 <span class="preprocessor">  #define REG_XDMAC_CSA22     (*(__IO uint32_t*)0x400785E0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 22) */</span>
<a name="l00719"></a>00719 <span class="preprocessor">  #define REG_XDMAC_CDA22     (*(__IO uint32_t*)0x400785E4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 22) */</span>
<a name="l00720"></a>00720 <span class="preprocessor">  #define REG_XDMAC_CNDA22    (*(__IO uint32_t*)0x400785E8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 22) */</span>
<a name="l00721"></a>00721 <span class="preprocessor">  #define REG_XDMAC_CNDC22    (*(__IO uint32_t*)0x400785ECU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 22) */</span>
<a name="l00722"></a>00722 <span class="preprocessor">  #define REG_XDMAC_CUBC22    (*(__IO uint32_t*)0x400785F0U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 22) */</span>
<a name="l00723"></a>00723 <span class="preprocessor">  #define REG_XDMAC_CBC22     (*(__IO uint32_t*)0x400785F4U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 22) */</span>
<a name="l00724"></a>00724 <span class="preprocessor">  #define REG_XDMAC_CC22      (*(__IO uint32_t*)0x400785F8U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 22) */</span>
<a name="l00725"></a>00725 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP22 (*(__IO uint32_t*)0x400785FCU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 22) */</span>
<a name="l00726"></a>00726 <span class="preprocessor">  #define REG_XDMAC_CSUS22    (*(__IO uint32_t*)0x40078600U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 22) */</span>
<a name="l00727"></a>00727 <span class="preprocessor">  #define REG_XDMAC_CDUS22    (*(__IO uint32_t*)0x40078604U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 22) */</span>
<a name="l00728"></a>00728 <span class="preprocessor">  #define REG_XDMAC_CIE23     (*(__O  uint32_t*)0x40078610U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Enable Register (chid = 23) */</span>
<a name="l00729"></a>00729 <span class="preprocessor">  #define REG_XDMAC_CID23     (*(__O  uint32_t*)0x40078614U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Disable Register (chid = 23) */</span>
<a name="l00730"></a>00730 <span class="preprocessor">  #define REG_XDMAC_CIM23     (*(__O  uint32_t*)0x40078618U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Mask Register (chid = 23) */</span>
<a name="l00731"></a>00731 <span class="preprocessor">  #define REG_XDMAC_CIS23     (*(__I  uint32_t*)0x4007861CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Interrupt Status Register (chid = 23) */</span>
<a name="l00732"></a>00732 <span class="preprocessor">  #define REG_XDMAC_CSA23     (*(__IO uint32_t*)0x40078620U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Address Register (chid = 23) */</span>
<a name="l00733"></a>00733 <span class="preprocessor">  #define REG_XDMAC_CDA23     (*(__IO uint32_t*)0x40078624U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Address Register (chid = 23) */</span>
<a name="l00734"></a>00734 <span class="preprocessor">  #define REG_XDMAC_CNDA23    (*(__IO uint32_t*)0x40078628U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Address Register (chid = 23) */</span>
<a name="l00735"></a>00735 <span class="preprocessor">  #define REG_XDMAC_CNDC23    (*(__IO uint32_t*)0x4007862CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Next Descriptor Control Register (chid = 23) */</span>
<a name="l00736"></a>00736 <span class="preprocessor">  #define REG_XDMAC_CUBC23    (*(__IO uint32_t*)0x40078630U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Microblock Control Register (chid = 23) */</span>
<a name="l00737"></a>00737 <span class="preprocessor">  #define REG_XDMAC_CBC23     (*(__IO uint32_t*)0x40078634U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Block Control Register (chid = 23) */</span>
<a name="l00738"></a>00738 <span class="preprocessor">  #define REG_XDMAC_CC23      (*(__IO uint32_t*)0x40078638U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Configuration Register (chid = 23) */</span>
<a name="l00739"></a>00739 <span class="preprocessor">  #define REG_XDMAC_CDS_MSP23 (*(__IO uint32_t*)0x4007863CU) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Data Stride Memory Set Pattern (chid = 23) */</span>
<a name="l00740"></a>00740 <span class="preprocessor">  #define REG_XDMAC_CSUS23    (*(__IO uint32_t*)0x40078640U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Source Microblock Stride (chid = 23) */</span>
<a name="l00741"></a>00741 <span class="preprocessor">  #define REG_XDMAC_CDUS23    (*(__IO uint32_t*)0x40078644U) </span><span class="comment">/**&lt; \brief (XDMAC) Channel Destination Microblock Stride (chid = 23) */</span>
<a name="l00742"></a>00742 <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00743"></a>00743 
<a name="l00744"></a>00744 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_XDMAC_INSTANCE_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
