/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Aug  4 16:37:52 2010
 *                 MD5 Checksum         27c5a1259680e8176595e9e88d9958c6
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_XPT_FE_H__
#define BCHP_XPT_FE_H__

/***************************************************************************
 *XPT_FE - XPT FRONTEND Control Registers
 ***************************************************************************/
#define BCHP_XPT_FE_FE_CTRL                      0x00744000 /* Data Transport Front-End Control Register */
#define BCHP_XPT_FE_INTR_STATUS_REG              0x00744010 /* Reserved register */
#define BCHP_XPT_FE_INTR_STATUS_REG_EN           0x00744014 /* Reserved register */
#define BCHP_XPT_FE_MAX_PID_CHANNEL              0x0074401c /* Maximum Pid Channel number register */
#define BCHP_XPT_FE_PWR_CTRL                     0x00744020 /* Reserved register */
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL          0x00744138 /* Reserved register */
#define BCHP_XPT_FE_PSG_CFG                      0x00744300 /* Passage Config Register */
#define BCHP_XPT_FE_PSG_RESET0                   0x0074431c /* Passage Per PID Reset for Secondary PID Channels 0-31 Register */
#define BCHP_XPT_FE_PSG_RESET1                   0x00744320 /* Passage Per PID Reset for Secondary PID Channels 32-63 Register */
#define BCHP_XPT_FE_PSG_PR_ERR0                  0x00744374 /* Passage Per PID Protocol Error for PID Channels 0-31 Register */
#define BCHP_XPT_FE_PSG_PR_ERR1                  0x00744378 /* Passage Per PID Protocol Error for PID Channels 32-63 Register */
#define BCHP_XPT_FE_PSG_PR_ERR_EN0               0x00744394 /* Passage Per PID Protocol Error Enable for PID Channels 0-31 Register */
#define BCHP_XPT_FE_PSG_PR_ERR_EN1               0x00744398 /* Passage Per PID Protocol Error Enable for PID Channels 32-63 Register */
#define BCHP_XPT_FE_SCC_ERROR0                   0x007443b4 /* Per PID Secondary CC Error for PID Channels 0-31 Register */
#define BCHP_XPT_FE_SCC_ERROR1                   0x007443b8 /* Per PID Secondary CC Error for PID Channels 32-63 Register */
#define BCHP_XPT_FE_PCC_ERROR0                   0x007443d4 /* Per PID Primary CC Error for PID Channels 0-31 Register */
#define BCHP_XPT_FE_PCC_ERROR1                   0x007443d8 /* Per PID Primary CC Error for PID Channels 32-63 Register */
#define BCHP_XPT_FE_PID_ERR_SNIFFER              0x007443f4 /* PID Error Sniffer Register */
#define BCHP_XPT_FE_TV_STATUS_0                  0x00744504 /* TV Status_0 */
#define BCHP_XPT_FE_TV_STATUS_1                  0x00744508 /* TV Status_1 */

/***************************************************************************
 *FE_CTRL - Data Transport Front-End Control Register
 ***************************************************************************/
/* XPT_FE :: FE_CTRL :: reserved0 [31:01] */
#define BCHP_XPT_FE_FE_CTRL_reserved0_MASK                         0xfffffffe
#define BCHP_XPT_FE_FE_CTRL_reserved0_SHIFT                        1

/* XPT_FE :: FE_CTRL :: ERROR_INT_TEST_MODE [00:00] */
#define BCHP_XPT_FE_FE_CTRL_ERROR_INT_TEST_MODE_MASK               0x00000001
#define BCHP_XPT_FE_FE_CTRL_ERROR_INT_TEST_MODE_SHIFT              0

/***************************************************************************
 *INTR_STATUS_REG - Reserved register
 ***************************************************************************/
/* XPT_FE :: INTR_STATUS_REG :: reserved0 [31:31] */
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved0_MASK                 0x80000000
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved0_SHIFT                31

/* XPT_FE :: INTR_STATUS_REG :: MPOD_BUFFER_OVFL_ERR [30:30] */
#define BCHP_XPT_FE_INTR_STATUS_REG_MPOD_BUFFER_OVFL_ERR_MASK      0x40000000
#define BCHP_XPT_FE_INTR_STATUS_REG_MPOD_BUFFER_OVFL_ERR_SHIFT     30

/* XPT_FE :: INTR_STATUS_REG :: PSG_PROTOCOL_ERROR [29:29] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PSG_PROTOCOL_ERROR_MASK        0x20000000
#define BCHP_XPT_FE_INTR_STATUS_REG_PSG_PROTOCOL_ERROR_SHIFT       29

/* XPT_FE :: INTR_STATUS_REG :: INPUT_BUFFER_OVFL_ERR [28:28] */
#define BCHP_XPT_FE_INTR_STATUS_REG_INPUT_BUFFER_OVFL_ERR_MASK     0x10000000
#define BCHP_XPT_FE_INTR_STATUS_REG_INPUT_BUFFER_OVFL_ERR_SHIFT    28

/* XPT_FE :: INTR_STATUS_REG :: reserved1 [27:27] */
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved1_MASK                 0x08000000
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved1_SHIFT                27

/* XPT_FE :: INTR_STATUS_REG :: PARSER5_SEC_CC_ERROR [26:26] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_SEC_CC_ERROR_MASK      0x04000000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_SEC_CC_ERROR_SHIFT     26

/* XPT_FE :: INTR_STATUS_REG :: PARSER4_SEC_CC_ERROR [25:25] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_SEC_CC_ERROR_MASK      0x02000000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_SEC_CC_ERROR_SHIFT     25

/* XPT_FE :: INTR_STATUS_REG :: PARSER3_SEC_CC_ERROR [24:24] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_SEC_CC_ERROR_MASK      0x01000000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_SEC_CC_ERROR_SHIFT     24

/* XPT_FE :: INTR_STATUS_REG :: PARSER2_SEC_CC_ERROR [23:23] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_SEC_CC_ERROR_MASK      0x00800000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_SEC_CC_ERROR_SHIFT     23

/* XPT_FE :: INTR_STATUS_REG :: PARSER1_SEC_CC_ERROR [22:22] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_SEC_CC_ERROR_MASK      0x00400000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_SEC_CC_ERROR_SHIFT     22

/* XPT_FE :: INTR_STATUS_REG :: PARSER0_SEC_CC_ERROR [21:21] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_SEC_CC_ERROR_MASK      0x00200000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_SEC_CC_ERROR_SHIFT     21

/* XPT_FE :: INTR_STATUS_REG :: reserved2 [20:20] */
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved2_MASK                 0x00100000
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved2_SHIFT                20

/* XPT_FE :: INTR_STATUS_REG :: PARSER5_CONTINUITY_ERROR [19:19] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_CONTINUITY_ERROR_MASK  0x00080000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_CONTINUITY_ERROR_SHIFT 19

/* XPT_FE :: INTR_STATUS_REG :: PARSER4_CONTINUITY_ERROR [18:18] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_CONTINUITY_ERROR_MASK  0x00040000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_CONTINUITY_ERROR_SHIFT 18

/* XPT_FE :: INTR_STATUS_REG :: PARSER3_CONTINUITY_ERROR [17:17] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_CONTINUITY_ERROR_MASK  0x00020000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_CONTINUITY_ERROR_SHIFT 17

/* XPT_FE :: INTR_STATUS_REG :: PARSER2_CONTINUITY_ERROR [16:16] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_CONTINUITY_ERROR_MASK  0x00010000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_CONTINUITY_ERROR_SHIFT 16

/* XPT_FE :: INTR_STATUS_REG :: PARSER1_CONTINUITY_ERROR [15:15] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_CONTINUITY_ERROR_MASK  0x00008000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_CONTINUITY_ERROR_SHIFT 15

/* XPT_FE :: INTR_STATUS_REG :: PARSER0_CONTINUITY_ERROR [14:14] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_CONTINUITY_ERROR_MASK  0x00004000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_CONTINUITY_ERROR_SHIFT 14

/* XPT_FE :: INTR_STATUS_REG :: reserved3 [13:13] */
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved3_MASK                 0x00002000
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved3_SHIFT                13

/* XPT_FE :: INTR_STATUS_REG :: PARSER5_TRANSPORT_ERROR [12:12] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_TRANSPORT_ERROR_MASK   0x00001000
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_TRANSPORT_ERROR_SHIFT  12

/* XPT_FE :: INTR_STATUS_REG :: PARSER4_TRANSPORT_ERROR [11:11] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_TRANSPORT_ERROR_MASK   0x00000800
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_TRANSPORT_ERROR_SHIFT  11

/* XPT_FE :: INTR_STATUS_REG :: PARSER3_TRANSPORT_ERROR [10:10] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_TRANSPORT_ERROR_MASK   0x00000400
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_TRANSPORT_ERROR_SHIFT  10

/* XPT_FE :: INTR_STATUS_REG :: PARSER2_TRANSPORT_ERROR [09:09] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_TRANSPORT_ERROR_MASK   0x00000200
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_TRANSPORT_ERROR_SHIFT  9

/* XPT_FE :: INTR_STATUS_REG :: PARSER1_TRANSPORT_ERROR [08:08] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_TRANSPORT_ERROR_MASK   0x00000100
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_TRANSPORT_ERROR_SHIFT  8

/* XPT_FE :: INTR_STATUS_REG :: PARSER0_TRANSPORT_ERROR [07:07] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_TRANSPORT_ERROR_MASK   0x00000080
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_TRANSPORT_ERROR_SHIFT  7

/* XPT_FE :: INTR_STATUS_REG :: reserved4 [06:06] */
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved4_MASK                 0x00000040
#define BCHP_XPT_FE_INTR_STATUS_REG_reserved4_SHIFT                6

/* XPT_FE :: INTR_STATUS_REG :: PARSER5_LENGTH_ERROR [05:05] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_LENGTH_ERROR_MASK      0x00000020
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER5_LENGTH_ERROR_SHIFT     5

/* XPT_FE :: INTR_STATUS_REG :: PARSER4_LENGTH_ERROR [04:04] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_LENGTH_ERROR_MASK      0x00000010
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER4_LENGTH_ERROR_SHIFT     4

/* XPT_FE :: INTR_STATUS_REG :: PARSER3_LENGTH_ERROR [03:03] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_LENGTH_ERROR_MASK      0x00000008
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER3_LENGTH_ERROR_SHIFT     3

/* XPT_FE :: INTR_STATUS_REG :: PARSER2_LENGTH_ERROR [02:02] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_LENGTH_ERROR_MASK      0x00000004
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER2_LENGTH_ERROR_SHIFT     2

/* XPT_FE :: INTR_STATUS_REG :: PARSER1_LENGTH_ERROR [01:01] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_LENGTH_ERROR_MASK      0x00000002
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER1_LENGTH_ERROR_SHIFT     1

/* XPT_FE :: INTR_STATUS_REG :: PARSER0_LENGTH_ERROR [00:00] */
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_LENGTH_ERROR_MASK      0x00000001
#define BCHP_XPT_FE_INTR_STATUS_REG_PARSER0_LENGTH_ERROR_SHIFT     0

/***************************************************************************
 *INTR_STATUS_REG_EN - Reserved register
 ***************************************************************************/
/* XPT_FE :: INTR_STATUS_REG_EN :: reserved0 [31:31] */
#define BCHP_XPT_FE_INTR_STATUS_REG_EN_reserved0_MASK              0x80000000
#define BCHP_XPT_FE_INTR_STATUS_REG_EN_reserved0_SHIFT             31

/* XPT_FE :: INTR_STATUS_REG_EN :: INTR_STATUS_REG_EN [30:00] */
#define BCHP_XPT_FE_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_MASK     0x7fffffff
#define BCHP_XPT_FE_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_SHIFT    0

/***************************************************************************
 *MAX_PID_CHANNEL - Maximum Pid Channel number register
 ***************************************************************************/
/* XPT_FE :: MAX_PID_CHANNEL :: reserved0 [31:08] */
#define BCHP_XPT_FE_MAX_PID_CHANNEL_reserved0_MASK                 0xffffff00
#define BCHP_XPT_FE_MAX_PID_CHANNEL_reserved0_SHIFT                8

/* XPT_FE :: MAX_PID_CHANNEL :: MAX_PID_CHANNEL [07:00] */
#define BCHP_XPT_FE_MAX_PID_CHANNEL_MAX_PID_CHANNEL_MASK           0x000000ff
#define BCHP_XPT_FE_MAX_PID_CHANNEL_MAX_PID_CHANNEL_SHIFT          0

/***************************************************************************
 *PWR_CTRL - Reserved register
 ***************************************************************************/
/* XPT_FE :: PWR_CTRL :: reserved0 [31:06] */
#define BCHP_XPT_FE_PWR_CTRL_reserved0_MASK                        0xffffffc0
#define BCHP_XPT_FE_PWR_CTRL_reserved0_SHIFT                       6

/* XPT_FE :: PWR_CTRL :: FE_PARSER5_TIMESTAMP_DIS [05:05] */
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER5_TIMESTAMP_DIS_MASK         0x00000020
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER5_TIMESTAMP_DIS_SHIFT        5

/* XPT_FE :: PWR_CTRL :: FE_PARSER4_TIMESTAMP_DIS [04:04] */
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER4_TIMESTAMP_DIS_MASK         0x00000010
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER4_TIMESTAMP_DIS_SHIFT        4

/* XPT_FE :: PWR_CTRL :: FE_PARSER3_TIMESTAMP_DIS [03:03] */
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER3_TIMESTAMP_DIS_MASK         0x00000008
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER3_TIMESTAMP_DIS_SHIFT        3

/* XPT_FE :: PWR_CTRL :: FE_PARSER2_TIMESTAMP_DIS [02:02] */
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER2_TIMESTAMP_DIS_MASK         0x00000004
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER2_TIMESTAMP_DIS_SHIFT        2

/* XPT_FE :: PWR_CTRL :: FE_PARSER1_TIMESTAMP_DIS [01:01] */
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER1_TIMESTAMP_DIS_MASK         0x00000002
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER1_TIMESTAMP_DIS_SHIFT        1

/* XPT_FE :: PWR_CTRL :: FE_PARSER0_TIMESTAMP_DIS [00:00] */
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER0_TIMESTAMP_DIS_MASK         0x00000001
#define BCHP_XPT_FE_PWR_CTRL_FE_PARSER0_TIMESTAMP_DIS_SHIFT        0

/***************************************************************************
 *IB_SYNC_DETECT_CTRL - Reserved register
 ***************************************************************************/
/* XPT_FE :: IB_SYNC_DETECT_CTRL :: reserved0 [31:06] */
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_reserved0_MASK             0xffffffc0
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_reserved0_SHIFT            6

/* XPT_FE :: IB_SYNC_DETECT_CTRL :: IB_SYNC_OUT_CNT [05:03] */
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_IB_SYNC_OUT_CNT_MASK       0x00000038
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_IB_SYNC_OUT_CNT_SHIFT      3

/* XPT_FE :: IB_SYNC_DETECT_CTRL :: IB_SYNC_IN_CNT [02:00] */
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_IB_SYNC_IN_CNT_MASK        0x00000007
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_IB_SYNC_IN_CNT_SHIFT       0

/***************************************************************************
 *PSG_CFG - Passage Config Register
 ***************************************************************************/
/* XPT_FE :: PSG_CFG :: reserved0 [31:17] */
#define BCHP_XPT_FE_PSG_CFG_reserved0_MASK                         0xfffe0000
#define BCHP_XPT_FE_PSG_CFG_reserved0_SHIFT                        17

/* XPT_FE :: PSG_CFG :: PSG_PBP7_DROP_ON_SCC_ERR [16:16] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP7_DROP_ON_SCC_ERR_MASK          0x00010000
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP7_DROP_ON_SCC_ERR_SHIFT         16

/* XPT_FE :: PSG_CFG :: PSG_PBP6_DROP_ON_SCC_ERR [15:15] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP6_DROP_ON_SCC_ERR_MASK          0x00008000
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP6_DROP_ON_SCC_ERR_SHIFT         15

/* XPT_FE :: PSG_CFG :: PSG_PBP5_DROP_ON_SCC_ERR [14:14] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP5_DROP_ON_SCC_ERR_MASK          0x00004000
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP5_DROP_ON_SCC_ERR_SHIFT         14

/* XPT_FE :: PSG_CFG :: PSG_PBP4_DROP_ON_SCC_ERR [13:13] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP4_DROP_ON_SCC_ERR_MASK          0x00002000
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP4_DROP_ON_SCC_ERR_SHIFT         13

/* XPT_FE :: PSG_CFG :: PSG_PBP3_DROP_ON_SCC_ERR [12:12] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP3_DROP_ON_SCC_ERR_MASK          0x00001000
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP3_DROP_ON_SCC_ERR_SHIFT         12

/* XPT_FE :: PSG_CFG :: PSG_PBP2_DROP_ON_SCC_ERR [11:11] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP2_DROP_ON_SCC_ERR_MASK          0x00000800
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP2_DROP_ON_SCC_ERR_SHIFT         11

/* XPT_FE :: PSG_CFG :: PSG_PBP1_DROP_ON_SCC_ERR [10:10] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP1_DROP_ON_SCC_ERR_MASK          0x00000400
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP1_DROP_ON_SCC_ERR_SHIFT         10

/* XPT_FE :: PSG_CFG :: PSG_PBP0_DROP_ON_SCC_ERR [09:09] */
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP0_DROP_ON_SCC_ERR_MASK          0x00000200
#define BCHP_XPT_FE_PSG_CFG_PSG_PBP0_DROP_ON_SCC_ERR_SHIFT         9

/* XPT_FE :: PSG_CFG :: reserved1 [08:08] */
#define BCHP_XPT_FE_PSG_CFG_reserved1_MASK                         0x00000100
#define BCHP_XPT_FE_PSG_CFG_reserved1_SHIFT                        8

/* XPT_FE :: PSG_CFG :: PSG_IBP5_DROP_ON_SCC_ERR [07:07] */
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP5_DROP_ON_SCC_ERR_MASK          0x00000080
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP5_DROP_ON_SCC_ERR_SHIFT         7

/* XPT_FE :: PSG_CFG :: PSG_IBP4_DROP_ON_SCC_ERR [06:06] */
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP4_DROP_ON_SCC_ERR_MASK          0x00000040
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP4_DROP_ON_SCC_ERR_SHIFT         6

/* XPT_FE :: PSG_CFG :: PSG_IBP3_DROP_ON_SCC_ERR [05:05] */
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP3_DROP_ON_SCC_ERR_MASK          0x00000020
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP3_DROP_ON_SCC_ERR_SHIFT         5

/* XPT_FE :: PSG_CFG :: PSG_IBP2_DROP_ON_SCC_ERR [04:04] */
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP2_DROP_ON_SCC_ERR_MASK          0x00000010
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP2_DROP_ON_SCC_ERR_SHIFT         4

/* XPT_FE :: PSG_CFG :: PSG_IBP1_DROP_ON_SCC_ERR [03:03] */
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP1_DROP_ON_SCC_ERR_MASK          0x00000008
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP1_DROP_ON_SCC_ERR_SHIFT         3

/* XPT_FE :: PSG_CFG :: PSG_IBP0_DROP_ON_SCC_ERR [02:02] */
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP0_DROP_ON_SCC_ERR_MASK          0x00000004
#define BCHP_XPT_FE_PSG_CFG_PSG_IBP0_DROP_ON_SCC_ERR_SHIFT         2

/* XPT_FE :: PSG_CFG :: PSG_START_IMMEDIATE [01:01] */
#define BCHP_XPT_FE_PSG_CFG_PSG_START_IMMEDIATE_MASK               0x00000002
#define BCHP_XPT_FE_PSG_CFG_PSG_START_IMMEDIATE_SHIFT              1

/* XPT_FE :: PSG_CFG :: PSG_MASTER_EN [00:00] */
#define BCHP_XPT_FE_PSG_CFG_PSG_MASTER_EN_MASK                     0x00000001
#define BCHP_XPT_FE_PSG_CFG_PSG_MASTER_EN_SHIFT                    0

/***************************************************************************
 *PSG_RESET0 - Passage Per PID Reset for Secondary PID Channels 0-31 Register
 ***************************************************************************/
/* XPT_FE :: PSG_RESET0 :: PSG_RST [31:00] */
#define BCHP_XPT_FE_PSG_RESET0_PSG_RST_MASK                        0xffffffff
#define BCHP_XPT_FE_PSG_RESET0_PSG_RST_SHIFT                       0

/***************************************************************************
 *PSG_RESET1 - Passage Per PID Reset for Secondary PID Channels 32-63 Register
 ***************************************************************************/
/* XPT_FE :: PSG_RESET1 :: PSG_RST [31:00] */
#define BCHP_XPT_FE_PSG_RESET1_PSG_RST_MASK                        0xffffffff
#define BCHP_XPT_FE_PSG_RESET1_PSG_RST_SHIFT                       0

/***************************************************************************
 *PSG_PR_ERR0 - Passage Per PID Protocol Error for PID Channels 0-31 Register
 ***************************************************************************/
/* XPT_FE :: PSG_PR_ERR0 :: PSG_PR_ERROR [31:00] */
#define BCHP_XPT_FE_PSG_PR_ERR0_PSG_PR_ERROR_MASK                  0xffffffff
#define BCHP_XPT_FE_PSG_PR_ERR0_PSG_PR_ERROR_SHIFT                 0

/***************************************************************************
 *PSG_PR_ERR1 - Passage Per PID Protocol Error for PID Channels 32-63 Register
 ***************************************************************************/
/* XPT_FE :: PSG_PR_ERR1 :: PSG_PR_ERROR [31:00] */
#define BCHP_XPT_FE_PSG_PR_ERR1_PSG_PR_ERROR_MASK                  0xffffffff
#define BCHP_XPT_FE_PSG_PR_ERR1_PSG_PR_ERROR_SHIFT                 0

/***************************************************************************
 *PSG_PR_ERR_EN0 - Passage Per PID Protocol Error Enable for PID Channels 0-31 Register
 ***************************************************************************/
/* XPT_FE :: PSG_PR_ERR_EN0 :: PSG_PR_ERROR_EN [31:00] */
#define BCHP_XPT_FE_PSG_PR_ERR_EN0_PSG_PR_ERROR_EN_MASK            0xffffffff
#define BCHP_XPT_FE_PSG_PR_ERR_EN0_PSG_PR_ERROR_EN_SHIFT           0

/***************************************************************************
 *PSG_PR_ERR_EN1 - Passage Per PID Protocol Error Enable for PID Channels 32-63 Register
 ***************************************************************************/
/* XPT_FE :: PSG_PR_ERR_EN1 :: PSG_PR_ERROR_EN [31:00] */
#define BCHP_XPT_FE_PSG_PR_ERR_EN1_PSG_PR_ERROR_EN_MASK            0xffffffff
#define BCHP_XPT_FE_PSG_PR_ERR_EN1_PSG_PR_ERROR_EN_SHIFT           0

/***************************************************************************
 *SCC_ERROR0 - Per PID Secondary CC Error for PID Channels 0-31 Register
 ***************************************************************************/
/* XPT_FE :: SCC_ERROR0 :: SCC_ERROR [31:00] */
#define BCHP_XPT_FE_SCC_ERROR0_SCC_ERROR_MASK                      0xffffffff
#define BCHP_XPT_FE_SCC_ERROR0_SCC_ERROR_SHIFT                     0

/***************************************************************************
 *SCC_ERROR1 - Per PID Secondary CC Error for PID Channels 32-63 Register
 ***************************************************************************/
/* XPT_FE :: SCC_ERROR1 :: SCC_ERROR [31:00] */
#define BCHP_XPT_FE_SCC_ERROR1_SCC_ERROR_MASK                      0xffffffff
#define BCHP_XPT_FE_SCC_ERROR1_SCC_ERROR_SHIFT                     0

/***************************************************************************
 *PCC_ERROR0 - Per PID Primary CC Error for PID Channels 0-31 Register
 ***************************************************************************/
/* XPT_FE :: PCC_ERROR0 :: PCC_ERROR [31:00] */
#define BCHP_XPT_FE_PCC_ERROR0_PCC_ERROR_MASK                      0xffffffff
#define BCHP_XPT_FE_PCC_ERROR0_PCC_ERROR_SHIFT                     0

/***************************************************************************
 *PCC_ERROR1 - Per PID Primary CC Error for PID Channels 32-63 Register
 ***************************************************************************/
/* XPT_FE :: PCC_ERROR1 :: PCC_ERROR [31:00] */
#define BCHP_XPT_FE_PCC_ERROR1_PCC_ERROR_MASK                      0xffffffff
#define BCHP_XPT_FE_PCC_ERROR1_PCC_ERROR_SHIFT                     0

/***************************************************************************
 *PID_ERR_SNIFFER - PID Error Sniffer Register
 ***************************************************************************/
/* XPT_FE :: PID_ERR_SNIFFER :: SNIF_ERROR_COUNT [31:16] */
#define BCHP_XPT_FE_PID_ERR_SNIFFER_SNIF_ERROR_COUNT_MASK          0xffff0000
#define BCHP_XPT_FE_PID_ERR_SNIFFER_SNIF_ERROR_COUNT_SHIFT         16

/* XPT_FE :: PID_ERR_SNIFFER :: reserved0 [15:08] */
#define BCHP_XPT_FE_PID_ERR_SNIFFER_reserved0_MASK                 0x0000ff00
#define BCHP_XPT_FE_PID_ERR_SNIFFER_reserved0_SHIFT                8

/* XPT_FE :: PID_ERR_SNIFFER :: SNIF_PID_CHANNEL_NUMBER [07:00] */
#define BCHP_XPT_FE_PID_ERR_SNIFFER_SNIF_PID_CHANNEL_NUMBER_MASK   0x000000ff
#define BCHP_XPT_FE_PID_ERR_SNIFFER_SNIF_PID_CHANNEL_NUMBER_SHIFT  0

/***************************************************************************
 *TV_STATUS_0 - TV Status_0
 ***************************************************************************/
/* XPT_FE :: TV_STATUS_0 :: INPUT3_CRC [31:24] */
#define BCHP_XPT_FE_TV_STATUS_0_INPUT3_CRC_MASK                    0xff000000
#define BCHP_XPT_FE_TV_STATUS_0_INPUT3_CRC_SHIFT                   24

/* XPT_FE :: TV_STATUS_0 :: INPUT2_CRC [23:16] */
#define BCHP_XPT_FE_TV_STATUS_0_INPUT2_CRC_MASK                    0x00ff0000
#define BCHP_XPT_FE_TV_STATUS_0_INPUT2_CRC_SHIFT                   16

/* XPT_FE :: TV_STATUS_0 :: INPUT1_CRC [15:08] */
#define BCHP_XPT_FE_TV_STATUS_0_INPUT1_CRC_MASK                    0x0000ff00
#define BCHP_XPT_FE_TV_STATUS_0_INPUT1_CRC_SHIFT                   8

/* XPT_FE :: TV_STATUS_0 :: INPUT0_CRC [07:00] */
#define BCHP_XPT_FE_TV_STATUS_0_INPUT0_CRC_MASK                    0x000000ff
#define BCHP_XPT_FE_TV_STATUS_0_INPUT0_CRC_SHIFT                   0

/***************************************************************************
 *TV_STATUS_1 - TV Status_1
 ***************************************************************************/
/* XPT_FE :: TV_STATUS_1 :: INPUT7_CRC [31:24] */
#define BCHP_XPT_FE_TV_STATUS_1_INPUT7_CRC_MASK                    0xff000000
#define BCHP_XPT_FE_TV_STATUS_1_INPUT7_CRC_SHIFT                   24

/* XPT_FE :: TV_STATUS_1 :: INPUT6_CRC [23:16] */
#define BCHP_XPT_FE_TV_STATUS_1_INPUT6_CRC_MASK                    0x00ff0000
#define BCHP_XPT_FE_TV_STATUS_1_INPUT6_CRC_SHIFT                   16

/* XPT_FE :: TV_STATUS_1 :: INPUT5_CRC [15:08] */
#define BCHP_XPT_FE_TV_STATUS_1_INPUT5_CRC_MASK                    0x0000ff00
#define BCHP_XPT_FE_TV_STATUS_1_INPUT5_CRC_SHIFT                   8

/* XPT_FE :: TV_STATUS_1 :: INPUT4_CRC [07:00] */
#define BCHP_XPT_FE_TV_STATUS_1_INPUT4_CRC_MASK                    0x000000ff
#define BCHP_XPT_FE_TV_STATUS_1_INPUT4_CRC_SHIFT                   0

/***************************************************************************
 *PID_TABLE_%i - Data Transport Primary PID Table
 ***************************************************************************/
#define BCHP_XPT_FE_PID_TABLE_i_ARRAY_BASE                         0x00744800
#define BCHP_XPT_FE_PID_TABLE_i_ARRAY_START                        0
#define BCHP_XPT_FE_PID_TABLE_i_ARRAY_END                          63
#define BCHP_XPT_FE_PID_TABLE_i_ARRAY_ELEMENT_SIZE                 32

/***************************************************************************
 *PID_TABLE_%i - Data Transport Primary PID Table
 ***************************************************************************/
/* XPT_FE :: PID_TABLE_i :: reserved0 [31:29] */
#define BCHP_XPT_FE_PID_TABLE_i_reserved0_MASK                     0xe0000000
#define BCHP_XPT_FE_PID_TABLE_i_reserved0_SHIFT                    29

/* XPT_FE :: PID_TABLE_i :: IGNORE_PID_VERSION [28:28] */
#define BCHP_XPT_FE_PID_TABLE_i_IGNORE_PID_VERSION_MASK            0x10000000
#define BCHP_XPT_FE_PID_TABLE_i_IGNORE_PID_VERSION_SHIFT           28

/* XPT_FE :: PID_TABLE_i :: PLAYBACK_FE_SEL [27:27] */
#define BCHP_XPT_FE_PID_TABLE_i_PLAYBACK_FE_SEL_MASK               0x08000000
#define BCHP_XPT_FE_PID_TABLE_i_PLAYBACK_FE_SEL_SHIFT              27

/* XPT_FE :: PID_TABLE_i :: PID_VERSION [26:24] */
#define BCHP_XPT_FE_PID_TABLE_i_PID_VERSION_MASK                   0x07000000
#define BCHP_XPT_FE_PID_TABLE_i_PID_VERSION_SHIFT                  24

/* XPT_FE :: PID_TABLE_i :: reserved1 [23:21] */
#define BCHP_XPT_FE_PID_TABLE_i_reserved1_MASK                     0x00e00000
#define BCHP_XPT_FE_PID_TABLE_i_reserved1_SHIFT                    21

/* XPT_FE :: PID_TABLE_i :: PID_CHANNEL_ENABLE [20:20] */
#define BCHP_XPT_FE_PID_TABLE_i_PID_CHANNEL_ENABLE_MASK            0x00100000
#define BCHP_XPT_FE_PID_TABLE_i_PID_CHANNEL_ENABLE_SHIFT           20

/* union - case INPUT_BAND_PARSER [19:16] */
/* XPT_FE :: PID_TABLE_i :: INPUT_BAND_PARSER :: PID_CHANNEL_INPUT_SELECT [19:16] */
#define BCHP_XPT_FE_PID_TABLE_i_INPUT_BAND_PARSER_PID_CHANNEL_INPUT_SELECT_MASK 0x000f0000
#define BCHP_XPT_FE_PID_TABLE_i_INPUT_BAND_PARSER_PID_CHANNEL_INPUT_SELECT_SHIFT 16

/* union - case PLAYBACK_BAND_PARSER [19:16] */
/* XPT_FE :: PID_TABLE_i :: PLAYBACK_BAND_PARSER :: PID_CHANNEL_INPUT_SELECT [19:16] */
#define BCHP_XPT_FE_PID_TABLE_i_PLAYBACK_BAND_PARSER_PID_CHANNEL_INPUT_SELECT_MASK 0x000f0000
#define BCHP_XPT_FE_PID_TABLE_i_PLAYBACK_BAND_PARSER_PID_CHANNEL_INPUT_SELECT_SHIFT 16

/* XPT_FE :: PID_TABLE_i :: reserved2 [15:14] */
#define BCHP_XPT_FE_PID_TABLE_i_reserved2_MASK                     0x0000c000
#define BCHP_XPT_FE_PID_TABLE_i_reserved2_SHIFT                    14

/* XPT_FE :: PID_TABLE_i :: ENABLE_HD_FILTER [13:13] */
#define BCHP_XPT_FE_PID_TABLE_i_ENABLE_HD_FILTER_MASK              0x00002000
#define BCHP_XPT_FE_PID_TABLE_i_ENABLE_HD_FILTER_SHIFT             13

/* union - case HD_FILT_EN [12:00] */
/* XPT_FE :: PID_TABLE_i :: HD_FILT_EN :: HD_FILTER_TYPE [12:12] */
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_EN_HD_FILTER_TYPE_MASK     0x00001000
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_EN_HD_FILTER_TYPE_SHIFT    12

/* XPT_FE :: PID_TABLE_i :: HD_FILT_EN :: PID_CHANNEL_SCID [11:00] */
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_EN_PID_CHANNEL_SCID_MASK   0x00000fff
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_EN_PID_CHANNEL_SCID_SHIFT  0

/* union - case HD_FILT_DIS [12:00] */
/* XPT_FE :: PID_TABLE_i :: HD_FILT_DIS :: PID_CHANNEL_PID [12:00] */
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_DIS_PID_CHANNEL_PID_MASK   0x00001fff
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_DIS_PID_CHANNEL_PID_SHIFT  0


/***************************************************************************
 *SPID_TABLE_%i - Data Transport Secondary PID Table
 ***************************************************************************/
#define BCHP_XPT_FE_SPID_TABLE_i_ARRAY_BASE                        0x00744c00
#define BCHP_XPT_FE_SPID_TABLE_i_ARRAY_START                       0
#define BCHP_XPT_FE_SPID_TABLE_i_ARRAY_END                         63
#define BCHP_XPT_FE_SPID_TABLE_i_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *SPID_TABLE_%i - Data Transport Secondary PID Table
 ***************************************************************************/
/* XPT_FE :: SPID_TABLE_i :: PID_DESTINATION [31:24] */
#define BCHP_XPT_FE_SPID_TABLE_i_PID_DESTINATION_MASK              0xff000000
#define BCHP_XPT_FE_SPID_TABLE_i_PID_DESTINATION_SHIFT             24

/* XPT_FE :: SPID_TABLE_i :: reserved0 [23:20] */
#define BCHP_XPT_FE_SPID_TABLE_i_reserved0_MASK                    0x00f00000
#define BCHP_XPT_FE_SPID_TABLE_i_reserved0_SHIFT                   20

/* XPT_FE :: SPID_TABLE_i :: SPID_MODE [19:16] */
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_MASK                    0x000f0000
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_SHIFT                   16
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_DISABLE_SPID            0
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_PID_INSERTION           5
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_PID_MERGE               6
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_PID_REMAP               7
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_STREAM_ID_FILTER        8
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_STREAM_ID_RANGE         10
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_STREAM_ID_EXTENSION_FILTER 12
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_SUBSTREAM_ID_FILTER     14

/* union - case STREAM_ID_FILTER [15:00] */
/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_FILTER :: STREAM_ID [15:08] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_FILTER_STREAM_ID_MASK   0x0000ff00
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_FILTER_STREAM_ID_SHIFT  8

/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_FILTER :: reserved0 [07:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_FILTER_reserved0_MASK   0x000000ff
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_FILTER_reserved0_SHIFT  0

/* union - case STREAM_ID_RANGE [15:00] */
/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_RANGE :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_RANGE_STREAM_ID_HI_MASK 0x0000ff00
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_RANGE_STREAM_ID_HI_SHIFT 8

/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_RANGE :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_RANGE_STREAM_ID_LO_MASK 0x000000ff
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_RANGE_STREAM_ID_LO_SHIFT 0

/* union - case STREAM_ID_EXTENSION_FILTER [15:00] */
/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_EXTENSION_FILTER :: STREAM_ID [15:08] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_EXTENSION_FILTER_STREAM_ID_MASK 0x0000ff00
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_EXTENSION_FILTER_STREAM_ID_SHIFT 8

/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_EXTENSION_FILTER :: STREAM_ID_EXTENSION [07:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_EXTENSION_FILTER_STREAM_ID_EXTENSION_MASK 0x000000ff
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_EXTENSION_FILTER_STREAM_ID_EXTENSION_SHIFT 0

/* union - case SUBSTREAM_ID_FILTER [15:00] */
/* XPT_FE :: SPID_TABLE_i :: SUBSTREAM_ID_FILTER :: STREAM_ID [15:08] */
#define BCHP_XPT_FE_SPID_TABLE_i_SUBSTREAM_ID_FILTER_STREAM_ID_MASK 0x0000ff00
#define BCHP_XPT_FE_SPID_TABLE_i_SUBSTREAM_ID_FILTER_STREAM_ID_SHIFT 8

/* XPT_FE :: SPID_TABLE_i :: SUBSTREAM_ID_FILTER :: SUBSTREAM_ID [07:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_SUBSTREAM_ID_FILTER_SUBSTREAM_ID_MASK 0x000000ff
#define BCHP_XPT_FE_SPID_TABLE_i_SUBSTREAM_ID_FILTER_SUBSTREAM_ID_SHIFT 0

/* union - case PID_FUNCTIONS [15:00] */
/* XPT_FE :: SPID_TABLE_i :: PID_FUNCTIONS :: reserved0 [15:13] */
#define BCHP_XPT_FE_SPID_TABLE_i_PID_FUNCTIONS_reserved0_MASK      0x0000e000
#define BCHP_XPT_FE_SPID_TABLE_i_PID_FUNCTIONS_reserved0_SHIFT     13

/* XPT_FE :: SPID_TABLE_i :: PID_FUNCTIONS :: SPID_CHANNEL_PID [12:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_PID_FUNCTIONS_SPID_CHANNEL_PID_MASK 0x00001fff
#define BCHP_XPT_FE_SPID_TABLE_i_PID_FUNCTIONS_SPID_CHANNEL_PID_SHIFT 0


#endif /* #ifndef BCHP_XPT_FE_H__ */

/* End of File */
