Time resolution is 1 ps
0 ns | clk=0 load=0 dir=0 data=0x0
1000 ns | clk=1 load=0 dir=0 data=0xa5
1000 ns | clk=0 load=0 dir=0 data=0xa5
2000 ns | clk=1 load=0 dir=1 data=0x3c
2000 ns | clk=0 load=0 dir=1 data=0x3c
3000 ns | clk=1 load=0 dir=0 data=0xff
3000 ns | clk=0 load=0 dir=0 data=0xff
4000 ns | clk=1 load=0 dir=0 data=0xff
4000 ns | clk=0 load=0 dir=0 data=0xff
5000 ns | clk=1 load=0 dir=0 data=0xff
5000 ns | clk=0 load=0 dir=0 data=0xff
6000 ns | clk=1 load=0 dir=0 data=0xff
6000 ns | clk=0 load=0 dir=0 data=0xff
7000 ns | clk=1 load=0 dir=0 data=0xff
7000 ns | clk=0 load=0 dir=0 data=0xff
$finish called at time : 7500 ps : File "C:/Users/Enoch/Git/Digital-Design-Learning/shift_register_control_task/shift_register_control_task.srcs/sources_1/new/shift_reg_ctrl.v" Line 41
