<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'assign_intensity' (assign_intensity/src/assign_intensity.cpp:31) contains multiple loops." projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:05:43.111-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Pipeline directive for loop 'assign_intensity_label4' (assign_intensity/src/assign_intensity.cpp:44) in function 'assign_intensity' has been removed because the loop is unrolled completely." projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:05:40.566-0400" type="Warning"/>
        <logs message="CRITICAL WARNING: [HLS 200-70] Compilation errors found:&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:195:28: error: typedef redefinition with different types ('unsigned long long' vs 'ap_uint&lt;48>')&#xD;&#xA;typedef unsigned long long FixedType48;&#xD;&#xA;                           ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:45:21: note: previous definition is here&#xD;&#xA;typedef ap_uint&lt;48> FixedType48;&#xD;&#xA;                    ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:203:13: error: redefinition of 'cumsum_reciprocal'&#xD;&#xA;FixedType48 cumsum_reciprocal(FixedType48 cumsum)&#xD;&#xA;            ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:52:13: note: previous definition is here&#xD;&#xA;FixedType48 cumsum_reciprocal(FixedType48 cumsum)&#xD;&#xA;            ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:231:5: error: redefinition of 'assign_intensity'&#xD;&#xA;int assign_intensity(&#xD;&#xA;    ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:80:5: note: previous definition is here&#xD;&#xA;int assign_intensity(&#xD;&#xA;    ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:282:6: error: variable has incomplete type 'void'&#xD;&#xA;void print_buffer_fp(uint buf[BASE_SIZE][BASE_SIZE])&#xD;&#xA;     ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:282:22: error: use of undeclared identifier 'uint'; did you mean 'rint'?&#xD;&#xA;void print_buffer_fp(uint buf[BASE_SIZE][BASE_SIZE])&#xD;&#xA;                     ^~~~&#xD;&#xA;                     rint&#xD;&#xA;C:/Xilinx/Vivado_HLS/2016.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:648:23: note: 'rint' declared here&#xD;&#xA;extern double __cdecl rint (double);&#xD;&#xA;                      ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:282:27: error: expected ')'&#xD;&#xA;void print_buffer_fp(uint buf[BASE_SIZE][BASE_SIZE])&#xD;&#xA;                          ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:282:21: note: to match this '('&#xD;&#xA;void print_buffer_fp(uint buf[BASE_SIZE][BASE_SIZE])&#xD;&#xA;                    ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:282:53: error: expected ';' after top level declarator&#xD;&#xA;void print_buffer_fp(uint buf[BASE_SIZE][BASE_SIZE])&#xD;&#xA;                                                    ^&#xD;&#xA;                                                    ;&#xD;&#xA;7 errors generated.&#xD;&#xA;Failed checking during preprocessing.&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev0/csynth.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev0/csynth.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="assign_intensity" solutionName="rev0" date="2016-08-09T23:29:26.060-0400" type="Warning"/>
        <logs message="CRITICAL WARNING: [HLS 200-70] Compilation errors found:&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:196:28: error: typedef redefinition with different types ('unsigned long long' vs 'ap_uint&lt;48>')&#xD;&#xA;typedef unsigned long long FixedType48;&#xD;&#xA;                           ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:46:21: note: previous definition is here&#xD;&#xA;typedef ap_uint&lt;48> FixedType48;&#xD;&#xA;                    ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:204:13: error: redefinition of 'cumsum_reciprocal'&#xD;&#xA;FixedType48 cumsum_reciprocal(FixedType48 cumsum)&#xD;&#xA;            ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:53:13: note: previous definition is here&#xD;&#xA;FixedType48 cumsum_reciprocal(FixedType48 cumsum)&#xD;&#xA;            ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:232:5: error: redefinition of 'assign_intensity'&#xD;&#xA;int assign_intensity(&#xD;&#xA;    ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:81:5: note: previous definition is here&#xD;&#xA;int assign_intensity(&#xD;&#xA;    ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:283:6: error: variable has incomplete type 'void'&#xD;&#xA;void print_buffer_fp(uint buf[BASE_SIZE][BASE_SIZE])&#xD;&#xA;     ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:283:22: error: use of undeclared identifier 'uint'; did you mean 'rint'?&#xD;&#xA;void print_buffer_fp(uint buf[BASE_SIZE][BASE_SIZE])&#xD;&#xA;                     ^~~~&#xD;&#xA;                     rint&#xD;&#xA;C:/Xilinx/Vivado_HLS/2016.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:648:23: note: 'rint' declared here&#xD;&#xA;extern double __cdecl rint (double);&#xD;&#xA;                      ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:283:27: error: expected ')'&#xD;&#xA;void print_buffer_fp(uint buf[BASE_SIZE][BASE_SIZE])&#xD;&#xA;                          ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:283:21: note: to match this '('&#xD;&#xA;void print_buffer_fp(uint buf[BASE_SIZE][BASE_SIZE])&#xD;&#xA;                    ^&#xD;&#xA;assign_intensity/src/assign_intensity.cpp:283:53: error: expected ';' after top level declarator&#xD;&#xA;void print_buffer_fp(uint buf[BASE_SIZE][BASE_SIZE])&#xD;&#xA;                                                    ^&#xD;&#xA;                                                    ;&#xD;&#xA;7 errors generated.&#xD;&#xA;Failed checking during preprocessing.&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/assign_intensity/csynth.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/assign_intensity/csynth.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="assign_intensity" solutionName="assign_intensity" date="2016-08-09T23:15:37.749-0400" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_assign_intensity_top/AESL_inst_assign_intensity/assign_intensity_fadd_32ns_32ns_32_7_full_dsp_U0/assign_intensity_ap_fadd_5_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;Note: simulation done!&#xD;&#xA;Time: 922410 ps  Iteration: 1  Process: /apatb_assign_intensity_top/generate_sim_done_proc  File: C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/assign_intensity.autotb.vhd&#xD;&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xD;&#xA;Time: 922410 ps  Iteration: 1  Process: /apatb_assign_intensity_top/generate_sim_done_proc  File: C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/assign_intensity.autotb.vhd&#xD;&#xA;$finish called at time : 922410 ps&#xD;&#xA;## quit" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:13.331-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/thr_array was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.600-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/lat_array was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.593-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/thraver was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.586-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/lataver was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.579-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/thrmin was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.572-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/thrmax was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.564-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/thrtotal was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.557-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/thrthistime was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.550-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/latmin was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.543-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/latmax was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.536-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/lattotal was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.529-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/latthistime was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.522-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.513-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.505-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.498-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.492-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/i was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.485-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_performance_check_proc/transaction_counter was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.476-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_count_runtime_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.468-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_count_runtime_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.459-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_count_runtime_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.451-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_count_runtime_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.435-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_output_runtime_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.428-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_output_runtime_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.421-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_output_runtime_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.415-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_output_transactor_node_output_runtime_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.409-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_start_proc/rint was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.402-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_start_proc/rand was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.395-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_reset_proc/rint was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.388-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/gen_reset_proc/rand was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.382-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/rint was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.376-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/rand was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.370-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/i was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.363-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/hls_stream_size was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.357-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/ap_return_count was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.349-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.341-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/str was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.332-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.326-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.318-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.311-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/fp_size was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.304-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/write_file_process_ap_return/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.297-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/rint was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.291-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/rand was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.284-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.278-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/transaction_finish was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.271-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/i was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.263-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.256-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.249-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.242-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/read_file_process_intensity/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.234-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/write_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.228-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/write_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.222-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/write_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.216-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/write_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.209-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/write_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.203-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.197-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.191-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/token_int was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.185-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/token_len was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.179-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.162-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.162-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.162-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/read_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.146-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_count/mem was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.146-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/write_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.131-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/write_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.131-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/write_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.131-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/write_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.115-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/write_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.115-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.115-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.099-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/token_int was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.099-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/token_len was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.099-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.084-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.084-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.084-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/read_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.080-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_node_output/mem was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.062-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/write_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.062-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/write_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.062-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/write_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.046-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/write_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.046-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/write_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.046-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.030-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.030-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/token_int was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:11.015-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/token_len was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:10.999-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:10.999-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:10.984-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:10.984-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/read_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:10.984-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_inst_alphabuf/mem was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:10.982-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_REG_intensity was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:10.961-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/reported_stuck_cnt was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:10.961-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_clk_counter was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:10.961-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_mLatCnterOut_addr was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:10.946-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_mLatCnterIn_addr was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:10.946-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_mLatCnterOut was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:10.946-0400" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_assign_intensity_top/AESL_mLatCnterIn was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:10.930-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/assign_intensity_ap_frecip_9_full_dsp_32.vhd:185]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_unsigned&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_textio&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_pkg&#xD;&#xA;Compiling package floating_point_v7_1_2.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling package floating_point_v7_1_2.vt2mutils&#xD;&#xA;Compiling package floating_point_v7_1_2.vt2mcomps&#xD;&#xA;Compiling package floating_point_v7_1_2.flt_recipsqrt_sp_sqrt_r_rom&#xD;&#xA;Compiling package mult_gen_v12_0_11.dsp_pkg&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=13)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=27)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=10)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=3,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=3,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture assign_intensity_ap_fadd_5_full_dsp_32_arch of entity xil_defaultlib.assign_intensity_ap_fadd_5_full_dsp_32 [assign_intensity_ap_fadd_5_full_...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.assign_intensity_fadd_32ns_32ns_32_7_full_dsp [\assign_intensity_fadd_32ns_32ns...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture assign_intensity_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.assign_intensity_ap_fmul_2_max_dsp_32 [assign_intensity_ap_fmul_2_max_d...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.assign_intensity_fmul_32ns_32ns_32_4_max_dsp [assign_intensity_fmul_32ns_32ns_...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=16,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.norm_zero_det [\norm_zero_det(data_width=39,nor...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=3)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=2)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=64)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.shift_msb_first [\shift_msb_first(a_width=64,resu...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture assign_intensity_ap_uitofp_4_no_dsp_64_arch of entity xil_defaultlib.assign_intensity_ap_uitofp_4_no_dsp_64 [assign_intensity_ap_uitofp_4_no_...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.assign_intensity_uitofp_64ns_32_6 [\assign_intensity_uitofp_64ns_32...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=5)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=10,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=10,bi_width=...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily=&quot;zynq&quot;,c_a_...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.mult_gen_v12_0_11_viv [\mult_gen_v12_0_11_viv(c_verbosi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=7)\]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=8,bi_width=8...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily=&quot;zynq&quot;,c_a_...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.mult_gen_v12_0_11_viv [\mult_gen_v12_0_11_viv(c_verbosi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_nr [\flt_recip_nr(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23,length=3)\]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=25,bi_width=...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily=&quot;zynq&quot;,c_a_...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=34)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=34,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=9,bi_width=8...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily=&quot;zynq&quot;,c_a_...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=17)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=22)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=2)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=22,length=3)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=37,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=38,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=8)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=7,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=7,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=32)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_recip [\flt_recip(c_xdevicefamily=&quot;zynq...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture assign_intensity_ap_frecip_9_full_dsp_32_arch of entity xil_defaultlib.assign_intensity_ap_frecip_9_full_dsp_32 [assign_intensity_ap_frecip_9_ful...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.assign_intensity_frecip_32ns_32ns_32_11_full_dsp [\assign_intensity_frecip_32ns_32...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.assign_intensity_mul_48s_32ns_48_6_Mul6S_0 [assign_intensity_mul_48s_32ns_48...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.assign_intensity_mul_48s_32ns_48_6 [\assign_intensity_mul_48s_32ns_4...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.assign_intensity_mul_36ns_48ns_52_6_Mul6S_1 [assign_intensity_mul_36ns_48ns_5...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.assign_intensity_mul_36ns_48ns_52_6 [\assign_intensity_mul_36ns_48ns_...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.assign_intensity_mul_32ns_48s_48_6_Mul6S_2 [assign_intensity_mul_32ns_48s_48...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.assign_intensity_mul_32ns_48s_48_6 [\assign_intensity_mul_32ns_48s_4...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.assign_intensity_mul_48ns_36ns_52_6_Mul6S_3 [assign_intensity_mul_48ns_36ns_5...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.assign_intensity_mul_48ns_36ns_52_6 [\assign_intensity_mul_48ns_36ns_...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.assign_intensity [assign_intensity_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_alphabuf [aesl_automem_alphabuf_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_node_output [aesl_automem_node_output_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_node_count [aesl_automem_node_count_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_assign_intensity_top&#xD;&#xA;Built simulation snapshot assign_intensity&#xD;&#xA;&#xD;&#xA;****** Webtalk v2016.2 (64-bit)&#xD;&#xA;  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016&#xD;&#xA;  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016&#xD;&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source C:/Users/sakin/Desktop/pj_r_0001/assign_intensity/rev2/sim/vhdl/xsim.dir/assign_intensity/webtalk/xsim_webtalk.tcl -notrace" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:09.255-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:00.451-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:00.446-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xhdhdstaff2/tapodyu/XsimWork/data/vhdl/src/ieee/distributable/numeric_std.vhd:3462]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:00.442-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:10:00.436-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:58.950-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:58.778-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:58.774-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:57.307-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:56.701-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:55.663-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:53.681-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:52.657-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:47.012-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:44.999-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:43.972-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:41.460-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:38.628-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:36.937-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:36.357-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:66408]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:36.180-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:36.175-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:30.862-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:29.329-0400" type="Warning"/>
        <logs message="WARNING: [#UNDEF] Note: &quot;DEBUG: Reciprocal/Reciprocal Sqrt max delay is 29&quot; [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8541]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:29.152-0400" type="Warning"/>
        <logs message="WARNING: [#UNDEF] Note: &quot;pkg: recombination_delay 1&quot; [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8537]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:21.701-0400" type="Warning"/>
        <logs message="WARNING: [#UNDEF] Note: &quot;pkg: postprocessing_delay 3&quot; [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8533]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:21.697-0400" type="Warning"/>
        <logs message="WARNING: [#UNDEF] Note: &quot;pkg: evaluation_delay 10&quot; [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8524]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:21.693-0400" type="Warning"/>
        <logs message="WARNING: [#UNDEF] Note: &quot;pkg: evaluation_delay (raw) 10&quot; [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8515]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:20.746-0400" type="Warning"/>
        <logs message="WARNING: [#UNDEF] Note: &quot;pkg: reduction_delay 3&quot; [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8504]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:20.740-0400" type="Warning"/>
        <logs message="WARNING: [#UNDEF] Note: &quot;pkg: m_calc_delay 0&quot; [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8495]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:17.872-0400" type="Warning"/>
        <logs message="WARNING: [#UNDEF] Note: &quot;pkg: nr_delay 12&quot; [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8486]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:16.935-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:16.931-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:16.351-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/assign_intensity_ap_uitofp_4_no_dsp_64.vhd:185]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.808-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.634-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.630-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.610-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.606-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.602-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.585-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/assign_intensity_ap_fmul_2_max_dsp_32.vhd:189]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.570-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.218-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.214-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.118-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.112-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.108-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.104-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.101-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.097-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.093-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.090-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.085-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.081-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:14.078-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/assign_intensity_ap_fadd_5_full_dsp_32.vhd:189]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:13.702-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.746-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.742-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.485-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.481-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.477-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.473-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.468-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.458-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.444-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.437-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.395-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.352-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.347-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.284-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.269-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.265-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.262-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:12.162-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:11.889-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="assign_intensity" solutionName="rev2" date="2016-08-14T20:09:10.874-0400" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
