
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001391                       # Number of seconds simulated (Second)
simTicks                                   1391098000                       # Number of ticks simulated (Tick)
finalTick                                  1391098000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      8.15                       # Real time elapsed on the host (Second)
hostTickRate                                170714655                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     646008                       # Number of bytes of host memory used (Byte)
simInsts                                       859855                       # Number of instructions simulated (Count)
simOps                                        1785306                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   105519                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     219088                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1391099                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         4792672                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3913468                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 172008                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              3007353                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           3701544                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             1370209                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.856110                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.935683                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    619890     45.24%     45.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     33533      2.45%     47.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     95218      6.95%     54.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      1251      0.09%     54.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     79659      5.81%     60.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    110253      8.05%     68.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    197273     14.40%     82.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    232849     16.99%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       283      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1370209                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  279814     99.97%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     11      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     3      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     30      0.01%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    19      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 6      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          629      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3626545     92.67%     92.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            5      0.00%     92.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            22      0.00%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          136      0.00%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          158      0.00%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           49      0.00%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          218      0.01%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       283335      7.24%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         1754      0.04%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           88      0.00%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          529      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3913468                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.813220                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              279891                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.071520                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  9646371                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 7798479                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3759464                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      2667                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     1557                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1282                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4191383                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1347                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         63184                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         330929                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          807                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    4792673                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      114                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       355539                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                        2654                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            14                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          790                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 11                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              37061                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           39321                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    76382                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3818516                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        256728                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     94946                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             258918                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         415912                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2190                       # Number of stores executed (Count)
system.cpu.numRate                           2.744964                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3790303                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3760746                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2929911                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4472975                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.703435                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.655025                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             303                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           20890                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      859855                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1785306                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.617830                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.617830                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.618112                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.618112                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5187795                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3370818                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1536                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        720                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2078281                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1604855                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1280816                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         355539                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2654                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           24                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            4                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1088601                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1087190                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             63281                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               542930                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  542212                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998678                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     380                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             308                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              289                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           89                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         3007165                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             63163                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       976424                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.828413                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.278997                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          420730     43.09%     43.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           96272      9.86%     52.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          172827     17.70%     70.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          138913     14.23%     84.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           49295      5.05%     89.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            8322      0.85%     90.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           13478      1.38%     92.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            5713      0.59%     92.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           70874      7.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       976424                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               859855                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1785306                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      134258                       # Number of memory references committed (Count)
system.cpu.commit.loads                        132622                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     263903                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       1149                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1784556                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   150                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          195      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1650337     92.44%     92.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     92.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     92.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          135      0.01%     92.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     92.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     92.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     92.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     92.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     92.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     92.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     92.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     92.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     92.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           94      0.01%     92.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     92.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     92.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          215      0.01%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     92.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       132568      7.43%     99.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1170      0.07%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           54      0.00%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          466      0.03%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1785306                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         70874                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         253518                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            253518                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        253518                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           253518                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         4543                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            4543                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         4543                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           4543                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    381323000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    381323000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    381323000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    381323000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       258061                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        258061                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       258061                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       258061                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.017604                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.017604                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.017604                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.017604                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 83936.385648                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 83936.385648                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 83936.385648                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 83936.385648                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs          425                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      28.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                 4                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         4019                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          4019                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         4019                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         4019                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          524                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          524                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          524                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          524                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     54554000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     54554000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     54554000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     54554000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 104110.687023                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 104110.687023                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 104110.687023                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 104110.687023                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                      4                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       252027                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          252027                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         4397                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          4397                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    366994000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    366994000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       256424                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       256424                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.017147                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.017147                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 83464.634978                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 83464.634978                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         4018                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         4018                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          379                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          379                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     40517000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     40517000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001478                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001478                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 106905.013193                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 106905.013193                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1491                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1491                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          146                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          146                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     14329000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     14329000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1637                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1637                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.089188                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.089188                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 98143.835616                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 98143.835616                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          145                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          145                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     14037000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     14037000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.088577                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.088577                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 96806.896552                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 96806.896552                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           443.404247                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               254045                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                494                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             514.261134                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              225000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   443.404247                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.433012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.433012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          490                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          473                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.478516                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             516616                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            516616                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   142080                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                357061                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    682146                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                125738                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  63184                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               447773                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   240                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                6286931                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1220                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              17561                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        3629590                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1088601                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             542611                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1288377                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  126826                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  123                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           720                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            4                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      3354                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   430                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1370209                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              5.428130                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.935343                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   244184     17.82%     17.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    27181      1.98%     19.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     8990      0.66%     20.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      411      0.03%     20.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    20651      1.51%     22.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   255492     18.65%     40.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   235358     17.18%     57.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     4469      0.33%     58.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   573473     41.85%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1370209                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.782547                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.609153                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2720                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2720                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2720                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2720                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          634                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             634                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          634                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            634                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     61475000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     61475000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     61475000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     61475000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3354                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3354                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3354                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3354                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.189028                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.189028                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.189028                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.189028                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 96963.722397                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 96963.722397                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 96963.722397                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 96963.722397                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs           72                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             24                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          151                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           151                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          151                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          151                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          483                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          483                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          483                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          483                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     48368000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     48368000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     48368000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     48368000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.144007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.144007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.144007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.144007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 100140.786749                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 100140.786749                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 100140.786749                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 100140.786749                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    238                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2720                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2720                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          634                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           634                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     61475000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     61475000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3354                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3354                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.189028                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.189028                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 96963.722397                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 96963.722397                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          151                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          151                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          483                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          483                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     48368000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     48368000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.144007                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.144007                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 100140.786749                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 100140.786749                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           239.975319                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 3203                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                483                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               6.631470                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   239.975319                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.937404                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.937404                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          245                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          208                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.957031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses               7191                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses              7191                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         184                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  222917                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1018                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     12                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             132622                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.437499                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.872632                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 131979     99.52%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    3      0.00%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    2      0.00%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    1      0.00%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   10      0.01%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   17      0.01%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   84      0.06%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   84      0.06%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  158      0.12%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  177      0.13%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 19      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 32      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 24      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  7      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               10      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              379                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               132622                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  256683                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    2191                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        80                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        25                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    3480                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       168                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  63184                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   205134                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  350778                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles             35                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    682304                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 68774                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                5789106                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   916                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    269                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   5045                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             7541868                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    14642083                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8376147                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1589                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               2311414                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  5230440                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       4                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    504669                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          5697865                       # The number of ROB reads (Count)
system.cpu.rob.writes                         9978787                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   859855                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1785306                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                  862                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean            977                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict                238                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                 31                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                31                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                 115                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp                115                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq              379                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq             483                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1204                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.victimcache.mem_side_port::system.l2cache.cpu_side_port         1050                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                     2254                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        30912                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.victimcache.mem_side_port::system.l2cache.cpu_side_port        31616                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                     62528                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                               977                       # Total snoops (Count)
system.l2bus.snoopTraffic                       62528                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples                1985                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.492191                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.500065                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                      1008     50.78%     50.78% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       977     49.22%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                  1985                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy              1751494                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1449000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy             1513000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests            1246                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests          269                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               977                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          977                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandMisses::cpu.inst             483                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data             494                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total                977                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            483                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data            494                       # number of overall misses (Count)
system.l2cache.overallMisses::total               977                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     46914000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     50799524                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total      97713524                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     46914000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     50799524                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total     97713524                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           483                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data           494                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total              977                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          483                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data          494                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total             977                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 97130.434783                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 102833.044534                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 100013.842375                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 97130.434783                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 102833.044534                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 100013.842375                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks             977                       # number of writebacks (Count)
system.l2cache.writebacks::total                  977                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          483                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data          494                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total            977                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          483                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data          494                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total           977                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     37254000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     40919524                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total     78173524                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     37254000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     40919524                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total     78173524                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 77130.434783                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 82833.044534                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 80013.842375                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 77130.434783                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 82833.044534                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 80013.842375                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                         0                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          238                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          238                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadCleanReq.misses::cpu.data          379                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          379                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.data     38974636                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     38974636                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.data          379                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total          379                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.data            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.data 102835.451187                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 102835.451187                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.data          379                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total          379                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.data     31394636                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     31394636                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.data 82835.451187                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 82835.451187                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.misses::cpu.data          115                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            115                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     11824888                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     11824888                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data          115                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total          115                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 102825.113043                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 102825.113043                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data          115                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          115                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data      9524888                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total      9524888                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 82825.113043                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 82825.113043                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.misses::cpu.inst          483                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          483                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     46914000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     46914000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          483                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total          483                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 97130.434783                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 97130.434783                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          483                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          483                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     37254000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     37254000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 77130.434783                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 77130.434783                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.misses::cpu.data           31                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total            31                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.accesses::cpu.data           31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total           31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMisses::cpu.data           31                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total           31                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data       959000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total       959000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 30935.483871                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 30935.483871                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.tagAccesses                  9968                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                 9968                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu.inst::samples       483.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples       494.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000565002                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 2293                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          977                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        977                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    977                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      739                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      183                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       46                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    62528                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               44948666.44909273                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1390978000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1423723.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        30912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        31616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 22221295.695917900652                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 22727370.753174830228                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          483                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data          494                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     12456720                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     14596538                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25790.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29547.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        30912                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        31616                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           62528                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        30912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        30912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           483                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data           494                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        22221296                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        22727371                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           44948666                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     22221296                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       22221296                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       22221296                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       22727371                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          44948666                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   977                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            71                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           201                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6            40                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            28                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            42                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            81                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           34                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                  8734508                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                4885000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            27053258                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8940.13                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27690.13                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  790                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             80.86                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          176                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   341.818182                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   222.613200                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   297.820446                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127           46     26.14%     26.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           47     26.70%     52.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           16      9.09%     61.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           10      5.68%     67.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           11      6.25%     73.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           29     16.48%     90.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            2      1.14%     91.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            3      1.70%     93.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           12      6.82%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          176                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  62528                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                44.948666                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.35                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.35                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                80.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           942480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           481965                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         5083680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 109405920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    130100220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    424623840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      670638105                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    482.092638                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1102882238                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     46280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    241935762                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           392700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           185955                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         1892100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 109405920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     43339950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    497685120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      652901745                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    469.342739                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1293481748                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     46280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     51336252                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 862                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               238                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                31                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                115                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               115                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             862                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         2223                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         2223                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    2223                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port        62528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total        62528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    62528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1008                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1008    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1008                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             1246506                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            5176735                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1246                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          269                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.transDist::ReadResp              379                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackDirty            3                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackClean          495                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeReq             31                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeResp            31                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExReq             115                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExResp            115                       # Transaction distribution (Count)
system.victimbus.transDist::ReadSharedReq          379                       # Transaction distribution (Count)
system.victimbus.pktCount_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port         1054                       # Packet count per connected requestor and responder (Count)
system.victimbus.pktSize_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port        31872                       # Cumulative packet size per connected requestor and responder (Byte)
system.victimbus.snoops                           494                       # Total snoops (Count)
system.victimbus.snoopTraffic                   31616                       # Total snoop traffic (Byte)
system.victimbus.snoopFanout::samples            1019                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::mean           0.484789                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::stdev          0.500014                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::0                   525     51.52%     51.52% # Request fanout histogram (Count)
system.victimbus.snoopFanout::1                   494     48.48%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::max_value             1                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::total              1019                       # Request fanout histogram (Count)
system.victimbus.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimbus.reqLayer0.occupancy           533000                       # Layer occupancy (ticks) (Tick)
system.victimbus.reqLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.victimbus.respLayer0.occupancy         1543475                       # Layer occupancy (ticks) (Tick)
system.victimbus.respLayer0.utilization           0.0                       # Layer utilization (Ratio)
system.victimbus.snoop_filter.totRequests          529                       # Total number of requests made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleRequests           35                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.snoop_filter.totSnoops           494                       # Total number of snoops made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleSnoops          494                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimcache.demandMisses::cpu.data          494                       # number of demand (read+write) misses (Count)
system.victimcache.demandMisses::total            494                       # number of demand (read+write) misses (Count)
system.victimcache.overallMisses::cpu.data          494                       # number of overall misses (Count)
system.victimcache.overallMisses::total           494                       # number of overall misses (Count)
system.victimcache.demandMissLatency::cpu.data     51312000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.demandMissLatency::total     51312000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.overallMissLatency::cpu.data     51312000                       # number of overall miss ticks (Tick)
system.victimcache.overallMissLatency::total     51312000                       # number of overall miss ticks (Tick)
system.victimcache.demandAccesses::cpu.data          494                       # number of demand (read+write) accesses (Count)
system.victimcache.demandAccesses::total          494                       # number of demand (read+write) accesses (Count)
system.victimcache.overallAccesses::cpu.data          494                       # number of overall (read+write) accesses (Count)
system.victimcache.overallAccesses::total          494                       # number of overall (read+write) accesses (Count)
system.victimcache.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.victimcache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.victimcache.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.victimcache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.victimcache.demandAvgMissLatency::cpu.data 103870.445344                       # average overall miss latency ((Cycle/Count))
system.victimcache.demandAvgMissLatency::total 103870.445344                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::cpu.data 103870.445344                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::total 103870.445344                       # average overall miss latency ((Cycle/Count))
system.victimcache.blockedCycles::no_mshrs          378                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCauses::no_mshrs            9                       # number of times access was blocked (Count)
system.victimcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.victimcache.avgBlocked::no_mshrs            42                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.writebacks::writebacks          494                       # number of writebacks (Count)
system.victimcache.writebacks::total              494                       # number of writebacks (Count)
system.victimcache.demandMshrMisses::cpu.data          494                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.demandMshrMisses::total          494                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.overallMshrMisses::cpu.data          494                       # number of overall MSHR misses (Count)
system.victimcache.overallMshrMisses::total          494                       # number of overall MSHR misses (Count)
system.victimcache.demandMshrMissLatency::cpu.data     51312000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.demandMshrMissLatency::total     51312000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::cpu.data     51312000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::total     51312000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.demandAvgMshrMissLatency::cpu.data 103870.445344                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.demandAvgMshrMissLatency::total 103870.445344                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::cpu.data 103870.445344                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::total 103870.445344                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.replacements                     0                       # number of replacements (Count)
system.victimcache.ReadExReq.misses::cpu.data          115                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.misses::total          115                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.missLatency::cpu.data     11943000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.missLatency::total     11943000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.accesses::cpu.data          115                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.accesses::total          115                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMissLatency::cpu.data 103852.173913                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMissLatency::total 103852.173913                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.mshrMisses::cpu.data          115                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMisses::total          115                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMissLatency::cpu.data     11943000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissLatency::total     11943000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMshrMissLatency::cpu.data 103852.173913                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMshrMissLatency::total 103852.173913                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.misses::cpu.data          379                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.misses::total          379                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.missLatency::cpu.data     39369000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.missLatency::total     39369000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.accesses::cpu.data          379                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.accesses::total          379                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMissLatency::cpu.data 103875.989446                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMissLatency::total 103875.989446                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.mshrMisses::cpu.data          379                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMisses::total          379                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMissLatency::cpu.data     39369000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissLatency::total     39369000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMshrMissLatency::cpu.data 103875.989446                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMshrMissLatency::total 103875.989446                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.misses::cpu.data           31                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.misses::total           31                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.accesses::cpu.data           31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.accesses::total           31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMisses::cpu.data           31                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMisses::total           31                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMissLatency::cpu.data      1641000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissLatency::total      1641000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.avgMshrMissLatency::cpu.data 52935.483871                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.avgMshrMissLatency::total 52935.483871                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.WritebackClean.hits::writebacks            1                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.hits::total            1                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.accesses::writebacks            1                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackClean.accesses::total            1                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.hits::writebacks            3                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.hits::total            3                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.accesses::writebacks            3                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.accesses::total            3                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimcache.tags.tagsInUse            3.494320                       # Average ticks per tags in use ((Tick/Count))
system.victimcache.tags.totalRefs                   4                       # Total number of references to valid blocks. (Count)
system.victimcache.tags.sampledRefs                 4                       # Sample count of references to valid blocks. (Count)
system.victimcache.tags.avgRefs                     1                       # Average number of references to valid blocks. ((Count/Count))
system.victimcache.tags.warmupTick           94208000                       # The tick when the warmup percentage was hit. (Tick)
system.victimcache.tags.occupancies::writebacks     3.494320                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.victimcache.tags.avgOccs::writebacks     0.054599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.avgOccs::total       0.054599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.occupanciesTaskId::1024            4                       # Occupied blocks per task id (Count)
system.victimcache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.victimcache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.victimcache.tags.tagAccesses             33860                       # Number of tag accesses (Count)
system.victimcache.tags.dataAccesses            33860                       # Number of data accesses (Count)
system.victimcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1391098000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
