{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675870572238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675870572239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  8 10:36:12 2023 " "Processing started: Wed Feb  8 10:36:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675870572239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675870572239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2a -c Lab2a " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2a -c Lab2a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675870572239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675870572554 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1675870572554 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab2a.v " "Can't analyze file -- file Lab2a.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1675870579522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2b.v 5 5 " "Found 5 design units, including 5 entities, in source file lab2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2b " "Found entity 1: Lab2b" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675870579541 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer " "Found entity 2: timer" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675870579541 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter " "Found entity 3: counter" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675870579541 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux6to1 " "Found entity 4: mux6to1" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675870579541 ""} { "Info" "ISGN_ENTITY_NAME" "5 displayDecoder " "Found entity 5: displayDecoder" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675870579541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675870579541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2b " "Elaborating entity \"Lab2b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675870579576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:OncePerSecond " "Elaborating entity \"timer\" for hierarchy \"timer:OncePerSecond\"" {  } { { "Lab2b.v" "OncePerSecond" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675870579600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:ZeroToSix " "Elaborating entity \"counter\" for hierarchy \"counter:ZeroToSix\"" {  } { { "Lab2b.v" "ZeroToSix" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675870579609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6to1 mux6to1:mux " "Elaborating entity \"mux6to1\" for hierarchy \"mux6to1:mux\"" {  } { { "Lab2b.v" "mux" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675870579613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayDecoder displayDecoder:zero " "Elaborating entity \"displayDecoder\" for hierarchy \"displayDecoder:zero\"" {  } { { "Lab2b.v" "zero" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675870579618 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675870579953 "|Lab2b|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675870579953 "|Lab2b|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675870579953 "|Lab2b|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675870579953 "|Lab2b|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675870579953 "|Lab2b|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675870579953 "|Lab2b|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675870579953 "|Lab2b|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675870579953 "|Lab2b|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675870579953 "|Lab2b|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Lab2b.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab2/2b/Lab2b.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675870579953 "|Lab2b|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1675870579953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675870580003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675870580384 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675870580384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675870580450 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675870580450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675870580450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675870580450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675870580461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  8 10:36:20 2023 " "Processing ended: Wed Feb  8 10:36:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675870580461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675870580461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675870580461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675870580461 ""}
