library verilog;
use verilog.vl_types.all;
entity ram_control is
    generic(
        WIDTH           : integer := 512;
        HEIGHT          : integer := 424;
        LOGSIZE         : integer := 18;
        DEPTH_SIZE      : integer := 16;
        BIN_SIZE        : integer := 1
    );
    port(
        reset           : in     vl_logic;
        clk             : in     vl_logic;
        clock_60_mhz    : in     vl_logic;
        write_btn       : in     vl_logic;
        OE              : in     vl_logic;
        RD              : in     vl_logic;
        data            : in     vl_logic_vector(7 downto 0);
        read_index      : in     vl_logic_vector;
        ready           : out    vl_logic;
        bin_out         : out    vl_logic;
        start           : out    vl_logic;
        index_out       : out    vl_logic_vector;
        state_out       : out    vl_logic_vector(1 downto 0)
    );
end ram_control;
