(export (version D)
  (design
    (source "C:\Users\sdine\Generatingcircuitagent\Generatingcircuitagent\interface\chat_ui.py")
    (date "06/19/2025 02:01 AM")
    (tool "SKiDL (2.0.1)"))
  (components
    (comp (ref "R1")
      (value "R")
      (footprint "")
      (libsource (lib Device) (part "R"))
      (sheetpath (names "/top/5380428761380968721") (tstamps "/top/5380428761380968721")))
    (comp (ref "R1_1")
      (value "1800Ω")
      (footprint "Resistor_SMD:R_0805_2012Metric")
      (libsource (lib Device) (part "R"))
      (sheetpath (names "/top/18362101587837411212") (tstamps "/top/18362101587837411212")))
    (comp (ref "R2")
      (value "R")
      (footprint "")
      (libsource (lib Device) (part "R"))
      (sheetpath (names "/top/17006685069481682843") (tstamps "/top/17006685069481682843")))
    (comp (ref "R2_1")
      (value "3300Ω")
      (footprint "Resistor_SMD:R_0805_2012Metric")
      (libsource (lib Device) (part "R"))
      (sheetpath (names "/top/228092312044759339") (tstamps "/top/228092312044759339")))
    (comp (ref "R3")
      (value "R")
      (footprint "")
      (libsource (lib Device) (part "R"))
      (sheetpath (names "/top/9235036183164138914") (tstamps "/top/9235036183164138914"))))
  (nets
    (net (code 1) (name "GND")
      (node (ref "R2_1") (pin "2")))
    (net (code 2) (name "OUT")
      (node (ref "R1_1") (pin "2"))
      (node (ref "R2_1") (pin "1")))
    (net (code 3) (name "VCC")
      (node (ref "R1_1") (pin "1"))))
)
