\doxysection{srsran\+::dmrs\+\_\+pbch\+\_\+processor\+::config\+\_\+t Struct Reference}
\hypertarget{structsrsran_1_1dmrs__pbch__processor_1_1config__t}{}\label{structsrsran_1_1dmrs__pbch__processor_1_1config__t}\index{srsran::dmrs\_pbch\_processor::config\_t@{srsran::dmrs\_pbch\_processor::config\_t}}


Describes the required parameters to generate the signal.  




{\ttfamily \#include $<$dmrs\+\_\+pbch\+\_\+processor.\+h$>$}



Collaboration diagram for srsran\+::dmrs\+\_\+pbch\+\_\+processor\+::config\+\_\+t\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{de/db1/structsrsran_1_1dmrs__pbch__processor_1_1config__t__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1dmrs__pbch__processor_1_1config__t_a34577424ec31cf29f95ed5225153b975}\label{structsrsran_1_1dmrs__pbch__processor_1_1config__t_a34577424ec31cf29f95ed5225153b975} 
\mbox{\hyperlink{namespacesrsran_ae2a7787d776e7d6ee8959beb6b368286}{pci\+\_\+t}} {\bfseries phys\+\_\+cell\+\_\+id}
\begin{DoxyCompactList}\small\item\em Physical cell identifier. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pbch__processor_1_1config__t_acc1773940cc3facb2973914d77ed4f49}\label{structsrsran_1_1dmrs__pbch__processor_1_1config__t_acc1773940cc3facb2973914d77ed4f49} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries ssb\+\_\+idx}
\begin{DoxyCompactList}\small\item\em SS/\+PBCH block index in the burst. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pbch__processor_1_1config__t_aa8b20531220d1528a685b60540738ac1}\label{structsrsran_1_1dmrs__pbch__processor_1_1config__t_aa8b20531220d1528a685b60540738ac1} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries L\+\_\+max}
\begin{DoxyCompactList}\small\item\em Maximum number of SS/\+PBCH transmissions in a burst (5ms). \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pbch__processor_1_1config__t_aa8ea6540991d1f8cc485bb2b3cd47d49}\label{structsrsran_1_1dmrs__pbch__processor_1_1config__t_aa8ea6540991d1f8cc485bb2b3cd47d49} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries ssb\+\_\+first\+\_\+subcarrier}
\begin{DoxyCompactList}\small\item\em First subcarrier in the resource grid. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pbch__processor_1_1config__t_acbf5800549b30fa958f4a306eb697bbd}\label{structsrsran_1_1dmrs__pbch__processor_1_1config__t_acbf5800549b30fa958f4a306eb697bbd} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries ssb\+\_\+first\+\_\+symbol}
\begin{DoxyCompactList}\small\item\em First symbol of the SS/\+PBCH block within the slot. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pbch__processor_1_1config__t_ad3cfe1309cdc138c679ed4fe533ba496}\label{structsrsran_1_1dmrs__pbch__processor_1_1config__t_ad3cfe1309cdc138c679ed4fe533ba496} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries hrf}
\begin{DoxyCompactList}\small\item\em Flag\+: true if the SS/\+PBCH block transmission is in an odd half frame, false otherwise. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pbch__processor_1_1config__t_a8b539d105744f0e137cd1ae709bad577}\label{structsrsran_1_1dmrs__pbch__processor_1_1config__t_a8b539d105744f0e137cd1ae709bad577} 
\mbox{\hyperlink{classfloat}{float}} {\bfseries amplitude}
\begin{DoxyCompactList}\small\item\em Linear signal amplitude. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pbch__processor_1_1config__t_a0f8b32004abf5f46a46d1a025bffec4e}\label{structsrsran_1_1dmrs__pbch__processor_1_1config__t_a0f8b32004abf5f46a46d1a025bffec4e} 
\mbox{\hyperlink{classsrsran_1_1static__vector}{static\+\_\+vector}}$<$ \mbox{\hyperlink{classuint8__t}{uint8\+\_\+t}}, MAX\+\_\+\+PORTS $>$ {\bfseries ports}
\begin{DoxyCompactList}\small\item\em Port indexes to map the signal. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Describes the required parameters to generate the signal. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/upper/signal\+\_\+processors/dmrs\+\_\+pbch\+\_\+processor.\+h\end{DoxyCompactItemize}
