

================================================================
== Synthesis Summary Report of 'floyd_warshall'
================================================================
+ General Information: 
    * Date:           Tue May  6 10:53:03 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        floyd_warshall
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+------+----+-----------+-----------+-----+
    |                       Modules                      | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |      |    |           |           |     |
    |                       & Loops                      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+------+----+-----------+-----------+-----+
    |+ floyd_warshall                                    |     -|  0.10|   432004|  2.160e+06|         -|   432005|       -|        no|     -|   -|  317 (~0%)|  597 (~0%)|    -|
    | o VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3  |    II|  3.65|   432002|  2.160e+06|         5|        2|  216000|       yes|     -|   -|          -|          -|    -|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| path_address0 | 12       |
| path_address1 | 12       |
| path_d0       | 32       |
| path_q0       | 32       |
| path_q1       | 32       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| path     | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| path     | path_address0 | port    | offset   |
| path     | path_ce0      | port    |          |
| path     | path_we0      | port    |          |
| path     | path_d0       | port    |          |
| path     | path_q0       | port    |          |
| path     | path_address1 | port    | offset   |
| path     | path_ce1      | port    |          |
| path     | path_q1       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+------------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------+-----+--------+------------+-----+--------+---------+
| + floyd_warshall       | 0   |        |            |     |        |         |
|   add_ln10_1_fu_171_p2 | -   |        | add_ln10_1 | add | fabric | 0       |
|   add_ln10_fu_220_p2   | -   |        | add_ln10   | add | fabric | 0       |
|   add_ln11_fu_206_p2   | -   |        | add_ln11   | add | fabric | 0       |
|   sub_ln13_1_fu_311_p2 | -   |        | sub_ln13_1 | sub | fabric | 0       |
|   add_ln13_1_fu_317_p2 | -   |        | add_ln13_1 | add | fabric | 0       |
|   add_ln13_2_fu_332_p2 | -   |        | add_ln13_2 | add | fabric | 0       |
|   add_ln13_fu_414_p2   | -   |        | add_ln13   | add | fabric | 0       |
|   add_ln12_fu_363_p2   | -   |        | add_ln12   | add | fabric | 0       |
|   add_ln11_1_fu_369_p2 | -   |        | add_ln11_1 | add | fabric | 0       |
+------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------+------------------------------+---------------------------------------------+
| Type | Options                      | Location                                    |
+------+------------------------------+---------------------------------------------+
| top  | name = kernel_floyd_warshall | floyd_warshall_slow.cpp:4 in floyd_warshall |
+------+------------------------------+---------------------------------------------+


