==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-2] Generating simulation wrapper in SystemC ...
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
7
    while executing
"source C:/ERTS_Repo/Assignment_2/SC_IO_test/SC_IO/solution1/cosim.tcl"
    invoked from within
"hls::main C:/ERTS_Repo/Assignment_2/SC_IO_test/SC_IO/solution1/cosim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
