Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Jan  9 16:44:43 2018
| Host             : FREISMUTHDESK running 64-bit major release  (build 9200)
| Command          : report_power -file PicoRV32_BD_wrapper_power_routed.rpt -pb PicoRV32_BD_wrapper_power_summary_routed.pb -rpx PicoRV32_BD_wrapper_power_routed.rpx
| Design           : PicoRV32_BD_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.689        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.546        |
| Device Static (W)        | 0.143        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.5         |
| Junction Temperature (C) | 44.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |     4135 |       --- |             --- |
|   LUT as Logic           |     0.003 |      979 |     53200 |            1.84 |
|   LUT as Distributed RAM |    <0.001 |     1072 |     17400 |            6.16 |
|   CARRY4                 |    <0.001 |       91 |     13300 |            0.68 |
|   Register               |    <0.001 |      870 |    106400 |            0.82 |
|   F7/F8 Muxes            |    <0.001 |      800 |     53200 |            1.50 |
|   Others                 |     0.000 |      146 |       --- |             --- |
| Signals                  |     0.005 |     1921 |       --- |             --- |
| I/O                      |     0.002 |       34 |       200 |           17.00 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.143 |          |           |                 |
| Total                    |     1.689 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.029 |       0.014 |      0.015 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.718 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------------------------+-----------------+
| Clock      | Domain                                                         | Constraint (ns) |
+------------+----------------------------------------------------------------+-----------------+
| clk_fpga_0 | PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| PicoRV32_BD_wrapper               |     1.546 |
|   PicoRV32_BD_i                   |     1.543 |
|     Address_Decoder_0             |    <0.001 |
|       inst                        |    <0.001 |
|     Memory_0                      |     0.003 |
|       inst                        |     0.003 |
|         mem_reg_0_255_0_0         |    <0.001 |
|         mem_reg_0_255_10_10       |    <0.001 |
|         mem_reg_0_255_11_11       |    <0.001 |
|         mem_reg_0_255_12_12       |    <0.001 |
|         mem_reg_0_255_13_13       |    <0.001 |
|         mem_reg_0_255_14_14       |    <0.001 |
|         mem_reg_0_255_15_15       |    <0.001 |
|         mem_reg_0_255_16_16       |    <0.001 |
|         mem_reg_0_255_17_17       |    <0.001 |
|         mem_reg_0_255_18_18       |    <0.001 |
|         mem_reg_0_255_19_19       |    <0.001 |
|         mem_reg_0_255_1_1         |    <0.001 |
|         mem_reg_0_255_20_20       |    <0.001 |
|         mem_reg_0_255_21_21       |    <0.001 |
|         mem_reg_0_255_22_22       |    <0.001 |
|         mem_reg_0_255_23_23       |    <0.001 |
|         mem_reg_0_255_24_24       |    <0.001 |
|         mem_reg_0_255_25_25       |    <0.001 |
|         mem_reg_0_255_26_26       |    <0.001 |
|         mem_reg_0_255_27_27       |    <0.001 |
|         mem_reg_0_255_28_28       |    <0.001 |
|         mem_reg_0_255_29_29       |    <0.001 |
|         mem_reg_0_255_2_2         |    <0.001 |
|         mem_reg_0_255_30_30       |    <0.001 |
|         mem_reg_0_255_31_31       |    <0.001 |
|         mem_reg_0_255_3_3         |    <0.001 |
|         mem_reg_0_255_4_4         |    <0.001 |
|         mem_reg_0_255_5_5         |    <0.001 |
|         mem_reg_0_255_6_6         |    <0.001 |
|         mem_reg_0_255_7_7         |    <0.001 |
|         mem_reg_0_255_8_8         |    <0.001 |
|         mem_reg_0_255_9_9         |    <0.001 |
|         mem_reg_1024_1279_0_0     |    <0.001 |
|         mem_reg_1024_1279_10_10   |    <0.001 |
|         mem_reg_1024_1279_11_11   |    <0.001 |
|         mem_reg_1024_1279_12_12   |    <0.001 |
|         mem_reg_1024_1279_13_13   |    <0.001 |
|         mem_reg_1024_1279_14_14   |    <0.001 |
|         mem_reg_1024_1279_15_15   |    <0.001 |
|         mem_reg_1024_1279_16_16   |    <0.001 |
|         mem_reg_1024_1279_17_17   |    <0.001 |
|         mem_reg_1024_1279_18_18   |    <0.001 |
|         mem_reg_1024_1279_19_19   |    <0.001 |
|         mem_reg_1024_1279_1_1     |    <0.001 |
|         mem_reg_1024_1279_20_20   |    <0.001 |
|         mem_reg_1024_1279_21_21   |    <0.001 |
|         mem_reg_1024_1279_22_22   |    <0.001 |
|         mem_reg_1024_1279_23_23   |    <0.001 |
|         mem_reg_1024_1279_24_24   |    <0.001 |
|         mem_reg_1024_1279_25_25   |    <0.001 |
|         mem_reg_1024_1279_26_26   |    <0.001 |
|         mem_reg_1024_1279_27_27   |    <0.001 |
|         mem_reg_1024_1279_28_28   |    <0.001 |
|         mem_reg_1024_1279_29_29   |    <0.001 |
|         mem_reg_1024_1279_2_2     |    <0.001 |
|         mem_reg_1024_1279_30_30   |    <0.001 |
|         mem_reg_1024_1279_31_31   |    <0.001 |
|         mem_reg_1024_1279_3_3     |    <0.001 |
|         mem_reg_1024_1279_4_4     |    <0.001 |
|         mem_reg_1024_1279_5_5     |    <0.001 |
|         mem_reg_1024_1279_6_6     |    <0.001 |
|         mem_reg_1024_1279_7_7     |    <0.001 |
|         mem_reg_1024_1279_8_8     |    <0.001 |
|         mem_reg_1024_1279_9_9     |    <0.001 |
|         mem_reg_1280_1535_0_0     |    <0.001 |
|         mem_reg_1280_1535_10_10   |    <0.001 |
|         mem_reg_1280_1535_11_11   |    <0.001 |
|         mem_reg_1280_1535_12_12   |    <0.001 |
|         mem_reg_1280_1535_13_13   |    <0.001 |
|         mem_reg_1280_1535_14_14   |    <0.001 |
|         mem_reg_1280_1535_15_15   |    <0.001 |
|         mem_reg_1280_1535_16_16   |    <0.001 |
|         mem_reg_1280_1535_17_17   |    <0.001 |
|         mem_reg_1280_1535_18_18   |    <0.001 |
|         mem_reg_1280_1535_19_19   |    <0.001 |
|         mem_reg_1280_1535_1_1     |    <0.001 |
|         mem_reg_1280_1535_20_20   |    <0.001 |
|         mem_reg_1280_1535_21_21   |    <0.001 |
|         mem_reg_1280_1535_22_22   |    <0.001 |
|         mem_reg_1280_1535_23_23   |    <0.001 |
|         mem_reg_1280_1535_24_24   |    <0.001 |
|         mem_reg_1280_1535_25_25   |    <0.001 |
|         mem_reg_1280_1535_26_26   |    <0.001 |
|         mem_reg_1280_1535_27_27   |    <0.001 |
|         mem_reg_1280_1535_28_28   |    <0.001 |
|         mem_reg_1280_1535_29_29   |    <0.001 |
|         mem_reg_1280_1535_2_2     |    <0.001 |
|         mem_reg_1280_1535_30_30   |    <0.001 |
|         mem_reg_1280_1535_31_31   |    <0.001 |
|         mem_reg_1280_1535_3_3     |    <0.001 |
|         mem_reg_1280_1535_4_4     |    <0.001 |
|         mem_reg_1280_1535_5_5     |    <0.001 |
|         mem_reg_1280_1535_6_6     |    <0.001 |
|         mem_reg_1280_1535_7_7     |    <0.001 |
|         mem_reg_1280_1535_8_8     |    <0.001 |
|         mem_reg_1280_1535_9_9     |    <0.001 |
|         mem_reg_1536_1791_0_0     |    <0.001 |
|         mem_reg_1536_1791_10_10   |    <0.001 |
|         mem_reg_1536_1791_11_11   |    <0.001 |
|         mem_reg_1536_1791_12_12   |    <0.001 |
|         mem_reg_1536_1791_13_13   |    <0.001 |
|         mem_reg_1536_1791_14_14   |    <0.001 |
|         mem_reg_1536_1791_15_15   |    <0.001 |
|         mem_reg_1536_1791_16_16   |    <0.001 |
|         mem_reg_1536_1791_17_17   |    <0.001 |
|         mem_reg_1536_1791_18_18   |    <0.001 |
|         mem_reg_1536_1791_19_19   |    <0.001 |
|         mem_reg_1536_1791_1_1     |    <0.001 |
|         mem_reg_1536_1791_20_20   |    <0.001 |
|         mem_reg_1536_1791_21_21   |    <0.001 |
|         mem_reg_1536_1791_22_22   |    <0.001 |
|         mem_reg_1536_1791_23_23   |    <0.001 |
|         mem_reg_1536_1791_24_24   |    <0.001 |
|         mem_reg_1536_1791_25_25   |    <0.001 |
|         mem_reg_1536_1791_26_26   |    <0.001 |
|         mem_reg_1536_1791_27_27   |    <0.001 |
|         mem_reg_1536_1791_28_28   |    <0.001 |
|         mem_reg_1536_1791_29_29   |    <0.001 |
|         mem_reg_1536_1791_2_2     |    <0.001 |
|         mem_reg_1536_1791_30_30   |    <0.001 |
|         mem_reg_1536_1791_31_31   |    <0.001 |
|         mem_reg_1536_1791_3_3     |    <0.001 |
|         mem_reg_1536_1791_4_4     |    <0.001 |
|         mem_reg_1536_1791_5_5     |    <0.001 |
|         mem_reg_1536_1791_6_6     |    <0.001 |
|         mem_reg_1536_1791_7_7     |    <0.001 |
|         mem_reg_1536_1791_8_8     |    <0.001 |
|         mem_reg_1536_1791_9_9     |    <0.001 |
|         mem_reg_1792_2047_0_0     |    <0.001 |
|         mem_reg_1792_2047_10_10   |    <0.001 |
|         mem_reg_1792_2047_11_11   |    <0.001 |
|         mem_reg_1792_2047_12_12   |    <0.001 |
|         mem_reg_1792_2047_13_13   |    <0.001 |
|         mem_reg_1792_2047_14_14   |    <0.001 |
|         mem_reg_1792_2047_15_15   |    <0.001 |
|         mem_reg_1792_2047_16_16   |    <0.001 |
|         mem_reg_1792_2047_17_17   |    <0.001 |
|         mem_reg_1792_2047_18_18   |    <0.001 |
|         mem_reg_1792_2047_19_19   |    <0.001 |
|         mem_reg_1792_2047_1_1     |    <0.001 |
|         mem_reg_1792_2047_20_20   |    <0.001 |
|         mem_reg_1792_2047_21_21   |    <0.001 |
|         mem_reg_1792_2047_22_22   |    <0.001 |
|         mem_reg_1792_2047_23_23   |    <0.001 |
|         mem_reg_1792_2047_24_24   |    <0.001 |
|         mem_reg_1792_2047_25_25   |    <0.001 |
|         mem_reg_1792_2047_26_26   |    <0.001 |
|         mem_reg_1792_2047_27_27   |    <0.001 |
|         mem_reg_1792_2047_28_28   |    <0.001 |
|         mem_reg_1792_2047_29_29   |    <0.001 |
|         mem_reg_1792_2047_2_2     |    <0.001 |
|         mem_reg_1792_2047_30_30   |    <0.001 |
|         mem_reg_1792_2047_31_31   |    <0.001 |
|         mem_reg_1792_2047_3_3     |    <0.001 |
|         mem_reg_1792_2047_4_4     |    <0.001 |
|         mem_reg_1792_2047_5_5     |    <0.001 |
|         mem_reg_1792_2047_6_6     |    <0.001 |
|         mem_reg_1792_2047_7_7     |    <0.001 |
|         mem_reg_1792_2047_8_8     |    <0.001 |
|         mem_reg_1792_2047_9_9     |    <0.001 |
|         mem_reg_256_511_0_0       |    <0.001 |
|         mem_reg_256_511_10_10     |    <0.001 |
|         mem_reg_256_511_11_11     |    <0.001 |
|         mem_reg_256_511_12_12     |    <0.001 |
|         mem_reg_256_511_13_13     |    <0.001 |
|         mem_reg_256_511_14_14     |    <0.001 |
|         mem_reg_256_511_15_15     |    <0.001 |
|         mem_reg_256_511_16_16     |    <0.001 |
|         mem_reg_256_511_17_17     |    <0.001 |
|         mem_reg_256_511_18_18     |    <0.001 |
|         mem_reg_256_511_19_19     |    <0.001 |
|         mem_reg_256_511_1_1       |    <0.001 |
|         mem_reg_256_511_20_20     |    <0.001 |
|         mem_reg_256_511_21_21     |    <0.001 |
|         mem_reg_256_511_22_22     |    <0.001 |
|         mem_reg_256_511_23_23     |    <0.001 |
|         mem_reg_256_511_24_24     |    <0.001 |
|         mem_reg_256_511_25_25     |    <0.001 |
|         mem_reg_256_511_26_26     |    <0.001 |
|         mem_reg_256_511_27_27     |    <0.001 |
|         mem_reg_256_511_28_28     |    <0.001 |
|         mem_reg_256_511_29_29     |    <0.001 |
|         mem_reg_256_511_2_2       |    <0.001 |
|         mem_reg_256_511_30_30     |    <0.001 |
|         mem_reg_256_511_31_31     |    <0.001 |
|         mem_reg_256_511_3_3       |    <0.001 |
|         mem_reg_256_511_4_4       |    <0.001 |
|         mem_reg_256_511_5_5       |    <0.001 |
|         mem_reg_256_511_6_6       |    <0.001 |
|         mem_reg_256_511_7_7       |    <0.001 |
|         mem_reg_256_511_8_8       |    <0.001 |
|         mem_reg_256_511_9_9       |    <0.001 |
|         mem_reg_512_767_0_0       |    <0.001 |
|         mem_reg_512_767_10_10     |    <0.001 |
|         mem_reg_512_767_11_11     |    <0.001 |
|         mem_reg_512_767_12_12     |    <0.001 |
|         mem_reg_512_767_13_13     |    <0.001 |
|         mem_reg_512_767_14_14     |    <0.001 |
|         mem_reg_512_767_15_15     |    <0.001 |
|         mem_reg_512_767_16_16     |    <0.001 |
|         mem_reg_512_767_17_17     |    <0.001 |
|         mem_reg_512_767_18_18     |    <0.001 |
|         mem_reg_512_767_19_19     |    <0.001 |
|         mem_reg_512_767_1_1       |    <0.001 |
|         mem_reg_512_767_20_20     |    <0.001 |
|         mem_reg_512_767_21_21     |    <0.001 |
|         mem_reg_512_767_22_22     |    <0.001 |
|         mem_reg_512_767_23_23     |    <0.001 |
|         mem_reg_512_767_24_24     |    <0.001 |
|         mem_reg_512_767_25_25     |    <0.001 |
|         mem_reg_512_767_26_26     |    <0.001 |
|         mem_reg_512_767_27_27     |    <0.001 |
|         mem_reg_512_767_28_28     |    <0.001 |
|         mem_reg_512_767_29_29     |    <0.001 |
|         mem_reg_512_767_2_2       |    <0.001 |
|         mem_reg_512_767_30_30     |    <0.001 |
|         mem_reg_512_767_31_31     |    <0.001 |
|         mem_reg_512_767_3_3       |    <0.001 |
|         mem_reg_512_767_4_4       |    <0.001 |
|         mem_reg_512_767_5_5       |    <0.001 |
|         mem_reg_512_767_6_6       |    <0.001 |
|         mem_reg_512_767_7_7       |    <0.001 |
|         mem_reg_512_767_8_8       |    <0.001 |
|         mem_reg_512_767_9_9       |    <0.001 |
|         mem_reg_768_1023_0_0      |    <0.001 |
|         mem_reg_768_1023_10_10    |    <0.001 |
|         mem_reg_768_1023_11_11    |    <0.001 |
|         mem_reg_768_1023_12_12    |    <0.001 |
|         mem_reg_768_1023_13_13    |    <0.001 |
|         mem_reg_768_1023_14_14    |    <0.001 |
|         mem_reg_768_1023_15_15    |    <0.001 |
|         mem_reg_768_1023_16_16    |    <0.001 |
|         mem_reg_768_1023_17_17    |    <0.001 |
|         mem_reg_768_1023_18_18    |    <0.001 |
|         mem_reg_768_1023_19_19    |    <0.001 |
|         mem_reg_768_1023_1_1      |    <0.001 |
|         mem_reg_768_1023_20_20    |    <0.001 |
|         mem_reg_768_1023_21_21    |    <0.001 |
|         mem_reg_768_1023_22_22    |    <0.001 |
|         mem_reg_768_1023_23_23    |    <0.001 |
|         mem_reg_768_1023_24_24    |    <0.001 |
|         mem_reg_768_1023_25_25    |    <0.001 |
|         mem_reg_768_1023_26_26    |    <0.001 |
|         mem_reg_768_1023_27_27    |    <0.001 |
|         mem_reg_768_1023_28_28    |    <0.001 |
|         mem_reg_768_1023_29_29    |    <0.001 |
|         mem_reg_768_1023_2_2      |    <0.001 |
|         mem_reg_768_1023_30_30    |    <0.001 |
|         mem_reg_768_1023_31_31    |    <0.001 |
|         mem_reg_768_1023_3_3      |    <0.001 |
|         mem_reg_768_1023_4_4      |    <0.001 |
|         mem_reg_768_1023_5_5      |    <0.001 |
|         mem_reg_768_1023_6_6      |    <0.001 |
|         mem_reg_768_1023_7_7      |    <0.001 |
|         mem_reg_768_1023_8_8      |    <0.001 |
|         mem_reg_768_1023_9_9      |    <0.001 |
|     Out_bank_0                    |    <0.001 |
|       inst                        |    <0.001 |
|         uart                      |    <0.001 |
|     picorv32_0                    |     0.009 |
|       inst                        |     0.009 |
|         cpuregs_reg_r1_0_31_0_5   |    <0.001 |
|         cpuregs_reg_r1_0_31_12_17 |    <0.001 |
|         cpuregs_reg_r1_0_31_18_23 |    <0.001 |
|         cpuregs_reg_r1_0_31_24_29 |    <0.001 |
|         cpuregs_reg_r1_0_31_30_31 |    <0.001 |
|         cpuregs_reg_r1_0_31_6_11  |    <0.001 |
|         cpuregs_reg_r2_0_31_0_5   |    <0.001 |
|         cpuregs_reg_r2_0_31_12_17 |    <0.001 |
|         cpuregs_reg_r2_0_31_18_23 |    <0.001 |
|         cpuregs_reg_r2_0_31_24_29 |    <0.001 |
|         cpuregs_reg_r2_0_31_30_31 |    <0.001 |
|         cpuregs_reg_r2_0_31_6_11  |    <0.001 |
|     processing_system7_0          |     1.529 |
|       inst                        |     1.529 |
+-----------------------------------+-----------+


