
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-SP3.1 <build 67625>)
| Date         : Fri Mar 26 19:53:31 2021
| Design       : m1_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           1  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             159           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4050           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                               1           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 rx_clki_Inferred         1000.000     {0 500}        Declared               461           0  {rx_clki}
 system_internal_clock    1000.000     {0 500}        Declared               108           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 system_internal_clock_group   asynchronous               system_internal_clock                   
 Inferred_clock_group          asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     125.000 MHz         20.000          8.000         12.000
 axi_clk0                   100.000 MHz     106.202 MHz         10.000          9.416          0.584
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz    1360.544 MHz          2.000          0.735          1.265
 rx_clki_Inferred             1.000 MHz     168.124 MHz       1000.000          5.948        994.052
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        12.000       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.269      -0.599              7             10
 axi_clk0               axi_clk0                     0.584       0.000              0          15458
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.265       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.778       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.052       0.000              0           1450
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.737       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.401       0.000              0             10
 axi_clk0               axi_clk0                     0.146       0.000              0          15458
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.840       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.150       0.000              0           1450
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.482       0.000              0            128
 axi_clk0               axi_clk0                     3.799       0.000              0           3810
 pclk                   axi_clk0                     5.513       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           995.990       0.000              0            423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.781       0.000              0            128
 axi_clk0               axi_clk0                     0.734       0.000              0           3810
 pclk                   axi_clk0                     2.463       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             1.055       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.734       0.000              0            159
 axi_clk0                                            1.609       0.000              0           4050
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.142       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              1
 rx_clki_Inferred                                  498.376       0.000              0            461
 system_internal_clock                             499.146       0.000              0            108
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        13.652       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.381       0.000              0             10
 axi_clk0               axi_clk0                     2.007       0.000              0          15458
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.350       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.336       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           995.215       0.000              0           1450
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.671       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.499       0.000              0             10
 axi_clk0               axi_clk0                     0.308       0.000              0          15458
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.737       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.183       0.000              0           1450
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        18.006       0.000              0            128
 axi_clk0               axi_clk0                     5.023       0.000              0           3810
 pclk                   axi_clk0                     5.997       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           996.637       0.000              0            423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.718       0.000              0            128
 axi_clk0               axi_clk0                     0.718       0.000              0           3810
 pclk                   axi_clk0                     2.266       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             0.982       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.971       0.000              0            159
 axi_clk0                                            1.712       0.000              0           4050
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.136       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.344       0.000              0              1
 rx_clki_Inferred                                  498.418       0.000              0            461
 system_internal_clock                             499.146       0.000              0            108
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.167
  Launch Clock Delay      :  8.497
  Clock Pessimism Removal :  1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.826       8.497         ntclkbufg_1      
 CLMA_50_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_24/Q0                     tco                   0.261       8.758 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.615       9.373         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMS_46_29/Y1                     td                    0.276       9.649 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.422      10.071         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
 CLMS_46_33/Y2                     td                    0.216      10.287 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.265      10.552         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_33/Y1                     td                    0.169      10.721 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/gateop_perm/Z
                                   net (fanout=40)       1.239      11.960         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
 CLMA_90_52/Y0                     td                    0.383      12.343 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.972      14.315         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  14.315         Logic Levels: 4  
                                                                                   Logic: 1.305ns(22.430%), Route: 4.513ns(77.570%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.167         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.302      28.469                          
 clock uncertainty                                      -0.150      28.319                          

 Setup time                                             -2.004      26.315                          

 Data required time                                                 26.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.315                          
 Data arrival time                                                 -14.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.167
  Launch Clock Delay      :  8.497
  Clock Pessimism Removal :  1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.826       8.497         ntclkbufg_1      
 CLMA_50_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_24/Q0                     tco                   0.261       8.758 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.615       9.373         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMS_46_29/Y1                     td                    0.276       9.649 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.422      10.071         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
 CLMS_46_33/Y2                     td                    0.216      10.287 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.265      10.552         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_33/Y1                     td                    0.169      10.721 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/gateop_perm/Z
                                   net (fanout=40)       1.240      11.961         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
 CLMS_94_37/Y0                     td                    0.164      12.125 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]/gateop_perm/Z
                                   net (fanout=1)        2.014      14.139         u_DDR3/ddrc_paddr [4]
 HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]

 Data arrival time                                                  14.139         Logic Levels: 4  
                                                                                   Logic: 1.086ns(19.248%), Route: 4.556ns(80.752%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.167         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.302      28.469                          
 clock uncertainty                                      -0.150      28.319                          

 Setup time                                             -1.855      26.464                          

 Data required time                                                 26.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.464                          
 Data arrival time                                                 -14.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.167
  Launch Clock Delay      :  8.497
  Clock Pessimism Removal :  1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.826       8.497         ntclkbufg_1      
 CLMA_50_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_24/Q0                     tco                   0.261       8.758 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.615       9.373         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMS_46_29/Y1                     td                    0.276       9.649 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.422      10.071         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
 CLMS_46_33/Y2                     td                    0.216      10.287 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.265      10.552         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_33/Y1                     td                    0.169      10.721 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/gateop_perm/Z
                                   net (fanout=40)       1.076      11.797         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
 CLMS_86_37/Y0                     td                    0.282      12.079 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        1.641      13.720         u_DDR3/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  13.720         Logic Levels: 4  
                                                                                   Logic: 1.204ns(23.052%), Route: 4.019ns(76.948%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.167         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.302      28.469                          
 clock uncertainty                                      -0.150      28.319                          

 Setup time                                             -2.033      26.286                          

 Data required time                                                 26.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.286                          
 Data arrival time                                                 -13.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.566                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.473
  Launch Clock Delay      :  7.124
  Clock Pessimism Removal :  -1.321

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529       7.124         ntclkbufg_1      
 CLMA_26_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/CLK

 CLMA_26_44/Q1                     tco                   0.223       7.347 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/Q
                                   net (fanout=3)        0.459       7.806         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last [0]
 CLMA_26_48/D4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.806         Logic Levels: 0  
                                                                                   Logic: 0.223ns(32.698%), Route: 0.459ns(67.302%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.802       8.473         ntclkbufg_1      
 CLMA_26_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.321       7.152                          
 clock uncertainty                                       0.000       7.152                          

 Hold time                                              -0.083       7.069                          

 Data required time                                                  7.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.069                          
 Data arrival time                                                  -7.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.468
  Launch Clock Delay      :  7.116
  Clock Pessimism Removal :  -1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.521       7.116         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q3                     tco                   0.223       7.339 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.489       7.828         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req
 CLMA_26_68/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.828         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.320%), Route: 0.489ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       8.468         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.302       7.166                          
 clock uncertainty                                       0.000       7.166                          

 Hold time                                              -0.081       7.085                          

 Data required time                                                  7.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.085                          
 Data arrival time                                                  -7.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.743                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.473
  Launch Clock Delay      :  7.124
  Clock Pessimism Removal :  -1.321

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529       7.124         ntclkbufg_1      
 CLMA_26_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/CLK

 CLMA_26_44/Q1                     tco                   0.223       7.347 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/Q
                                   net (fanout=3)        0.474       7.821         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last [0]
 CLMA_26_48/C4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.821         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.994%), Route: 0.474ns(68.006%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.802       8.473         ntclkbufg_1      
 CLMA_26_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.321       7.152                          
 clock uncertainty                                       0.000       7.152                          

 Hold time                                              -0.082       7.070                          

 Data required time                                                  7.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.070                          
 Data arrival time                                                  -7.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.144
  Launch Clock Delay      :  7.005
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367      21.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      23.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.005         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.005         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.404      24.409 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        3.747      28.156         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_92/CD                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  28.156         Logic Levels: 0  
                                                                                   Logic: 1.404ns(27.257%), Route: 3.747ns(72.743%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549      27.144         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.925      28.069                          
 clock uncertainty                                      -0.150      27.919                          

 Setup time                                             -0.032      27.887                          

 Data required time                                                 27.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.887                          
 Data arrival time                                                 -28.156                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.139
  Launch Clock Delay      :  7.005
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367      21.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      23.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.005         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.005         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.320      24.325 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        3.572      27.897         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/A4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.897         Logic Levels: 0  
                                                                                   Logic: 1.320ns(26.983%), Route: 3.572ns(73.017%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      27.139         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.925      28.064                          
 clock uncertainty                                      -0.150      27.914                          

 Setup time                                             -0.130      27.784                          

 Data required time                                                 27.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.784                          
 Data arrival time                                                 -27.897                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L1
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.139
  Launch Clock Delay      :  7.005
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367      21.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      23.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.005         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.005         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.320      24.325 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        3.439      27.764         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_89/C1                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.764         Logic Levels: 0  
                                                                                   Logic: 1.320ns(27.737%), Route: 3.439ns(72.263%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      27.139         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.925      28.064                          
 clock uncertainty                                      -0.150      27.914                          

 Setup time                                             -0.251      27.663                          

 Data required time                                                 27.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.663                          
 Data arrival time                                                 -27.764                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.478
  Launch Clock Delay      :  5.879
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.879         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.879         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.954 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.069      29.023         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_77/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.023         Logic Levels: 0  
                                                                                   Logic: 1.075ns(34.192%), Route: 2.069ns(65.808%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367      25.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807      28.478         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.925      27.553                          
 clock uncertainty                                       0.150      27.703                          

 Hold time                                              -0.081      27.622                          

 Data required time                                                 27.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.622                          
 Data arrival time                                                 -29.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.478
  Launch Clock Delay      :  5.879
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.879         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.879         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.954 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.194      29.148         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_76/D4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.148         Logic Levels: 0  
                                                                                   Logic: 1.075ns(32.885%), Route: 2.194ns(67.115%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367      25.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807      28.478         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.925      27.553                          
 clock uncertainty                                       0.150      27.703                          

 Hold time                                              -0.083      27.620                          

 Data required time                                                 27.620                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.620                          
 Data arrival time                                                 -29.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.493
  Launch Clock Delay      :  5.879
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.879         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.879         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.954 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.325      29.279         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/C4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.279         Logic Levels: 0  
                                                                                   Logic: 1.075ns(31.618%), Route: 2.325ns(68.382%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367      25.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822      28.493         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.925      27.568                          
 clock uncertainty                                       0.150      27.718                          

 Hold time                                              -0.082      27.636                          

 Data required time                                                 27.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.636                          
 Data arrival time                                                 -29.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/L3
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.138
  Launch Clock Delay      :  8.500
  Clock Pessimism Removal :  1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.826       8.500         ntclkbufg_2      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_34_208/QA1[9]                 tco                   2.045      10.545 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/DOA[9]
                                   net (fanout=8)        2.593      13.138         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_data_ram [40]
 CLMA_82_112/Y0                    td                    0.164      13.302 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N218_8/gateop_perm/Z
                                   net (fanout=2)        0.813      14.115         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/_N24300
                                                         0.276      14.391 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      14.391         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1276
 CLMA_86_72/COUT                   td                    0.097      14.488 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.488         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1278
                                                         0.060      14.548 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      14.548         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1280
 CLMA_86_76/COUT                   td                    0.097      14.645 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.645         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1282
 CLMA_86_80/Y0                     td                    0.198      14.843 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.518      15.361         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N2 [8]
 CLMA_82_80/Y0                     td                    0.164      15.525 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[8]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=8)        0.506      16.031         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wwptr [8]
                                                         0.442      16.473 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.fsub_5/gateop_A2/Cout
                                                         0.000      16.473         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.co [6]
 CLMS_94_77/Y3                     td                    0.380      16.853 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.287      17.140         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N135 [7]
 CLMS_94_81/D3                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  17.140         Logic Levels: 6  
                                                                                   Logic: 3.923ns(45.405%), Route: 4.717ns(54.595%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.540      17.138         ntclkbufg_2      
 CLMS_94_81/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.076      18.214                          
 clock uncertainty                                      -0.150      18.064                          

 Setup time                                             -0.340      17.724                          

 Data required time                                                 17.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.724                          
 Data arrival time                                                 -17.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_inv_L5Q_perm/L3
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.134
  Launch Clock Delay      :  8.500
  Clock Pessimism Removal :  1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.826       8.500         ntclkbufg_2      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_34_208/QA1[9]                 tco                   2.045      10.545 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/DOA[9]
                                   net (fanout=8)        2.593      13.138         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_data_ram [40]
 CLMA_82_112/Y0                    td                    0.164      13.302 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N218_8/gateop_perm/Z
                                   net (fanout=2)        0.813      14.115         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/_N24300
                                                         0.276      14.391 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      14.391         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1276
 CLMA_86_72/COUT                   td                    0.097      14.488 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.488         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1278
 CLMA_86_76/Y1                     td                    0.381      14.869 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.419      15.288         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMA_90_72/Y1                     td                    0.169      15.457 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.296      15.753         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wwptr [5]
                                                         0.382      16.135 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_1/gateop_A2/Cout
                                                         0.000      16.135         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [2]
 CLMA_94_72/Y3                     td                    0.380      16.515 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.582      17.097         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N133 [3]
 CLMS_86_73/D3                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  17.097         Logic Levels: 5  
                                                                                   Logic: 3.894ns(45.295%), Route: 4.703ns(54.705%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.536      17.134         ntclkbufg_2      
 CLMS_86_73/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.076      18.210                          
 clock uncertainty                                      -0.150      18.060                          

 Setup time                                             -0.340      17.720                          

 Data required time                                                 17.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.720                          
 Data arrival time                                                 -17.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q_perm/L1
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.143
  Launch Clock Delay      :  8.500
  Clock Pessimism Removal :  1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.826       8.500         ntclkbufg_2      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_34_208/QA1[9]                 tco                   2.045      10.545 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/DOA[9]
                                   net (fanout=8)        2.593      13.138         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_data_ram [40]
 CLMA_82_112/Y0                    td                    0.164      13.302 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N218_8/gateop_perm/Z
                                   net (fanout=2)        0.813      14.115         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/_N24300
                                                         0.276      14.391 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      14.391         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1276
 CLMA_86_72/COUT                   td                    0.097      14.488 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.488         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1278
 CLMA_86_76/Y1                     td                    0.381      14.869 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.419      15.288         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMA_90_72/Y1                     td                    0.169      15.457 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.296      15.753         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wwptr [5]
                                                         0.382      16.135 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_1/gateop_A2/Cout
                                                         0.000      16.135         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [2]
 CLMA_94_72/COUT                   td                    0.097      16.232 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.232         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [4]
 CLMA_94_76/Y1                     td                    0.381      16.613 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.587      17.200         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N133 [5]
 CLMS_94_85/B1                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  17.200         Logic Levels: 6  
                                                                                   Logic: 3.992ns(45.885%), Route: 4.708ns(54.115%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.545      17.143         ntclkbufg_2      
 CLMS_94_85/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.076      18.219                          
 clock uncertainty                                      -0.150      18.069                          

 Setup time                                             -0.240      17.829                          

 Data required time                                                 17.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.829                          
 Data arrival time                                                 -17.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.629                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.534
  Launch Clock Delay      :  7.174
  Clock Pessimism Removal :  -1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.576       7.174         ntclkbufg_2      
 CLMS_54_129/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q_perm/CLK

 CLMS_54_129/Y2                    tco                   0.281       7.455 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q_perm/Q
                                   net (fanout=4)        0.249       7.704         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num [3]
 DRM_62_104/ADA0[3]                                                        f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]

 Data arrival time                                                   7.704         Logic Levels: 0  
                                                                                   Logic: 0.281ns(53.019%), Route: 0.249ns(46.981%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.860       8.534         ntclkbufg_2      
 DRM_62_104/CLKA[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.076       7.458                          
 clock uncertainty                                       0.000       7.458                          

 Hold time                                               0.100       7.558                          

 Data required time                                                  7.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.558                          
 Data arrival time                                                  -7.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_1/gateop/M2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.497
  Launch Clock Delay      :  7.156
  Clock Pessimism Removal :  -1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.558       7.156         ntclkbufg_2      
 CLMA_50_140/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK

 CLMA_50_140/Y0                    tco                   0.281       7.437 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/Q
                                   net (fanout=68)       0.393       7.830         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]
 CLMS_38_149/M2                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_1/gateop/M2

 Data arrival time                                                   7.830         Logic Levels: 0  
                                                                                   Logic: 0.281ns(41.691%), Route: 0.393ns(58.309%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.823       8.497         ntclkbufg_2      
 CLMS_38_149/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_1/gateop/WCLK
 clock pessimism                                        -1.302       7.195                          
 clock uncertainty                                       0.000       7.195                          

 Hold time                                               0.402       7.597                          

 Data required time                                                  7.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.597                          
 Data arrival time                                                  -7.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_1/gateop/M2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.497
  Launch Clock Delay      :  7.156
  Clock Pessimism Removal :  -1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.558       7.156         ntclkbufg_2      
 CLMA_50_140/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK

 CLMA_50_140/Y0                    tco                   0.281       7.437 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/Q
                                   net (fanout=68)       0.393       7.830         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]
 CLMS_38_149/M2                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_1/gateop/M2

 Data arrival time                                                   7.830         Logic Levels: 0  
                                                                                   Logic: 0.281ns(41.691%), Route: 0.393ns(58.309%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.823       8.497         ntclkbufg_2      
 CLMS_38_149/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_1/gateop/WCLK
 clock pessimism                                        -1.302       7.195                          
 clock uncertainty                                       0.000       7.195                          

 Hold time                                               0.402       7.597                          

 Data required time                                                  7.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.597                          
 Data arrival time                                                  -7.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.943
  Launch Clock Delay      :  7.070
  Clock Pessimism Removal :  1.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       7.070         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       7.534 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.534         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.534         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       6.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.943         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.126       9.069                          
 clock uncertainty                                      -0.150       8.919                          

 Setup time                                             -0.120       8.799                          

 Data required time                                                  8.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.799                          
 Data arrival time                                                  -7.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.943
  Launch Clock Delay      :  7.070
  Clock Pessimism Removal :  1.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       7.070         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       7.534 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.534         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.534         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       6.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.943         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.126       9.069                          
 clock uncertainty                                      -0.150       8.919                          

 Setup time                                             -0.120       8.799                          

 Data required time                                                  8.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.799                          
 Data arrival time                                                  -7.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.943
  Launch Clock Delay      :  7.070
  Clock Pessimism Removal :  1.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       7.070         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       7.534 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.534         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.534         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       6.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.943         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.126       9.069                          
 clock uncertainty                                      -0.150       8.919                          

 Setup time                                             -0.120       8.799                          

 Data required time                                                  8.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.799                          
 Data arrival time                                                  -7.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.093
  Launch Clock Delay      :  5.932
  Clock Pessimism Removal :  -1.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.932         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       6.308 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.308         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.308         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       7.093         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.126       5.967                          
 clock uncertainty                                       0.000       5.967                          

 Hold time                                              -0.074       5.893                          

 Data required time                                                  5.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.893                          
 Data arrival time                                                  -6.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.093
  Launch Clock Delay      :  5.932
  Clock Pessimism Removal :  -1.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.932         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       6.308 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.308         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.308         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       7.093         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.126       5.967                          
 clock uncertainty                                       0.000       5.967                          

 Hold time                                              -0.074       5.893                          

 Data required time                                                  5.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.893                          
 Data arrival time                                                  -6.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.093
  Launch Clock Delay      :  5.932
  Clock Pessimism Removal :  -1.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.932         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       6.308 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.308         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.308         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       7.093         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.126       5.967                          
 clock uncertainty                                       0.000       5.967                          

 Hold time                                              -0.074       5.893                          

 Data required time                                                  5.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.893                          
 Data arrival time                                                  -6.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.879
  Launch Clock Delay      :  8.468
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       8.468         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.261       8.729 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.583       9.312         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   9.312         Logic Levels: 0  
                                                                                   Logic: 0.261ns(30.924%), Route: 0.583ns(69.076%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       8.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.879         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.879         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.925      10.804                          
 clock uncertainty                                      -0.150      10.654                          

 Setup time                                             -0.564      10.090                          

 Data required time                                                 10.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.090                          
 Data arrival time                                                  -9.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.778                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.879
  Launch Clock Delay      :  8.483
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.483         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMS_26_81/Q0                     tco                   0.261       8.744 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.422       9.166         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMS_26_77/Y1                     td                    0.276       9.442 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.415       9.857         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.857         Logic Levels: 1  
                                                                                   Logic: 0.537ns(39.083%), Route: 0.837ns(60.917%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       8.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.879         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.879         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.925      10.804                          
 clock uncertainty                                      -0.150      10.654                          

 Setup time                                              0.031      10.685                          

 Data required time                                                 10.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.685                          
 Data arrival time                                                  -9.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.828                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.669  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.879
  Launch Clock Delay      :  8.473
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.802       8.473         ntclkbufg_1      
 CLMA_26_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q3                     tco                   0.261       8.734 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.427       9.161         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   9.161         Logic Levels: 0  
                                                                                   Logic: 0.261ns(37.936%), Route: 0.427ns(62.064%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       8.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.205 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.619         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.879         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.879 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.879         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.925      10.804                          
 clock uncertainty                                      -0.150      10.654                          

 Setup time                                             -0.568      10.086                          

 Data required time                                                 10.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.086                          
 Data arrival time                                                  -9.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.925                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.005
  Launch Clock Delay      :  7.119
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.524       7.119         ntclkbufg_1      
 CLMA_26_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q3                     tco                   0.223       7.342 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.260       7.602         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.602         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       7.005         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       7.005         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.925       6.080                          
 clock uncertainty                                       0.150       6.230                          

 Hold time                                               0.532       6.762                          

 Data required time                                                  6.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.762                          
 Data arrival time                                                  -7.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.840                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.005
  Launch Clock Delay      :  7.139
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544       7.139         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q2                     tco                   0.223       7.362 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.390       7.752         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   7.752         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.378%), Route: 0.390ns(63.622%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       7.005         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       7.005         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.925       6.080                          
 clock uncertainty                                       0.150       6.230                          

 Hold time                                               0.681       6.911                          

 Data required time                                                  6.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.911                          
 Data arrival time                                                  -7.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.841                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.005
  Launch Clock Delay      :  7.119
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.524       7.119         ntclkbufg_1      
 CLMA_26_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_48/Q2                     tco                   0.223       7.342 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.438       7.780         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.737%), Route: 0.438ns(66.263%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.212 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.699         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       7.005         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       7.005 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       7.005         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.925       6.080                          
 clock uncertainty                                       0.150       6.230                          

 Hold time                                               0.683       6.913                          

 Data required time                                                  6.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.913                          
 Data arrival time                                                  -7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.479
  Launch Clock Delay      :  6.491
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.871       6.491         rx_clki_clkbufg  
 CLMA_146_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK

 CLMA_146_245/Q2                   tco                   0.261       6.752 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       1.821       8.573         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [4]
 CLMA_126_336/Y0                   td                    0.282       8.855 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.262       9.117         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N23711
 CLMA_126_336/Y3                   td                    0.169       9.286 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.532       9.818         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_118_333/Y2                   td                    0.384      10.202 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/gateop_perm/Z
                                   net (fanout=1)        0.261      10.463         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18519
 CLMA_118_333/Y0                   td                    0.282      10.745 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.426      11.171         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18518
 CLMA_118_329/Y1                   td                    0.276      11.447 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.482      11.929         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_126_328/B4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.929         Logic Levels: 5  
                                                                                   Logic: 1.654ns(30.416%), Route: 3.784ns(69.584%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.544    1005.479         rx_clki_clkbufg  
 CLMA_126_328/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.164                          
 clock uncertainty                                      -0.050    1006.114                          

 Setup time                                             -0.133    1005.981                          

 Data required time                                               1005.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.981                          
 Data arrival time                                                 -11.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.479
  Launch Clock Delay      :  6.491
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.871       6.491         rx_clki_clkbufg  
 CLMA_146_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK

 CLMA_146_245/Q2                   tco                   0.261       6.752 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       1.821       8.573         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [4]
 CLMA_126_336/Y0                   td                    0.282       8.855 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.262       9.117         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N23711
 CLMA_126_336/Y3                   td                    0.169       9.286 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.532       9.818         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_118_333/Y2                   td                    0.384      10.202 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/gateop_perm/Z
                                   net (fanout=1)        0.261      10.463         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18519
 CLMA_118_333/Y0                   td                    0.282      10.745 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.426      11.171         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18518
 CLMA_118_329/Y1                   td                    0.276      11.447 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.485      11.932         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_126_328/A4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.932         Logic Levels: 5  
                                                                                   Logic: 1.654ns(30.399%), Route: 3.787ns(69.601%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.544    1005.479         rx_clki_clkbufg  
 CLMA_126_328/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.164                          
 clock uncertainty                                      -0.050    1006.114                          

 Setup time                                             -0.130    1005.984                          

 Data required time                                               1005.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.984                          
 Data arrival time                                                 -11.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.486
  Launch Clock Delay      :  6.468
  Clock Pessimism Removal :  0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.848       6.468         rx_clki_clkbufg  
 CLMA_130_272/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/CLK

 CLMA_130_272/Q1                   tco                   0.261       6.729 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.906       7.635         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [6]
 CLMA_138_288/Y0                   td                    0.387       8.022 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=1)        0.261       8.283         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24017
 CLMA_138_288/Y1                   td                    0.169       8.452 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_15/gateop_perm/Z
                                   net (fanout=29)       0.955       9.407         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20097
 CLMA_130_305/Y2                   td                    0.284       9.691 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_11/gateop/F
                                   net (fanout=1)        0.725      10.416         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [11]
                                                         0.382      10.798 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000      10.798         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_146_300/Y3                   td                    0.340      11.138 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.449      11.587         _N27             
 CLMS_142_293/D2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                  11.587         Logic Levels: 4  
                                                                                   Logic: 1.823ns(35.612%), Route: 3.296ns(64.388%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.551    1005.486         rx_clki_clkbufg  
 CLMS_142_293/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.914    1006.400                          
 clock uncertainty                                      -0.050    1006.350                          

 Setup time                                             -0.344    1006.006                          

 Data required time                                               1006.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.006                          
 Data arrival time                                                 -11.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.488
  Launch Clock Delay      :  5.536
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.601       5.536         rx_clki_clkbufg  
 CLMS_66_253/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/CLK

 CLMS_66_253/Q0                    tco                   0.223       5.759 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/Q
                                   net (fanout=1)        0.113       5.872         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta [0]
 CLMS_66_245/A4                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.872         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.369%), Route: 0.113ns(33.631%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.868       6.488         rx_clki_clkbufg  
 CLMS_66_245/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.685       5.803                          
 clock uncertainty                                       0.000       5.803                          

 Hold time                                              -0.081       5.722                          

 Data required time                                                  5.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.722                          
 Data arrival time                                                  -5.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.489
  Launch Clock Delay      :  5.525
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.590       5.525         rx_clki_clkbufg  
 CLMA_66_244/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[1]/opit_0_L5Q_perm/CLK

 CLMA_66_244/Q0                    tco                   0.223       5.748 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.408       6.156         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [1]
 DRM_62_248/ADA0[4]                                                        f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   6.156         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.341%), Route: 0.408ns(64.659%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.869       6.489         rx_clki_clkbufg  
 DRM_62_248/CLKA[0]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.685       5.804                          
 clock uncertainty                                       0.000       5.804                          

 Hold time                                               0.142       5.946                          

 Data required time                                                  5.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.946                          
 Data arrival time                                                  -6.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[11]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.489
  Launch Clock Delay      :  5.520
  Clock Pessimism Removal :  -0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.585       5.520         rx_clki_clkbufg  
 CLMA_58_261/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[8]/opit_0_L5Q_perm/CLK

 CLMA_58_261/Q1                    tco                   0.223       5.743 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.260       6.003         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [8]
 DRM_62_248/ADA0[11]                                                       f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[11]

 Data arrival time                                                   6.003         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.869       6.489         rx_clki_clkbufg  
 DRM_62_248/CLKA[0]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.914       5.575                          
 clock uncertainty                                       0.000       5.575                          

 Hold time                                               0.142       5.717                          

 Data required time                                                  5.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.717                          
 Data arrival time                                                  -6.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.124
  Launch Clock Delay      :  8.515
  Clock Pessimism Removal :  1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.844       8.515         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.261       8.776 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.741      10.517         u_DDR3/global_reset_n
 CLMS_26_77/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.517         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.037%), Route: 1.741ns(86.963%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529      27.124         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.302      28.426                          
 clock uncertainty                                      -0.150      28.276                          

 Recovery time                                          -0.277      27.999                          

 Data required time                                                 27.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.999                          
 Data arrival time                                                 -10.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.129
  Launch Clock Delay      :  8.515
  Clock Pessimism Removal :  1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.844       8.515         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.261       8.776 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.741      10.517         u_DDR3/global_reset_n
 CLMS_26_77/RSCO                   td                    0.128      10.645 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.645         _N1009           
 CLMS_26_81/RSCI                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/RS

 Data arrival time                                                  10.645         Logic Levels: 1  
                                                                                   Logic: 0.389ns(18.263%), Route: 1.741ns(81.737%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534      27.129         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
 clock pessimism                                         1.302      28.431                          
 clock uncertainty                                      -0.150      28.281                          

 Recovery time                                           0.000      28.281                          

 Data required time                                                 28.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.281                          
 Data arrival time                                                 -10.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.139
  Launch Clock Delay      :  8.515
  Clock Pessimism Removal :  1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.844       8.515         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.261       8.776 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.589      10.365         u_DDR3/global_reset_n
 CLMA_26_88/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.365         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.108%), Route: 1.589ns(85.892%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      24.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      27.139         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.302      28.441                          
 clock uncertainty                                      -0.150      28.291                          

 Recovery time                                          -0.277      28.014                          

 Data required time                                                 28.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.014                          
 Data arrival time                                                 -10.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.503
  Launch Clock Delay      :  7.161
  Clock Pessimism Removal :  -1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.566       7.161         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.223       7.384 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       0.387       7.771         u_DDR3/global_reset_n
 CLMA_26_24/RS                                                             f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.771         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.557%), Route: 0.387ns(63.443%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.832       8.503         ntclkbufg_1      
 CLMA_26_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.302       7.201                          
 clock uncertainty                                       0.000       7.201                          

 Removal time                                           -0.211       6.990                          

 Data required time                                                  6.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.990                          
 Data arrival time                                                  -7.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.781                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.503
  Launch Clock Delay      :  7.161
  Clock Pessimism Removal :  -1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.566       7.161         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.223       7.384 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       0.387       7.771         u_DDR3/global_reset_n
 CLMA_26_24/RS                                                             f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.771         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.557%), Route: 0.387ns(63.443%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.832       8.503         ntclkbufg_1      
 CLMA_26_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.302       7.201                          
 clock uncertainty                                       0.000       7.201                          

 Removal time                                           -0.211       6.990                          

 Data required time                                                  6.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.990                          
 Data arrival time                                                  -7.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.781                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.503
  Launch Clock Delay      :  7.161
  Clock Pessimism Removal :  -1.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.566       7.161         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.223       7.384 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       0.387       7.771         u_DDR3/global_reset_n
 CLMA_26_24/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.771         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.557%), Route: 0.387ns(63.443%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.832       8.503         ntclkbufg_1      
 CLMA_26_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.302       7.201                          
 clock uncertainty                                       0.000       7.201                          

 Removal time                                           -0.211       6.990                          

 Data required time                                                  6.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.990                          
 Data arrival time                                                  -7.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.781                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.113
  Launch Clock Delay      :  8.526
  Clock Pessimism Removal :  1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.852       8.526         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.261       8.787 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     2.179      10.966         SYSRESETn        
 CLMA_102_200/Y0                   td                    0.164      11.130 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=133)      2.725      13.855         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_114_32/RSCO                  td                    0.118      13.973 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      13.973         _N1047           
 CLMA_114_36/RSCO                  td                    0.089      14.062 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      14.062         _N1046           
 CLMA_114_40/RSCO                  td                    0.089      14.151 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[26]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      14.151         _N1045           
 CLMA_114_44/RSCO                  td                    0.089      14.240 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[23]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.240         _N1044           
 CLMA_114_48/RSCI                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  14.240         Logic Levels: 5  
                                                                                   Logic: 0.810ns(14.176%), Route: 4.904ns(85.824%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.515      17.113         ntclkbufg_2      
 CLMA_114_48/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.076      18.189                          
 clock uncertainty                                      -0.150      18.039                          

 Recovery time                                           0.000      18.039                          

 Data required time                                                 18.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.039                          
 Data arrival time                                                 -14.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.113
  Launch Clock Delay      :  8.526
  Clock Pessimism Removal :  1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.852       8.526         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.261       8.787 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     2.179      10.966         SYSRESETn        
 CLMA_102_200/Y0                   td                    0.164      11.130 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=133)      2.725      13.855         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_114_32/RSCO                  td                    0.118      13.973 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      13.973         _N1047           
 CLMA_114_36/RSCO                  td                    0.089      14.062 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      14.062         _N1046           
 CLMA_114_40/RSCO                  td                    0.089      14.151 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[26]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      14.151         _N1045           
 CLMA_114_44/RSCO                  td                    0.089      14.240 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[23]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.240         _N1044           
 CLMA_114_48/RSCI                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  14.240         Logic Levels: 5  
                                                                                   Logic: 0.810ns(14.176%), Route: 4.904ns(85.824%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.515      17.113         ntclkbufg_2      
 CLMA_114_48/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.076      18.189                          
 clock uncertainty                                      -0.150      18.039                          

 Recovery time                                           0.000      18.039                          

 Data required time                                                 18.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.039                          
 Data arrival time                                                 -14.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[2]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.134
  Launch Clock Delay      :  8.526
  Clock Pessimism Removal :  1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.852       8.526         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.261       8.787 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     2.179      10.966         SYSRESETn        
 CLMA_102_200/Y0                   td                    0.164      11.130 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=133)      2.823      13.953         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_130_37/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.953         Logic Levels: 1  
                                                                                   Logic: 0.425ns(7.831%), Route: 5.002ns(92.169%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.536      17.134         ntclkbufg_2      
 CLMA_130_37/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.076      18.210                          
 clock uncertainty                                      -0.150      18.060                          

 Recovery time                                          -0.277      17.783                          

 Data required time                                                 17.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.783                          
 Data arrival time                                                 -13.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.500
  Launch Clock Delay      :  7.169
  Clock Pessimism Removal :  -1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.571       7.169         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.223       7.392 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     0.713       8.105         SYSRESETn        
 DRM_34_208/RSTA[0]                                                        f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA

 Data arrival time                                                   8.105         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.825%), Route: 0.713ns(76.175%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.826       8.500         ntclkbufg_2      
 DRM_34_208/CLKA[0]                                                        r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -1.076       7.424                          
 clock uncertainty                                       0.000       7.424                          

 Removal time                                           -0.053       7.371                          

 Data required time                                                  7.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.371                          
 Data arrival time                                                  -8.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.511
  Launch Clock Delay      :  7.169
  Clock Pessimism Removal :  -1.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.571       7.169         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.223       7.392 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     0.443       7.835         SYSRESETn        
 CLMA_38_272/RSCO                  td                    0.104       7.939 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.939         _N925            
 CLMA_38_276/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.939         Logic Levels: 1  
                                                                                   Logic: 0.327ns(42.468%), Route: 0.443ns(57.532%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.837       8.511         ntclkbufg_2      
 CLMA_38_276/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.324       7.187                          
 clock uncertainty                                       0.000       7.187                          

 Removal time                                            0.000       7.187                          

 Data required time                                                  7.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.187                          
 Data arrival time                                                  -7.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.511
  Launch Clock Delay      :  7.169
  Clock Pessimism Removal :  -1.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.571       7.169         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.223       7.392 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     0.443       7.835         SYSRESETn        
 CLMS_38_273/RSCO                  td                    0.104       7.939 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.939         _N940            
 CLMS_38_277/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.939         Logic Levels: 1  
                                                                                   Logic: 0.327ns(42.468%), Route: 0.443ns(57.532%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.837       8.511         ntclkbufg_2      
 CLMS_38_277/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.324       7.187                          
 clock uncertainty                                       0.000       7.187                          

 Removal time                                            0.000       7.187                          

 Data required time                                                  7.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.187                          
 Data arrival time                                                  -7.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.376  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.169
  Launch Clock Delay      :  8.470
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.799       8.470         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.261       8.731 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.532      11.263         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.282      11.545 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.609      12.154         u_rst_gen/N3     
 CLMA_38_264/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  12.154         Logic Levels: 1  
                                                                                   Logic: 0.543ns(14.739%), Route: 3.141ns(85.261%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.571      17.169         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.925      18.094                          
 clock uncertainty                                      -0.150      17.944                          

 Recovery time                                          -0.277      17.667                          

 Data required time                                                 17.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.667                          
 Data arrival time                                                 -12.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.376  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.169
  Launch Clock Delay      :  8.470
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.799       8.470         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.261       8.731 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.532      11.263         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.282      11.545 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.609      12.154         u_rst_gen/N3     
 CLMA_38_264/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  12.154         Logic Levels: 1  
                                                                                   Logic: 0.543ns(14.739%), Route: 3.141ns(85.261%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.571      17.169         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.925      18.094                          
 clock uncertainty                                      -0.150      17.944                          

 Recovery time                                          -0.277      17.667                          

 Data required time                                                 17.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.667                          
 Data arrival time                                                 -12.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.381  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.164
  Launch Clock Delay      :  8.470
  Clock Pessimism Removal :  0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.671         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.671 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.799       8.470         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.261       8.731 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.532      11.263         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.282      11.545 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.609      12.154         u_rst_gen/N3     
 CLMA_38_264/RSCO                  td                    0.118      12.272 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      12.272         _N926            
 CLMA_38_268/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  12.272         Logic Levels: 2  
                                                                                   Logic: 0.661ns(17.386%), Route: 3.141ns(82.614%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624      14.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.193 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.598         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.598 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.566      17.164         ntclkbufg_2      
 CLMA_38_268/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.925      18.089                          
 clock uncertainty                                      -0.150      17.939                          

 Recovery time                                           0.000      17.939                          

 Data required time                                                 17.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.939                          
 Data arrival time                                                 -12.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.667                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.521
  Launch Clock Delay      :  7.116
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.521       7.116         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.224       7.340 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.087       9.427         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.234       9.661 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.435      10.096         u_rst_gen/N3     
 CLMA_38_264/RSCO                  td                    0.113      10.209 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.209         _N926            
 CLMA_38_268/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.209         Logic Levels: 2  
                                                                                   Logic: 0.571ns(18.461%), Route: 2.522ns(81.539%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.847       8.521         ntclkbufg_2      
 CLMA_38_268/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.925       7.596                          
 clock uncertainty                                       0.150       7.746                          

 Removal time                                            0.000       7.746                          

 Data required time                                                  7.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.746                          
 Data arrival time                                                 -10.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.485  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.526
  Launch Clock Delay      :  7.116
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.521       7.116         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.224       7.340 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.087       9.427         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.234       9.661 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.435      10.096         u_rst_gen/N3     
 CLMA_38_264/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.096         Logic Levels: 1  
                                                                                   Logic: 0.458ns(15.369%), Route: 2.522ns(84.631%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.852       8.526         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.925       7.601                          
 clock uncertainty                                       0.150       7.751                          

 Removal time                                           -0.211       7.540                          

 Data required time                                                  7.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.540                          
 Data arrival time                                                 -10.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.485  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.526
  Launch Clock Delay      :  7.116
  Clock Pessimism Removal :  -0.925

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.624       4.746         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.190 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.595         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.595 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.521       7.116         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.224       7.340 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.087       9.427         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.234       9.661 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.435      10.096         u_rst_gen/N3     
 CLMA_38_264/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.096         Logic Levels: 1  
                                                                                   Logic: 0.458ns(15.369%), Route: 2.522ns(84.631%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.852       8.526         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.925       7.601                          
 clock uncertainty                                       0.150       7.751                          

 Removal time                                           -0.211       7.540                          

 Data required time                                                  7.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.540                          
 Data arrival time                                                 -10.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[1]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.495
  Launch Clock Delay      :  6.501
  Clock Pessimism Removal :  0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.881       6.501         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_102_248/Q3                   tco                   0.261       6.762 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.421       7.183         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_102_253/Y0                   td                    0.282       7.465 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=174)      2.627      10.092         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_102_337/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.092         Logic Levels: 1  
                                                                                   Logic: 0.543ns(15.121%), Route: 3.048ns(84.879%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.560    1005.495         rx_clki_clkbufg  
 CLMS_102_337/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.914    1006.409                          
 clock uncertainty                                      -0.050    1006.359                          

 Recovery time                                          -0.277    1006.082                          

 Data required time                                               1006.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.082                          
 Data arrival time                                                 -10.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[2]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.495
  Launch Clock Delay      :  6.501
  Clock Pessimism Removal :  0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.881       6.501         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_102_248/Q3                   tco                   0.261       6.762 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.421       7.183         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_102_253/Y0                   td                    0.282       7.465 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=174)      2.627      10.092         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_102_337/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.092         Logic Levels: 1  
                                                                                   Logic: 0.543ns(15.121%), Route: 3.048ns(84.879%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.560    1005.495         rx_clki_clkbufg  
 CLMS_102_337/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.914    1006.409                          
 clock uncertainty                                      -0.050    1006.359                          

 Recovery time                                          -0.277    1006.082                          

 Data required time                                               1006.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.082                          
 Data arrival time                                                 -10.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[3]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.495
  Launch Clock Delay      :  6.501
  Clock Pessimism Removal :  0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.881       6.501         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_102_248/Q3                   tco                   0.261       6.762 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.421       7.183         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_102_253/Y0                   td                    0.282       7.465 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=174)      2.627      10.092         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_102_337/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.092         Logic Levels: 1  
                                                                                   Logic: 0.543ns(15.121%), Route: 3.048ns(84.879%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.560    1005.495         rx_clki_clkbufg  
 CLMS_102_337/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.914    1006.409                          
 clock uncertainty                                      -0.050    1006.359                          

 Recovery time                                          -0.277    1006.082                          

 Data required time                                               1006.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.082                          
 Data arrival time                                                 -10.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[3]/opit_0_A2Q21/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.507
  Launch Clock Delay      :  5.535
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.600       5.535         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_102_248/Q2                   tco                   0.223       5.758 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.145       5.903         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMS_102_249/Y1                   td                    0.154       6.057 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=74)       0.707       6.764         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_66_244/RSCO                  td                    0.113       6.877 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.877         _N410            
 CLMA_66_248/RSCI                                                          f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[3]/opit_0_A2Q21/RS

 Data arrival time                                                   6.877         Logic Levels: 2  
                                                                                   Logic: 0.490ns(36.513%), Route: 0.852ns(63.487%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.887       6.507         rx_clki_clkbufg  
 CLMA_66_248/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.685       5.822                          
 clock uncertainty                                       0.000       5.822                          

 Removal time                                            0.000       5.822                          

 Data required time                                                  5.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.822                          
 Data arrival time                                                  -6.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[1]/opit_0_A2Q21/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.507
  Launch Clock Delay      :  5.535
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.600       5.535         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_102_248/Q2                   tco                   0.223       5.758 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.145       5.903         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMS_102_249/Y1                   td                    0.154       6.057 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=74)       0.707       6.764         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_66_244/RSCO                  td                    0.113       6.877 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.877         _N410            
 CLMA_66_248/RSCI                                                          f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[1]/opit_0_A2Q21/RS

 Data arrival time                                                   6.877         Logic Levels: 2  
                                                                                   Logic: 0.490ns(36.513%), Route: 0.852ns(63.487%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.887       6.507         rx_clki_clkbufg  
 CLMA_66_248/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.685       5.822                          
 clock uncertainty                                       0.000       5.822                          

 Removal time                                            0.000       5.822                          

 Data required time                                                  5.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.822                          
 Data arrival time                                                  -6.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  5.535
  Clock Pessimism Removal :  -0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.600       5.535         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_102_248/Q2                   tco                   0.223       5.758 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.145       5.903         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMS_102_249/Y1                   td                    0.154       6.057 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=74)       0.381       6.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_94_257/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/RS

 Data arrival time                                                   6.438         Logic Levels: 1  
                                                                                   Logic: 0.377ns(41.750%), Route: 0.526ns(58.250%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.877       6.497         rx_clki_clkbufg  
 CLMS_94_257/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/CLK
 clock pessimism                                        -0.914       5.583                          
 clock uncertainty                                       0.000       5.583                          

 Removal time                                           -0.211       5.372                          

 Data required time                                                  5.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.372                          
 Data arrival time                                                  -6.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.066                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi1_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.864       8.538         ntclkbufg_2      
 CLMA_98_265/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_265/Q0                    tco                   0.261       8.799 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.592       9.391         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in [1]
 CLMA_102_272/Y1                   td                    0.169       9.560 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.420       9.980         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23507
 CLMA_98_269/Y2                    td                    0.284      10.264 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=2)        1.049      11.313         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_66_261/Y0                    td                    0.164      11.477 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.347      11.824         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_78_260/Y0                    td                    0.351      12.175 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_1/gateop_perm/Z
                                   net (fanout=1)        3.303      15.478         nt_spi1_cs       
 IOL_151_37/DO                     td                    0.122      15.600 f       spi1_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.600         spi1_cs_obuf/ntO 
 IOBS_152_37/PAD                   td                    2.720      18.320 f       spi1_cs_obuf/opit_0/O
                                   net (fanout=1)        0.073      18.393         spi1_cs          
 V14                                                                       f       spi1_cs (port)   

 Data arrival time                                                  18.393         Logic Levels: 6  
                                                                                   Logic: 4.071ns(41.309%), Route: 5.784ns(58.691%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.864       8.538         ntclkbufg_2      
 CLMA_98_265/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_265/Q0                    tco                   0.261       8.799 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.592       9.391         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in [1]
 CLMA_102_272/Y1                   td                    0.169       9.560 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.420       9.980         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23507
 CLMA_98_269/Y2                    td                    0.284      10.264 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=2)        1.049      11.313         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_66_261/Y0                    td                    0.164      11.477 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.618      12.095         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_58_268/Y2                    td                    0.176      12.271 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.562      13.833         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.122      13.955 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.955         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.720      16.675 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      16.765         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  16.765         Logic Levels: 6  
                                                                                   Logic: 3.896ns(47.356%), Route: 4.331ns(52.644%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.367       5.671         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.197 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.868       8.542         ntclkbufg_2      
 CLMA_106_256/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_106_256/Q0                   tco                   0.261       8.803 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.628       9.431         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMS_114_261/Y0                   td                    0.214       9.645 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.335       9.980         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.438      10.418 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000      10.418         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_114_264/Y2                   td                    0.122      10.540 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=12)       2.603      13.143         _N19             
 IOL_7_353/DO                      td                    0.122      13.265 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.265         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.720      15.985 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      16.083         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  16.083         Logic Levels: 4  
                                                                                   Logic: 3.877ns(51.412%), Route: 3.664ns(48.588%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.734       9.984           4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 5.744       9.994           4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.364       9.984           0.620           High Pulse Width  CLMS_26_45/CLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/CLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.609       4.984           3.375           High Pulse Width  HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 1.619       4.994           3.375           Low Pulse Width   HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 3.084       4.984           1.900           High Pulse Width  CLMS_126_209/CLK        u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_1/gateop/WCLK
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.734       4.984           3.250           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.744       4.994           3.250           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.142       0.995           0.853           Low Pulse Width   DQSL_6_176/CLK_IO       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/IOCLK
 0.142       0.995           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.142       0.995           0.853           Low Pulse Width   DQSL_6_96/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/IOCLK
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.320       2.000           1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.320       2.000           1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{rx_clki_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.376     499.893         1.517           Low Pulse Width   IOL_151_142/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr2/gateigddr_IOL/SYSCLK
 498.376     499.893         1.517           Low Pulse Width   IOL_151_170/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/gateigddr_IOL/SYSCLK
 498.376     499.893         1.517           Low Pulse Width   IOL_151_169/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/gateigddr_IOL/SYSCLK
====================================================================================================

{system_internal_clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.236
  Launch Clock Delay      :  7.040
  Clock Pessimism Removal :  0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.481       7.040         ntclkbufg_1      
 CLMA_50_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_24/Q0                     tco                   0.209       7.249 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.454       7.703         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMS_46_29/Y1                     td                    0.221       7.924 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.357       8.281         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
 CLMS_46_33/Y2                     td                    0.173       8.454 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       8.698         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_33/Y1                     td                    0.135       8.833 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/gateop_perm/Z
                                   net (fanout=40)       1.039       9.872         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
 CLMS_94_37/Y0                     td                    0.139      10.011 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]/gateop_perm/Z
                                   net (fanout=1)        1.952      11.963         u_DDR3/ddrc_paddr [4]
 HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]

 Data arrival time                                                  11.963         Logic Levels: 4  
                                                                                   Logic: 0.877ns(17.814%), Route: 4.046ns(82.186%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.236         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.789      27.025                          
 clock uncertainty                                      -0.150      26.875                          

 Setup time                                             -1.260      25.615                          

 Data required time                                                 25.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.615                          
 Data arrival time                                                 -11.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.236
  Launch Clock Delay      :  7.040
  Clock Pessimism Removal :  0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.481       7.040         ntclkbufg_1      
 CLMA_50_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_24/Q0                     tco                   0.209       7.249 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.454       7.703         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMS_46_29/Y1                     td                    0.221       7.924 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.357       8.281         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
 CLMS_46_33/Y2                     td                    0.173       8.454 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       8.698         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_33/Y1                     td                    0.143       8.841 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/gateop_perm/Z
                                   net (fanout=40)       1.011       9.852         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
 CLMA_90_52/Y0                     td                    0.281      10.133 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.649      11.782         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  11.782         Logic Levels: 4  
                                                                                   Logic: 1.027ns(21.658%), Route: 3.715ns(78.342%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.236         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.789      27.025                          
 clock uncertainty                                      -0.150      26.875                          

 Setup time                                             -1.394      25.481                          

 Data required time                                                 25.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.481                          
 Data arrival time                                                 -11.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.699                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.236
  Launch Clock Delay      :  7.040
  Clock Pessimism Removal :  0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.481       7.040         ntclkbufg_1      
 CLMA_50_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_24/Q0                     tco                   0.209       7.249 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.454       7.703         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMS_46_29/Y1                     td                    0.221       7.924 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.357       8.281         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24268
 CLMS_46_33/Y2                     td                    0.173       8.454 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       8.698         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_46_33/Y1                     td                    0.143       8.841 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]_3/gateop_perm/Z
                                   net (fanout=40)       1.008       9.849         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19818
 CLMA_94_52/Y0                     td                    0.281      10.130 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65[6]/gateop_perm/Z
                                   net (fanout=1)        2.018      12.148         u_DDR3/ddrc_pwdata [6]
 HMEMC_16_1/SRB_IOL3_TX_DATA[7]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[6]

 Data arrival time                                                  12.148         Logic Levels: 4  
                                                                                   Logic: 1.027ns(20.106%), Route: 4.081ns(79.894%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.236         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.789      27.025                          
 clock uncertainty                                      -0.150      26.875                          

 Setup time                                             -0.895      25.980                          

 Data required time                                                 25.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.980                          
 Data arrival time                                                 -12.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.019
  Launch Clock Delay      :  6.196
  Clock Pessimism Removal :  -0.801

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268       6.196         ntclkbufg_1      
 CLMA_26_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/CLK

 CLMA_26_44/Q1                     tco                   0.197       6.393 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv/Q
                                   net (fanout=3)        0.440       6.833         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last [0]
 CLMA_26_48/D4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.833         Logic Levels: 0  
                                                                                   Logic: 0.197ns(30.926%), Route: 0.440ns(69.074%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.460       7.019         ntclkbufg_1      
 CLMA_26_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.801       6.218                          
 clock uncertainty                                       0.000       6.218                          

 Hold time                                              -0.056       6.162                          

 Data required time                                                  6.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.162                          
 Data arrival time                                                  -6.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.037
  Launch Clock Delay      :  6.218
  Clock Pessimism Removal :  -0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.290       6.218         ntclkbufg_1      
 CLMA_46_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_16/Q0                     tco                   0.197       6.415 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.167       6.582         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt [0]
 CLMA_42_17/Y0                     td                    0.121       6.703 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N24_sum4/gateop_perm/Z
                                   net (fanout=1)        0.179       6.882         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N131 [4]
 CLMA_42_21/A4                                                             r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.882         Logic Levels: 1  
                                                                                   Logic: 0.318ns(47.892%), Route: 0.346ns(52.108%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478       7.037         ntclkbufg_1      
 CLMA_42_21/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.789       6.248                          
 clock uncertainty                                       0.000       6.248                          

 Hold time                                              -0.044       6.204                          

 Data required time                                                  6.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.204                          
 Data arrival time                                                  -6.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.678                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.028
  Launch Clock Delay      :  6.210
  Clock Pessimism Removal :  -0.801

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282       6.210         ntclkbufg_1      
 CLMS_26_33/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/CLK

 CLMS_26_33/Q2                     tco                   0.197       6.407 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       6.545         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt [6]
 CLMA_26_32/Y0                     td                    0.174       6.719 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N316_8/gateop_perm/Z
                                   net (fanout=2)        0.108       6.827         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N316
 CLMA_26_40/A0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.827         Logic Levels: 1  
                                                                                   Logic: 0.371ns(60.130%), Route: 0.246ns(39.870%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       7.028         ntclkbufg_1      
 CLMA_26_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.801       6.227                          
 clock uncertainty                                       0.000       6.227                          

 Hold time                                              -0.082       6.145                          

 Data required time                                                  6.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.145                          
 Data arrival time                                                  -6.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.682                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.210
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729      20.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.867         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.867         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.214      23.081 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        3.049      26.130         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.130         Logic Levels: 0  
                                                                                   Logic: 1.214ns(28.478%), Route: 3.049ns(71.522%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      26.210         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      26.742                          
 clock uncertainty                                      -0.150      26.592                          

 Setup time                                             -0.081      26.511                          

 Data required time                                                 26.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.511                          
 Data arrival time                                                 -26.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L1
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.210
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729      20.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.867         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.867         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.214      23.081 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        2.969      26.050         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_89/C1                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.050         Logic Levels: 0  
                                                                                   Logic: 1.214ns(29.022%), Route: 2.969ns(70.978%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      26.210         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      26.742                          
 clock uncertainty                                      -0.150      26.592                          

 Setup time                                             -0.154      26.438                          

 Data required time                                                 26.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.438                          
 Data arrival time                                                 -26.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.214
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729      20.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.867         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.867         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.291      23.158 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        3.049      26.207         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_92/CD                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.207         Logic Levels: 0  
                                                                                   Logic: 1.291ns(29.747%), Route: 3.049ns(70.253%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286      26.214         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.532      26.746                          
 clock uncertainty                                      -0.150      26.596                          

 Setup time                                              0.002      26.598                          

 Data required time                                                 26.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.598                          
 Data arrival time                                                 -26.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.024
  Launch Clock Delay      :  5.196
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.196         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.196         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.226 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.871      28.097         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_77/A4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.097         Logic Levels: 0  
                                                                                   Logic: 1.030ns(35.505%), Route: 1.871ns(64.495%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729      24.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465      27.024         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      26.492                          
 clock uncertainty                                       0.150      26.642                          

 Hold time                                              -0.044      26.598                          

 Data required time                                                 26.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.598                          
 Data arrival time                                                 -28.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.024
  Launch Clock Delay      :  5.196
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.196         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.196         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.226 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.938      28.164         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_76/D4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.164         Logic Levels: 0  
                                                                                   Logic: 1.030ns(34.704%), Route: 1.938ns(65.296%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729      24.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465      27.024         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      26.492                          
 clock uncertainty                                       0.150      26.642                          

 Hold time                                              -0.046      26.596                          

 Data required time                                                 26.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.596                          
 Data arrival time                                                 -28.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.568                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.037
  Launch Clock Delay      :  5.196
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.196         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.196         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.226 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.097      28.323         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/C4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.323         Logic Levels: 0  
                                                                                   Logic: 1.030ns(32.939%), Route: 2.097ns(67.061%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729      24.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478      27.037         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      26.505                          
 clock uncertainty                                       0.150      26.655                          

 Hold time                                              -0.046      26.609                          

 Data required time                                                 26.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.609                          
 Data arrival time                                                 -28.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.714                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/L3
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.209
  Launch Clock Delay      :  7.043
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.481       7.043         ntclkbufg_2      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_34_208/QA1[9]                 tco                   1.897       8.940 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/DOA[9]
                                   net (fanout=8)        2.229      11.169         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_data_ram [40]
 CLMA_86_108/Y0                    td                    0.131      11.300 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N224_1/gateop_perm/Z
                                   net (fanout=2)        0.614      11.914         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/wr_en_rx_lose_en
                                                         0.310      12.224 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.224         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1276
 CLMA_86_72/COUT                   td                    0.083      12.307 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.307         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1278
                                                         0.055      12.362 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.362         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1280
 CLMA_86_76/Y3                     td                    0.305      12.667 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.358      13.025         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N2 [7]
 CLMA_90_72/Y3                     td                    0.135      13.160 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=8)        0.365      13.525         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_94_73/COUT                   td                    0.346      13.871 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.871         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.co [4]
                                                         0.057      13.928 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.fsub_5/gateop_A2/Cout
                                                         0.000      13.928         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.co [6]
 CLMS_94_77/Y3                     td                    0.305      14.233 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N62.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.236      14.469         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N135 [7]
 CLMS_94_81/D3                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  14.469         Logic Levels: 6  
                                                                                   Logic: 3.624ns(48.802%), Route: 3.802ns(51.198%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.279      16.209         ntclkbufg_2      
 CLMS_94_81/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.632      16.841                          
 clock uncertainty                                      -0.150      16.691                          

 Setup time                                             -0.215      16.476                          

 Data required time                                                 16.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.476                          
 Data arrival time                                                 -14.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[12]/opit_0_inv_L5Q_perm/L1
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.214
  Launch Clock Delay      :  7.043
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.481       7.043         ntclkbufg_2      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_34_208/QA1[9]                 tco                   1.897       8.940 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/DOA[9]
                                   net (fanout=8)        2.229      11.169         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_data_ram [40]
 CLMA_86_108/Y0                    td                    0.131      11.300 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N224_1/gateop_perm/Z
                                   net (fanout=2)        0.614      11.914         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/wr_en_rx_lose_en
                                                         0.310      12.224 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.224         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1276
 CLMA_86_72/COUT                   td                    0.083      12.307 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.307         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1278
                                                         0.055      12.362 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.362         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1280
 CLMA_86_76/COUT                   td                    0.083      12.445 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.445         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1282
                                                         0.055      12.500 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.500         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1284
 CLMA_86_80/Y3                     td                    0.305      12.805 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.362      13.167         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_94_80/Y3                     td                    0.135      13.302 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=8)        0.364      13.666         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wwptr [11]
 CLMA_94_76/COUT                   td                    0.346      14.012 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.012         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [8]
 CLMA_94_80/Y0                     td                    0.158      14.170 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_9/gateop/Y
                                   net (fanout=1)        0.361      14.531         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N133 [8]
 CLMS_94_85/A1                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[12]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  14.531         Logic Levels: 7  
                                                                                   Logic: 3.558ns(47.516%), Route: 3.930ns(52.484%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.284      16.214         ntclkbufg_2      
 CLMS_94_85/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.632      16.846                          
 clock uncertainty                                      -0.150      16.696                          

 Setup time                                             -0.149      16.547                          

 Data required time                                                 16.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.547                          
 Data arrival time                                                 -14.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.016                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q_perm/L1
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.214
  Launch Clock Delay      :  7.043
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.481       7.043         ntclkbufg_2      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_34_208/QA1[9]                 tco                   1.897       8.940 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/DOA[9]
                                   net (fanout=8)        2.229      11.169         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_data_ram [40]
 CLMA_86_108/Y0                    td                    0.131      11.300 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N224_1/gateop_perm/Z
                                   net (fanout=2)        0.614      11.914         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/wr_en_rx_lose_en
                                                         0.310      12.224 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.224         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1276
 CLMA_86_72/COUT                   td                    0.083      12.307 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.307         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1278
 CLMA_86_76/Y1                     td                    0.305      12.612 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.358      12.970         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMA_90_72/Y1                     td                    0.135      13.105 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.241      13.346         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wwptr [5]
                                                         0.307      13.653 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_1/gateop_A2/Cout
                                                         0.000      13.653         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [2]
 CLMA_94_72/COUT                   td                    0.083      13.736 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.736         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [4]
 CLMA_94_76/Y1                     td                    0.305      14.041 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.473      14.514         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N133 [5]
 CLMS_94_85/B1                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  14.514         Logic Levels: 6  
                                                                                   Logic: 3.556ns(47.597%), Route: 3.915ns(52.403%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.284      16.214         ntclkbufg_2      
 CLMS_94_85/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.632      16.846                          
 clock uncertainty                                      -0.150      16.696                          

 Setup time                                             -0.144      16.552                          

 Data required time                                                 16.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.552                          
 Data arrival time                                                 -14.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.076
  Launch Clock Delay      :  6.240
  Clock Pessimism Removal :  -0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.310       6.240         ntclkbufg_2      
 CLMS_54_129/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q_perm/CLK

 CLMS_54_129/Y2                    tco                   0.281       6.521 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q_perm/Q
                                   net (fanout=4)        0.236       6.757         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num [3]
 DRM_62_104/ADA0[3]                                                        f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]

 Data arrival time                                                   6.757         Logic Levels: 0  
                                                                                   Logic: 0.281ns(54.352%), Route: 0.236ns(45.648%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.514       7.076         ntclkbufg_2      
 DRM_62_104/CLKA[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.632       6.444                          
 clock uncertainty                                       0.000       6.444                          

 Hold time                                               0.005       6.449                          

 Data required time                                                  6.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.449                          
 Data arrival time                                                  -6.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_txaddr[20]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/descriptor_tx0[20]/opit_0/D
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.075
  Launch Clock Delay      :  6.246
  Clock Pessimism Removal :  -0.802

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.316       6.246         ntclkbufg_2      
 CLMS_66_133/CLK                                                           r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_txaddr[20]/opit_0_inv/CLK

 CLMS_66_133/Q0                    tco                   0.198       6.444 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_txaddr[20]/opit_0_inv/Q
                                   net (fanout=2)        0.142       6.586         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_txaddr [20]
 CLMA_66_132/M0                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/descriptor_tx0[20]/opit_0/D

 Data arrival time                                                   6.586         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.513       7.075         ntclkbufg_2      
 CLMA_66_132/CLK                                                           r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/descriptor_tx0[20]/opit_0/CLK
 clock pessimism                                        -0.802       6.273                          
 clock uncertainty                                       0.000       6.273                          

 Hold time                                              -0.003       6.270                          

 Data required time                                                  6.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.270                          
 Data arrival time                                                  -6.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_1/gateop/M2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.039
  Launch Clock Delay      :  6.223
  Clock Pessimism Removal :  -0.790

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.293       6.223         ntclkbufg_2      
 CLMA_50_140/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK

 CLMA_50_140/Y0                    tco                   0.281       6.504 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/Q
                                   net (fanout=68)       0.385       6.889         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]
 CLMS_38_149/M2                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_1/gateop/M2

 Data arrival time                                                   6.889         Logic Levels: 0  
                                                                                   Logic: 0.281ns(42.192%), Route: 0.385ns(57.808%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.477       7.039         ntclkbufg_2      
 CLMS_38_149/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_1/gateop/WCLK
 clock pessimism                                        -0.790       6.249                          
 clock uncertainty                                       0.000       6.249                          

 Hold time                                               0.313       6.562                          

 Data required time                                                  6.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.562                          
 Data arrival time                                                  -6.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.256
  Launch Clock Delay      :  5.926
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.926         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       6.362 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.362         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.362         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       6.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.256         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.671       7.927                          
 clock uncertainty                                      -0.150       7.777                          

 Setup time                                             -0.065       7.712                          

 Data required time                                                  7.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.712                          
 Data arrival time                                                  -6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.256
  Launch Clock Delay      :  5.926
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.926         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       6.362 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.362         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.362         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       6.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.256         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.671       7.927                          
 clock uncertainty                                      -0.150       7.777                          

 Setup time                                             -0.065       7.712                          

 Data required time                                                  7.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.712                          
 Data arrival time                                                  -6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.256
  Launch Clock Delay      :  5.926
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.926         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       6.362 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.362         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.362         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       6.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.256         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.671       7.927                          
 clock uncertainty                                      -0.150       7.777                          

 Setup time                                             -0.065       7.712                          

 Data required time                                                  7.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.712                          
 Data arrival time                                                  -6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.947
  Launch Clock Delay      :  5.246
  Clock Pessimism Removal :  -0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.246         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       5.607 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.607         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.607         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.947         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.671       5.276                          
 clock uncertainty                                       0.000       5.276                          

 Hold time                                              -0.043       5.233                          

 Data required time                                                  5.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.233                          
 Data arrival time                                                  -5.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.947
  Launch Clock Delay      :  5.246
  Clock Pessimism Removal :  -0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.246         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       5.607 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.607         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.607         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.947         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.671       5.276                          
 clock uncertainty                                       0.000       5.276                          

 Hold time                                              -0.043       5.233                          

 Data required time                                                  5.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.233                          
 Data arrival time                                                  -5.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.947
  Launch Clock Delay      :  5.246
  Clock Pessimism Removal :  -0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.246         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       5.607 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.607         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.607         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.947         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.671       5.276                          
 clock uncertainty                                       0.000       5.276                          

 Hold time                                              -0.043       5.233                          

 Data required time                                                  5.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.233                          
 Data arrival time                                                  -5.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.196
  Launch Clock Delay      :  7.014
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       7.014         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.209       7.223 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.478       7.701         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.701         Logic Levels: 0  
                                                                                   Logic: 0.209ns(30.422%), Route: 0.478ns(69.578%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       8.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.196         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.196         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.532       9.728                          
 clock uncertainty                                      -0.150       9.578                          

 Setup time                                             -0.541       9.037                          

 Data required time                                                  9.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.037                          
 Data arrival time                                                  -7.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.196
  Launch Clock Delay      :  7.028
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       7.028         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMS_26_81/Q0                     tco                   0.209       7.237 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.356       7.593         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMS_26_77/Y1                     td                    0.221       7.814 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.353       8.167         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   8.167         Logic Levels: 1  
                                                                                   Logic: 0.430ns(37.752%), Route: 0.709ns(62.248%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       8.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.196         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.196         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.532       9.728                          
 clock uncertainty                                      -0.150       9.578                          

 Setup time                                             -0.051       9.527                          

 Data required time                                                  9.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.527                          
 Data arrival time                                                  -8.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.196
  Launch Clock Delay      :  7.019
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.460       7.019         ntclkbufg_1      
 CLMA_26_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q3                     tco                   0.209       7.228 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.363       7.591         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.591         Logic Levels: 0  
                                                                                   Logic: 0.209ns(36.538%), Route: 0.363ns(63.462%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       8.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.619 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.983         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.196         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.196 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.196         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.532       9.728                          
 clock uncertainty                                      -0.150       9.578                          

 Setup time                                             -0.588       8.990                          

 Data required time                                                  8.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.990                          
 Data arrival time                                                  -7.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.856  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  6.191
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.263       6.191         ntclkbufg_1      
 CLMA_26_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q3                     tco                   0.197       6.388 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.250       6.638         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.638         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.072%), Route: 0.250ns(55.928%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.867         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.867         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.532       5.335                          
 clock uncertainty                                       0.150       5.485                          

 Hold time                                               0.416       5.901                          

 Data required time                                                  5.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.901                          
 Data arrival time                                                  -6.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  6.210
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282       6.210         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q2                     tco                   0.198       6.408 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.372       6.780         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.780         Logic Levels: 0  
                                                                                   Logic: 0.198ns(34.737%), Route: 0.372ns(65.263%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.867         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.867         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.532       5.335                          
 clock uncertainty                                       0.150       5.485                          

 Hold time                                               0.529       6.014                          

 Data required time                                                  6.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.014                          
 Data arrival time                                                  -6.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.766                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.856  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  6.191
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.263       6.191         ntclkbufg_1      
 CLMA_26_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_26_48/Q3                     tco                   0.198       6.389 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.397       6.786         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   6.786         Logic Levels: 0  
                                                                                   Logic: 0.198ns(33.277%), Route: 0.397ns(66.723%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.204 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.623         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.867         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.867 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.867         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.532       5.335                          
 clock uncertainty                                       0.150       5.485                          

 Hold time                                               0.529       6.014                          

 Data required time                                                  6.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.014                          
 Data arrival time                                                  -6.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  5.115
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.526       5.115         rx_clki_clkbufg  
 CLMA_146_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK

 CLMA_146_245/Q2                   tco                   0.206       5.321 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       1.434       6.755         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [4]
 CLMA_126_336/Y0                   td                    0.226       6.981 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.241       7.222         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N23711
 CLMA_126_336/Y3                   td                    0.135       7.357 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.418       7.775         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_118_333/Y2                   td                    0.308       8.083 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/gateop_perm/Z
                                   net (fanout=1)        0.240       8.323         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18519
 CLMA_118_333/Y0                   td                    0.226       8.549 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.361       8.910         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18518
 CLMA_118_329/Y1                   td                    0.221       9.131 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.408       9.539         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_126_328/B4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.539         Logic Levels: 5  
                                                                                   Logic: 1.322ns(29.882%), Route: 3.102ns(70.118%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.288    1004.417         rx_clki_clkbufg  
 CLMA_126_328/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.877                          
 clock uncertainty                                      -0.050    1004.827                          

 Setup time                                             -0.073    1004.754                          

 Data required time                                               1004.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.754                          
 Data arrival time                                                  -9.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  5.115
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.526       5.115         rx_clki_clkbufg  
 CLMA_146_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK

 CLMA_146_245/Q2                   tco                   0.206       5.321 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       1.434       6.755         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [4]
 CLMA_126_336/Y0                   td                    0.226       6.981 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.241       7.222         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N23711
 CLMA_126_336/Y3                   td                    0.135       7.357 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.418       7.775         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_118_333/Y2                   td                    0.308       8.083 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/gateop_perm/Z
                                   net (fanout=1)        0.240       8.323         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18519
 CLMA_118_333/Y0                   td                    0.226       8.549 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.361       8.910         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18518
 CLMA_118_329/Y1                   td                    0.221       9.131 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.379       9.510         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_126_328/A4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.510         Logic Levels: 5  
                                                                                   Logic: 1.322ns(30.080%), Route: 3.073ns(69.920%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.288    1004.417         rx_clki_clkbufg  
 CLMA_126_328/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.877                          
 clock uncertainty                                      -0.050    1004.827                          

 Setup time                                             -0.071    1004.756                          

 Data required time                                               1004.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.756                          
 Data arrival time                                                  -9.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[9]/opit_0_A2Q21/CE
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.467
  Launch Clock Delay      :  5.124
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.535       5.124         rx_clki_clkbufg  
 DRM_62_248/CLKB[0]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_248/QB0[8]                 tco                   1.861       6.985 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[8]
                                   net (fanout=4)        1.252       8.237         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/ram_rdata [8]
 CLMA_94_276/Y0                    td                    0.192       8.429 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d/opit_0_L5Q_perm/Z
                                   net (fanout=2)        1.028       9.457         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpdv_o
 CLMA_66_248/CECO                  td                    0.102       9.559 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.559         _N1210           
 CLMA_66_252/CECO                  td                    0.000       9.559 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.559         _N1209           
 CLMA_66_256/CECI                                                          f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[9]/opit_0_A2Q21/CE

 Data arrival time                                                   9.559         Logic Levels: 3  
                                                                                   Logic: 2.155ns(48.591%), Route: 2.280ns(51.409%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.338    1004.467         rx_clki_clkbufg  
 CLMA_66_256/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.622    1005.089                          
 clock uncertainty                                      -0.050    1005.039                          

 Setup time                                             -0.227    1004.812                          

 Data required time                                               1004.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.812                          
 Data arrival time                                                  -9.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.111
  Launch Clock Delay      :  4.472
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.343       4.472         rx_clki_clkbufg  
 CLMS_66_253/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/CLK

 CLMS_66_253/Q0                    tco                   0.197       4.669 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/Q
                                   net (fanout=1)        0.110       4.779         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta [0]
 CLMS_66_245/A4                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.779         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.522       5.111         rx_clki_clkbufg  
 CLMS_66_245/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.460       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Hold time                                              -0.055       4.596                          

 Data required time                                                  4.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.596                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[0]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[0]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.104
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.310       4.439         rx_clki_clkbufg  
 CLMS_54_241/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[0]/opit_0/CLK

 CLMS_54_241/Q2                    tco                   0.197       4.636 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[0]/opit_0/Q
                                   net (fanout=1)        0.183       4.819         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3 [0]
 CLMA_58_245/CD                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[0]/opit_0/D

 Data arrival time                                                   4.819         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.842%), Route: 0.183ns(48.158%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.515       5.104         rx_clki_clkbufg  
 CLMA_58_245/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[0]/opit_0/CLK
 clock pessimism                                        -0.618       4.486                          
 clock uncertainty                                       0.000       4.486                          

 Hold time                                               0.027       4.513                          

 Data required time                                                  4.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.513                          
 Data arrival time                                                  -4.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d4/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d5/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  4.435
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.306       4.435         rx_clki_clkbufg  
 CLMA_94_284/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d4/opit_0/CLK

 CLMA_94_284/Q1                    tco                   0.197       4.632 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d4/opit_0/Q
                                   net (fanout=1)        0.138       4.770         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d4
 CLMA_94_284/AD                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d5/opit_0/D

 Data arrival time                                                   4.770         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.506       5.095         rx_clki_clkbufg  
 CLMA_94_284/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rlast_d5/opit_0/CLK
 clock pessimism                                        -0.660       4.435                          
 clock uncertainty                                       0.000       4.435                          

 Hold time                                               0.028       4.463                          

 Data required time                                                  4.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.463                          
 Data arrival time                                                  -4.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.196
  Launch Clock Delay      :  7.057
  Clock Pessimism Removal :  0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.498       7.057         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.206       7.263 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.354       8.617         u_DDR3/global_reset_n
 CLMS_26_77/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.617         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.205%), Route: 1.354ns(86.795%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268      26.196         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.789      26.985                          
 clock uncertainty                                      -0.150      26.835                          

 Recovery time                                          -0.212      26.623                          

 Data required time                                                 26.623                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.623                          
 Data arrival time                                                  -8.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[13]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.199
  Launch Clock Delay      :  7.057
  Clock Pessimism Removal :  0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.498       7.057         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.206       7.263 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.132       8.395         u_DDR3/global_reset_n
 CLMA_46_16/RSCO                   td                    0.094       8.489 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.489         _N1013           
 CLMA_46_20/RSCO                   td                    0.078       8.567 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.567         _N1012           
 CLMA_46_24/RSCO                   td                    0.078       8.645 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.645         _N1011           
 CLMA_46_28/RSCO                   td                    0.078       8.723 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.723         _N1010           
 CLMA_46_32/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[13]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.723         Logic Levels: 4  
                                                                                   Logic: 0.534ns(32.053%), Route: 1.132ns(67.947%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.271      26.199         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.789      26.988                          
 clock uncertainty                                      -0.150      26.838                          

 Recovery time                                           0.000      26.838                          

 Data required time                                                 26.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.838                          
 Data arrival time                                                  -8.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[15]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.199
  Launch Clock Delay      :  7.057
  Clock Pessimism Removal :  0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.498       7.057         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.206       7.263 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.132       8.395         u_DDR3/global_reset_n
 CLMA_46_16/RSCO                   td                    0.094       8.489 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.489         _N1013           
 CLMA_46_20/RSCO                   td                    0.078       8.567 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.567         _N1012           
 CLMA_46_24/RSCO                   td                    0.078       8.645 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.645         _N1011           
 CLMA_46_28/RSCO                   td                    0.078       8.723 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.723         _N1010           
 CLMA_46_32/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[15]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.723         Logic Levels: 4  
                                                                                   Logic: 0.534ns(32.053%), Route: 1.132ns(67.947%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      24.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.271      26.199         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.789      26.988                          
 clock uncertainty                                      -0.150      26.838                          

 Recovery time                                           0.000      26.838                          

 Data required time                                                 26.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.838                          
 Data arrival time                                                  -8.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.047
  Launch Clock Delay      :  6.229
  Clock Pessimism Removal :  -0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.301       6.229         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.198       6.427 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       0.354       6.781         u_DDR3/global_reset_n
 CLMA_26_24/RS                                                             r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.781         Logic Levels: 0  
                                                                                   Logic: 0.198ns(35.870%), Route: 0.354ns(64.130%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.488       7.047         ntclkbufg_1      
 CLMA_26_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.789       6.258                          
 clock uncertainty                                       0.000       6.258                          

 Removal time                                           -0.195       6.063                          

 Data required time                                                  6.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.063                          
 Data arrival time                                                  -6.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.047
  Launch Clock Delay      :  6.229
  Clock Pessimism Removal :  -0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.301       6.229         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.198       6.427 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       0.354       6.781         u_DDR3/global_reset_n
 CLMA_26_24/RS                                                             r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.781         Logic Levels: 0  
                                                                                   Logic: 0.198ns(35.870%), Route: 0.354ns(64.130%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.488       7.047         ntclkbufg_1      
 CLMA_26_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.789       6.258                          
 clock uncertainty                                       0.000       6.258                          

 Removal time                                           -0.195       6.063                          

 Data required time                                                  6.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.063                          
 Data arrival time                                                  -6.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.047
  Launch Clock Delay      :  6.229
  Clock Pessimism Removal :  -0.789

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.301       6.229         ntclkbufg_1      
 CLMA_30_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_13/Q0                     tco                   0.198       6.427 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       0.354       6.781         u_DDR3/global_reset_n
 CLMA_26_24/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.781         Logic Levels: 0  
                                                                                   Logic: 0.198ns(35.870%), Route: 0.354ns(64.130%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.488       7.047         ntclkbufg_1      
 CLMA_26_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.789       6.258                          
 clock uncertainty                                       0.000       6.258                          

 Removal time                                           -0.195       6.063                          

 Data required time                                                  6.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.063                          
 Data arrival time                                                  -6.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.183
  Launch Clock Delay      :  7.074
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.512       7.074         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.209       7.283 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     1.731       9.014         SYSRESETn        
 CLMA_102_200/Y0                   td                    0.139       9.153 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=133)      2.165      11.318         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_114_32/RSCO                  td                    0.102      11.420 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      11.420         _N1047           
 CLMA_114_36/RSCO                  td                    0.074      11.494 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      11.494         _N1046           
 CLMA_114_40/RSCO                  td                    0.074      11.568 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[26]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      11.568         _N1045           
 CLMA_114_44/RSCO                  td                    0.074      11.642 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[23]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.642         _N1044           
 CLMA_114_48/RSCI                                                          f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  11.642         Logic Levels: 5  
                                                                                   Logic: 0.672ns(14.711%), Route: 3.896ns(85.289%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.253      16.183         ntclkbufg_2      
 CLMA_114_48/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[11]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.632      16.815                          
 clock uncertainty                                      -0.150      16.665                          

 Recovery time                                           0.000      16.665                          

 Data required time                                                 16.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.665                          
 Data arrival time                                                 -11.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.183
  Launch Clock Delay      :  7.074
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.512       7.074         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.209       7.283 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     1.731       9.014         SYSRESETn        
 CLMA_102_200/Y0                   td                    0.139       9.153 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=133)      2.165      11.318         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_114_32/RSCO                  td                    0.102      11.420 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      11.420         _N1047           
 CLMA_114_36/RSCO                  td                    0.074      11.494 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      11.494         _N1046           
 CLMA_114_40/RSCO                  td                    0.074      11.568 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[26]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      11.568         _N1045           
 CLMA_114_44/RSCO                  td                    0.074      11.642 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[23]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.642         _N1044           
 CLMA_114_48/RSCI                                                          f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  11.642         Logic Levels: 5  
                                                                                   Logic: 0.672ns(14.711%), Route: 3.896ns(85.289%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.253      16.183         ntclkbufg_2      
 CLMA_114_48/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[3]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.632      16.815                          
 clock uncertainty                                      -0.150      16.665                          

 Recovery time                                           0.000      16.665                          

 Data required time                                                 16.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.665                          
 Data arrival time                                                 -11.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[2]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.204
  Launch Clock Delay      :  7.074
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.512       7.074         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.209       7.283 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     1.731       9.014         SYSRESETn        
 CLMA_102_200/Y0                   td                    0.139       9.153 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=133)      2.257      11.410         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_130_37/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.410         Logic Levels: 1  
                                                                                   Logic: 0.348ns(8.026%), Route: 3.988ns(91.974%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.274      16.204         ntclkbufg_2      
 CLMA_130_37/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.632      16.836                          
 clock uncertainty                                      -0.150      16.686                          

 Recovery time                                          -0.212      16.474                          

 Data required time                                                 16.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.474                          
 Data arrival time                                                 -11.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.064                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.060
  Launch Clock Delay      :  6.242
  Clock Pessimism Removal :  -0.805

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.312       6.242         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.197       6.439 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     0.442       6.881         SYSRESETn        
 CLMS_38_273/RSCO                  td                    0.092       6.973 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.973         _N940            
 CLMS_38_277/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.973         Logic Levels: 1  
                                                                                   Logic: 0.289ns(39.535%), Route: 0.442ns(60.465%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.498       7.060         ntclkbufg_2      
 CLMS_38_277/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.805       6.255                          
 clock uncertainty                                       0.000       6.255                          

 Removal time                                            0.000       6.255                          

 Data required time                                                  6.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.255                          
 Data arrival time                                                  -6.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.060
  Launch Clock Delay      :  6.242
  Clock Pessimism Removal :  -0.805

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.312       6.242         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.197       6.439 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     0.442       6.881         SYSRESETn        
 CLMA_38_272/RSCO                  td                    0.092       6.973 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.973         _N925            
 CLMA_38_276/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.973         Logic Levels: 1  
                                                                                   Logic: 0.289ns(39.535%), Route: 0.442ns(60.465%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.498       7.060         ntclkbufg_2      
 CLMA_38_276/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.805       6.255                          
 clock uncertainty                                       0.000       6.255                          

 Removal time                                            0.000       6.255                          

 Data required time                                                  6.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.255                          
 Data arrival time                                                  -6.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[30]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.088
  Launch Clock Delay      :  6.242
  Clock Pessimism Removal :  -0.794

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.312       6.242         ntclkbufg_2      
 CLMS_38_265/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_38_265/Q3                    tco                   0.197       6.439 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1516)     0.394       6.833         SYSRESETn        
 CLMA_22_265/RS                                                            f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[30]/opit_0_inv/RS

 Data arrival time                                                   6.833         Logic Levels: 0  
                                                                                   Logic: 0.197ns(33.333%), Route: 0.394ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.526       7.088         ntclkbufg_2      
 CLMA_22_265/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[30]/opit_0_inv/CLK
 clock pessimism                                        -0.794       6.294                          
 clock uncertainty                                       0.000       6.294                          

 Removal time                                           -0.186       6.108                          

 Data required time                                                  6.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.108                          
 Data arrival time                                                  -6.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.242
  Launch Clock Delay      :  7.016
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.457       7.016         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.206       7.222 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.470       9.692         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.226       9.918 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.486      10.404         u_rst_gen/N3     
 CLMA_38_264/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.404         Logic Levels: 1  
                                                                                   Logic: 0.432ns(12.751%), Route: 2.956ns(87.249%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.312      16.242         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.532      16.774                          
 clock uncertainty                                      -0.150      16.624                          

 Recovery time                                          -0.223      16.401                          

 Data required time                                                 16.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.401                          
 Data arrival time                                                 -10.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.997                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.242
  Launch Clock Delay      :  7.016
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.457       7.016         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.206       7.222 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.470       9.692         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.226       9.918 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.486      10.404         u_rst_gen/N3     
 CLMA_38_264/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.404         Logic Levels: 1  
                                                                                   Logic: 0.432ns(12.751%), Route: 2.956ns(87.249%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.312      16.242         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.532      16.774                          
 clock uncertainty                                      -0.150      16.624                          

 Recovery time                                          -0.223      16.401                          

 Data required time                                                 16.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.401                          
 Data arrival time                                                 -10.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.997                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.237
  Launch Clock Delay      :  7.016
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.191 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.559         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.559 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.457       7.016         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.206       7.222 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.470       9.692         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.226       9.918 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.486      10.404         u_rst_gen/N3     
 CLMA_38_264/RSCO                  td                    0.094      10.498 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.498         _N926            
 CLMA_38_268/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.498         Logic Levels: 2  
                                                                                   Logic: 0.526ns(15.106%), Route: 2.956ns(84.894%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324      14.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.611 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.930         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.930 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.307      16.237         ntclkbufg_2      
 CLMA_38_268/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.532      16.769                          
 clock uncertainty                                      -0.150      16.619                          

 Recovery time                                           0.000      16.619                          

 Data required time                                                 16.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.619                          
 Data arrival time                                                 -10.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.121                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.349  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.069
  Launch Clock Delay      :  6.188
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.260       6.188         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.198       6.386 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.859       8.245         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.200       8.445 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.416       8.861         u_rst_gen/N3     
 CLMA_38_264/RSCO                  td                    0.092       8.953 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.953         _N926            
 CLMA_38_268/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   8.953         Logic Levels: 2  
                                                                                   Logic: 0.490ns(17.722%), Route: 2.275ns(82.278%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.507       7.069         ntclkbufg_2      
 CLMA_38_268/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.532       6.537                          
 clock uncertainty                                       0.150       6.687                          

 Removal time                                            0.000       6.687                          

 Data required time                                                  6.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.687                          
 Data arrival time                                                  -8.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.354  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.074
  Launch Clock Delay      :  6.188
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.260       6.188         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.198       6.386 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.859       8.245         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.206       8.451 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.417       8.868         u_rst_gen/N3     
 CLMA_38_264/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   8.868         Logic Levels: 1  
                                                                                   Logic: 0.404ns(15.075%), Route: 2.276ns(84.925%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.512       7.074         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.532       6.542                          
 clock uncertainty                                       0.150       6.692                          

 Removal time                                           -0.186       6.506                          

 Data required time                                                  6.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.506                          
 Data arrival time                                                  -8.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.354  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.074
  Launch Clock Delay      :  6.188
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.324       4.269         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.609 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.928         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.928 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.260       6.188         ntclkbufg_1      
 CLMA_30_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_48/Q0                     tco                   0.198       6.386 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.859       8.245         nt_LED[2]        
 CLMA_30_261/Y0                    td                    0.206       8.451 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.417       8.868         u_rst_gen/N3     
 CLMA_38_264/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   8.868         Logic Levels: 1  
                                                                                   Logic: 0.404ns(15.075%), Route: 2.276ns(84.925%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.512       7.074         ntclkbufg_2      
 CLMA_38_264/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.532       6.542                          
 clock uncertainty                                       0.150       6.692                          

 Removal time                                           -0.186       6.506                          

 Data required time                                                  6.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.506                          
 Data arrival time                                                  -8.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[1]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.433
  Launch Clock Delay      :  5.130
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.541       5.130         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_102_248/Q3                   tco                   0.209       5.339 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.361       5.700         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_102_253/Y0                   td                    0.225       5.925 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=174)      2.231       8.156         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_102_337/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.156         Logic Levels: 1  
                                                                                   Logic: 0.434ns(14.342%), Route: 2.592ns(85.658%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.304    1004.433         rx_clki_clkbufg  
 CLMS_102_337/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.622    1005.055                          
 clock uncertainty                                      -0.050    1005.005                          

 Recovery time                                          -0.212    1004.793                          

 Data required time                                               1004.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.793                          
 Data arrival time                                                  -8.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[2]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.433
  Launch Clock Delay      :  5.130
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.541       5.130         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_102_248/Q3                   tco                   0.209       5.339 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.361       5.700         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_102_253/Y0                   td                    0.225       5.925 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=174)      2.231       8.156         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_102_337/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.156         Logic Levels: 1  
                                                                                   Logic: 0.434ns(14.342%), Route: 2.592ns(85.658%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.304    1004.433         rx_clki_clkbufg  
 CLMS_102_337/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.622    1005.055                          
 clock uncertainty                                      -0.050    1005.005                          

 Recovery time                                          -0.212    1004.793                          

 Data required time                                               1004.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.793                          
 Data arrival time                                                  -8.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[3]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.433
  Launch Clock Delay      :  5.130
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.541       5.130         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_102_248/Q3                   tco                   0.209       5.339 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.361       5.700         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMS_102_253/Y0                   td                    0.225       5.925 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=174)      2.231       8.156         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_102_337/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.156         Logic Levels: 1  
                                                                                   Logic: 0.434ns(14.342%), Route: 2.592ns(85.658%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.304    1004.433         rx_clki_clkbufg  
 CLMS_102_337/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/ifgc[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.622    1005.055                          
 clock uncertainty                                      -0.050    1005.005                          

 Recovery time                                          -0.212    1004.793                          

 Data required time                                               1004.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.793                          
 Data arrival time                                                  -8.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[2]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.127
  Launch Clock Delay      :  4.469
  Clock Pessimism Removal :  -0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.340       4.469         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_102_248/Q2                   tco                   0.197       4.666 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.139       4.805         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMS_102_249/Y1                   td                    0.126       4.931 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=74)       0.361       5.292         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_94_257/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[2]/opit_0/RS

 Data arrival time                                                   5.292         Logic Levels: 1  
                                                                                   Logic: 0.323ns(39.247%), Route: 0.500ns(60.753%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.538       5.127         rx_clki_clkbufg  
 CLMS_94_257/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[2]/opit_0/CLK
 clock pessimism                                        -0.622       4.505                          
 clock uncertainty                                       0.000       4.505                          

 Removal time                                           -0.195       4.310                          

 Data required time                                                  4.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.310                          
 Data arrival time                                                  -5.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[3]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.127
  Launch Clock Delay      :  4.469
  Clock Pessimism Removal :  -0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.340       4.469         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_102_248/Q2                   tco                   0.197       4.666 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.139       4.805         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMS_102_249/Y1                   td                    0.126       4.931 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=74)       0.361       5.292         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_94_257/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[3]/opit_0/RS

 Data arrival time                                                   5.292         Logic Levels: 1  
                                                                                   Logic: 0.323ns(39.247%), Route: 0.500ns(60.753%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.538       5.127         rx_clki_clkbufg  
 CLMS_94_257/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[3]/opit_0/CLK
 clock pessimism                                        -0.622       4.505                          
 clock uncertainty                                       0.000       4.505                          

 Removal time                                           -0.195       4.310                          

 Data required time                                                  4.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.310                          
 Data arrival time                                                  -5.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.127
  Launch Clock Delay      :  4.469
  Clock Pessimism Removal :  -0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.340       4.469         rx_clki_clkbufg  
 CLMA_102_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_102_248/Q2                   tco                   0.197       4.666 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.139       4.805         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMS_102_249/Y1                   td                    0.126       4.931 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=74)       0.361       5.292         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_94_257/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/RS

 Data arrival time                                                   5.292         Logic Levels: 1  
                                                                                   Logic: 0.323ns(39.247%), Route: 0.500ns(60.753%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N40             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.538       5.127         rx_clki_clkbufg  
 CLMS_94_257/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/CLK
 clock pessimism                                        -0.622       4.505                          
 clock uncertainty                                       0.000       4.505                          

 Removal time                                           -0.195       4.310                          

 Data required time                                                  4.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.310                          
 Data arrival time                                                  -5.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi1_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.526       7.088         ntclkbufg_2      
 CLMA_98_265/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_265/Q0                    tco                   0.209       7.297 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.487       7.784         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in [1]
 CLMA_102_272/Y1                   td                    0.135       7.919 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.359       8.278         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23507
 CLMA_98_269/Y2                    td                    0.227       8.505 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=2)        0.818       9.323         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_66_261/Y0                    td                    0.131       9.454 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.281       9.735         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_78_260/Y0                    td                    0.281      10.016 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_1/gateop_perm/Z
                                   net (fanout=1)        3.068      13.084         nt_spi1_cs       
 IOL_151_37/DO                     td                    0.081      13.165 f       spi1_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.165         spi1_cs_obuf/ntO 
 IOBS_152_37/PAD                   td                    2.029      15.194 f       spi1_cs_obuf/opit_0/O
                                   net (fanout=1)        0.073      15.267         spi1_cs          
 V14                                                                       f       spi1_cs (port)   

 Data arrival time                                                  15.267         Logic Levels: 6  
                                                                                   Logic: 3.093ns(37.816%), Route: 5.086ns(62.184%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.526       7.088         ntclkbufg_2      
 CLMA_98_265/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_265/Q0                    tco                   0.209       7.297 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.487       7.784         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in [1]
 CLMA_102_272/Y1                   td                    0.135       7.919 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.359       8.278         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23507
 CLMA_98_269/Y2                    td                    0.227       8.505 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=2)        0.818       9.323         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_66_261/Y0                    td                    0.131       9.454 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.504       9.958         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_58_268/Y2                    td                    0.141      10.099 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.437      11.536         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.081      11.617 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.617         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.029      13.646 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      13.736         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  13.736         Logic Levels: 6  
                                                                                   Logic: 2.953ns(44.419%), Route: 3.695ns(55.581%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.729       4.801         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.194 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.562         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.562 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.528       7.090         ntclkbufg_2      
 CLMA_106_256/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_106_256/Q0                   tco                   0.209       7.299 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.515       7.814         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMS_114_261/Y0                   td                    0.171       7.985 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.271       8.256         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.351       8.607 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       8.607         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_114_264/Y2                   td                    0.097       8.704 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=12)       2.430      11.134         _N19             
 IOL_7_353/DO                      td                    0.081      11.215 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.215         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.029      13.244 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      13.342         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  13.342         Logic Levels: 4  
                                                                                   Logic: 2.938ns(46.993%), Route: 3.314ns(53.007%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.971       9.971           4.000           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 6.007       10.007          4.000           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.672       9.972           0.300           High Pulse Width  CLMA_26_76/CLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.712       4.972           3.260           High Pulse Width  HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 1.747       5.007           3.260           Low Pulse Width   HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 3.450       4.967           1.517           High Pulse Width  IOL_151_229/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.811       4.971           3.160           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.846       5.006           3.160           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.136       0.989           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.136       0.989           0.853           High Pulse Width  DQSL_6_176/CLK_IO       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/IOCLK
 0.136       0.989           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/IOCLK
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.344       2.000           1.656           High Pulse Width  HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.344       2.000           1.656           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{rx_clki_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.418     499.935         1.517           Low Pulse Width   IOL_151_142/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr2/gateigddr_IOL/SYSCLK
 498.418     499.935         1.517           Low Pulse Width   IOL_151_157/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr1/gateigddr_IOL/SYSCLK
 498.418     499.935         1.517           Low Pulse Width   IOL_151_170/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/gateigddr_IOL/SYSCLK
====================================================================================================

{system_internal_clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                       
+-------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/place_route/m1_soc_top_pnr.adf       
| Output     | C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/report_timing/m1_soc_top_rtp.adf     
|            | C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/report_timing/m1_soc_top.rtr         
+-------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 629,977,088 bytes
Total CPU  time to report_timing completion : 19.766 sec
Total real time to report_timing completion : 26.000 sec
