ARM GAS  /tmp/ccPwxWRL.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"rtx_msgqueue.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.MessageQueuePut,"ax",%progbits
  22              		.align	2
  23              		.thumb
  24              		.thumb_func
  26              	MessageQueuePut:
  27              	.LFB174:
  28              		.file 1 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c"
   1:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /*
   2:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * Copyright (c) 2013-2018 Arm Limited. All rights reserved.
   3:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  *
   4:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * SPDX-License-Identifier: Apache-2.0
   5:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  *
   6:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * not use this file except in compliance with the License.
   8:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * You may obtain a copy of the License at
   9:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  *
  10:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  *
  12:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * Unless required by applicable law or agreed to in writing, software
  13:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * See the License for the specific language governing permissions and
  16:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * limitations under the License.
  17:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  *
  18:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * -----------------------------------------------------------------------------
  19:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  *
  20:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * Project:     CMSIS-RTOS RTX
  21:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * Title:       Message Queue functions
  22:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  *
  23:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  * -----------------------------------------------------------------------------
  24:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****  */
  25:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
  26:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #include "rtx_lib.h"
  27:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
  28:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
  29:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** //  OS Runtime Object Memory Usage
  30:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #if ((defined(OS_OBJ_MEM_USAGE) && (OS_OBJ_MEM_USAGE != 0)))
ARM GAS  /tmp/ccPwxWRL.s 			page 2


  31:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** osRtxObjectMemUsage_t osRtxMessageQueueMemUsage \
  32:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** __attribute__((section(".data.os.msgqueue.obj"))) =
  33:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** { 0U, 0U, 0U };
  34:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #endif
  35:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
  36:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
  37:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** //  ==== Helper functions ====
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
  39:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Put a Message into Queue sorted by Priority (Highest at Head).
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \param[in]  mq              message queue object.
  41:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \param[in]  msg             message object.
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** static void MessageQueuePut (os_message_queue_t *mq, os_message_t *msg) {
  29              		.loc 1 42 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LVL0:
  35 0000 30B4     		push	{r4, r5}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 5, -4
  43:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #if (EXCLUSIVE_ACCESS == 0)
  44:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   uint32_t      primask = __get_PRIMASK();
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #endif
  46:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_t *prev, *next;
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
  48:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (mq->msg_last != NULL) {
  40              		.loc 1 48 0
  41 0002 036B     		ldr	r3, [r0, #48]
  42 0004 1BB9     		cbnz	r3, .L10
  43 0006 13E0     		b	.L11
  44              	.LVL1:
  45              	.L5:
  49:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     prev = mq->msg_last;
  50:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     next = NULL;
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     while ((prev != NULL) && (prev->priority < msg->priority)) {
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       next = prev;
  46              		.loc 1 52 0
  47 0008 1D46     		mov	r5, r3
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       prev = prev->prev;
  48              		.loc 1 53 0
  49 000a 5B68     		ldr	r3, [r3, #4]
  50              	.LVL2:
  51 000c 00E0     		b	.L2
  52              	.LVL3:
  53              	.L10:
  54 000e 0025     		movs	r5, #0
  55              	.L2:
  56              	.LVL4:
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       next = prev;
  57              		.loc 1 51 0
  58 0010 1BB1     		cbz	r3, .L4
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       next = prev;
  59              		.loc 1 51 0 is_stmt 0 discriminator 1
  60 0012 DC78     		ldrb	r4, [r3, #3]	@ zero_extendqisi2
ARM GAS  /tmp/ccPwxWRL.s 			page 3


  61 0014 CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
  62 0016 9442     		cmp	r4, r2
  63 0018 F6D3     		bcc	.L5
  64              	.L4:
  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
  55:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->prev = prev;
  65              		.loc 1 55 0 is_stmt 1
  66 001a 4B60     		str	r3, [r1, #4]
  56:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->next = next;
  67              		.loc 1 56 0
  68 001c 8D60     		str	r5, [r1, #8]
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (prev != NULL) {
  69              		.loc 1 57 0
  70 001e 0BB1     		cbz	r3, .L6
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       prev->next = msg;
  71              		.loc 1 58 0
  72 0020 9960     		str	r1, [r3, #8]
  73 0022 00E0     		b	.L7
  74              	.L6:
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     } else {
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       mq->msg_first = msg;
  75              		.loc 1 60 0
  76 0024 C162     		str	r1, [r0, #44]
  77              	.L7:
  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (next != NULL) {
  78              		.loc 1 62 0
  79 0026 0DB1     		cbz	r5, .L8
  63:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       next->prev = msg;
  80              		.loc 1 63 0
  81 0028 6960     		str	r1, [r5, #4]
  82 002a 06E0     		b	.L9
  83              	.L8:
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     } else {
  65:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       mq->msg_last = msg;
  84              		.loc 1 65 0
  85 002c 0163     		str	r1, [r0, #48]
  86 002e 04E0     		b	.L9
  87              	.LVL5:
  88              	.L11:
  66:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
  67:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->prev = NULL;
  89              		.loc 1 68 0
  90 0030 0023     		movs	r3, #0
  91 0032 4B60     		str	r3, [r1, #4]
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->next = NULL;
  92              		.loc 1 69 0
  93 0034 8B60     		str	r3, [r1, #8]
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq->msg_first= msg;
  94              		.loc 1 70 0
  95 0036 C162     		str	r1, [r0, #44]
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq->msg_last = msg;
  96              		.loc 1 71 0
  97 0038 0163     		str	r1, [r0, #48]
  98              	.L9:
  72:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
ARM GAS  /tmp/ccPwxWRL.s 			page 4


  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
  74:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #if (EXCLUSIVE_ACCESS == 0)
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   __disable_irq();
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
  77:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   mq->msg_count++;
  78:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
  79:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (primask == 0U) {
  80:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     __enable_irq();
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
  82:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #else
  83:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   (void)atomic_inc32(&mq->msg_count);
  99              		.loc 1 83 0
 100 003a 2830     		adds	r0, r0, #40
 101              	.LVL6:
 102              	.LBB208:
 103              	.LBB209:
 104              		.file 2 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h"
   1:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /*
   2:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Copyright (c) 2013-2018 Arm Limited. All rights reserved.
   3:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
   4:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * SPDX-License-Identifier: Apache-2.0
   5:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
   6:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * not use this file except in compliance with the License.
   8:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * You may obtain a copy of the License at
   9:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  10:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  12:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Unless required by applicable law or agreed to in writing, software
  13:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * See the License for the specific language governing permissions and
  16:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * limitations under the License.
  17:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  18:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * -----------------------------------------------------------------------------
  19:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  20:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Project:     CMSIS-RTOS RTX
  21:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Title:       Cortex-M Core definitions
  22:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  23:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * -----------------------------------------------------------------------------
  24:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  */
  25:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  26:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef RTX_CORE_CM_H_
  27:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define RTX_CORE_CM_H_
  28:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  29:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef RTX_CORE_C_H_
  30:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #include "RTE_Components.h"
  31:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #include CMSIS_device_header
  32:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  33:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  34:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #include <stdbool.h>
  35:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** typedef bool bool_t;
  36:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define FALSE                   ((bool_t)0)
  37:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define TRUE                    ((bool_t)1)
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  39:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define DOMAIN_NS               1
ARM GAS  /tmp/ccPwxWRL.s 			page 5


  41:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  43:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef DOMAIN_NS
  44:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define DOMAIN_NS               0
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  46:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if    (DOMAIN_NS == 1)
  48:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((!defined(__ARM_ARCH_8M_BASE__) || (__ARM_ARCH_8M_BASE__ == 0)) && \
  49:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (!defined(__ARM_ARCH_8M_MAIN__) || (__ARM_ARCH_8M_MAIN__ == 0)))
  50:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #error "Non-secure domain requires ARMv8-M Architecture!"
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef EXCLUSIVE_ACCESS
  55:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if    ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) || \
  56:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****         (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)) || \
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****         (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0)) || \
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****         (defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)))
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define EXCLUSIVE_ACCESS        1
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define EXCLUSIVE_ACCESS        0
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  63:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  65:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define OS_TICK_HANDLER         SysTick_Handler
  66:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  67:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// xPSR_Initialization Value
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  privileged      true=privileged, false=unprivileged
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  thumb           true=Thumb, false=ARM
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     xPSR Init Value
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t xPSR_InitVal (bool_t privileged, bool_t thumb) {
  72:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   (void)privileged;
  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   (void)thumb;
  74:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (0x01000000U);
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  77:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** // Stack Frame:
  78:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  - Extended: S16-S31, R4-R11, R0-R3, R12, LR, PC, xPSR, S0-S15, FPSCR
  79:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  - Basic:             R4-R11, R0-R3, R12, LR, PC, xPSR
  80:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Stack Frame Initialization Value (EXC_RETURN[7..0])
  82:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (DOMAIN_NS == 1)
  83:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define STACK_FRAME_INIT_VAL    0xBCU
  84:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
  85:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define STACK_FRAME_INIT_VAL    0xFDU
  86:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Stack Offset of Register R0
  89:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  stack_frame     Stack Frame (EXC_RETURN[7..0])
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     R0 Offset
  91:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t StackOffsetR0 (uint8_t stack_frame) {
  92:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (__FPU_USED == 1U)
  93:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (((stack_frame & 0x10U) == 0U) ? ((16U+8U)*4U) : (8U*4U));
  94:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
  95:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   (void)stack_frame;
  96:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (8U*4U);
  97:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
ARM GAS  /tmp/ccPwxWRL.s 			page 6


  98:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
  99:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  ==== Core functions ====
 102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -sem(__get_CONTROL, pure)
 104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -sem(__get_IPSR,    pure)
 105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -sem(__get_PRIMASK, pure)
 106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -sem(__get_BASEPRI, pure)
 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Check if running Privileged
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return     true=privileged, false=unprivileged
 110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE bool_t IsPrivileged (void) {
 111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ((__get_CONTROL() & 1U) == 0U);
 112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Check if in IRQ Mode
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return     true=IRQ, false=thread
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE bool_t IsIrqMode (void) {
 117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (__get_IPSR() != 0U);
 118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Check if IRQ is Masked
 121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return     true=masked, false=not masked
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE bool_t IsIrqMasked (void) {
 123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) || \
 124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)) || \
 125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)))
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ((__get_PRIMASK() != 0U) || (__get_BASEPRI() != 0U));
 127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return  (__get_PRIMASK() != 0U);
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  ==== Core Peripherals functions ====
 134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Setup SVC and PendSV System Service Calls
 136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE void SVC_Setup (void) {
 137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)) || \
 138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__CORTEX_M)           && (__CORTEX_M == 7U)))
 139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   uint32_t p, n;
 140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHPR[10] = 0xFFU;
 142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   n = 32U - (uint32_t)__CLZ(~(SCB->SHPR[10] | 0xFFFFFF00U));
 143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   p = NVIC_GetPriorityGrouping();
 144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   if (p >= n) {
 145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     n = p + 1U;
 146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   }
 147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHPR[7] = (uint8_t)(0xFEU << n);
 148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif  (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   uint32_t n;
 150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHPR[1] |= 0x00FF0000U;
 152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   n = SCB->SHPR[1];
 153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHPR[0] |= (n << (8+1)) & 0xFC000000U;
 154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) || \
ARM GAS  /tmp/ccPwxWRL.s 			page 7


 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)))
 156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   uint32_t p, n;
 157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHP[10] = 0xFFU;
 159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   n = 32U - (uint32_t)__CLZ(~(SCB->SHP[10] | 0xFFFFFF00U));
 160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   p = NVIC_GetPriorityGrouping();
 161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   if (p >= n) {
 162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     n = p + 1U;
 163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   }
 164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHP[7] = (uint8_t)(0xFEU << n);
 165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif  (defined(__ARM_ARCH_6M__)      && (__ARM_ARCH_6M__      != 0))
 166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   uint32_t n;
 167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHP[1] |= 0x00FF0000U;
 169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   n = SCB->SHP[1];
 170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHP[0] |= (n << (8+1)) & 0xFC000000U;
 171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Get Pending SV (Service Call) Flag
 175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return     Pending SV Flag
 176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint8_t GetPendSV (void) {
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ((uint8_t)((SCB->ICSR & (SCB_ICSR_PENDSVSET_Msk)) >> 24));
 178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Clear Pending SV (Service Call) Flag
 181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE void ClrPendSV (void) {
 182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->ICSR = SCB_ICSR_PENDSVCLR_Msk;
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Set Pending SV (Service Call) Flag
 186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE void SetPendSV (void) {
 187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->ICSR = SCB_ICSR_PENDSVSET_Msk;
 188:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 190:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  ==== Service Calls definitions ====
 192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 193:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -save -e9023 -e9024 -e9026 "Function-like macros using '#/##'" [MISRA Note 10]
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) ||       \
 198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)) ||       \
 199:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)))
 200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define __SVC_INDIRECT(n) __svc_indirect(n)
 201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif ((defined(__ARM_ARCH_6M__)      && (__ARM_ARCH_6M__      != 0)) ||       \
 202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0)))
 203:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define __SVC_INDIRECT(n) __svc_indirect_r7(n)
 204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 205:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_0N(f,t)                                                           \
 207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t(*)());                                        \
 208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (void) {                                         \
 210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   svc##f(svcRtx##f);                                                           \
 211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
ARM GAS  /tmp/ccPwxWRL.s 			page 8


 212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_0(f,t)                                                            \
 214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t(*)());                                        \
 215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (void) {                                         \
 217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(svcRtx##f);                                                    \
 218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_1N(f,t,t1)                                                        \
 221:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t(*)(t1),t1);                                   \
 222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 223:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1) {                                        \
 224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   svc##f(svcRtx##f,a1);                                                        \
 225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_1(f,t,t1)                                                         \
 228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t(*)(t1),t1);                                   \
 229:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 230:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1) {                                        \
 231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(svcRtx##f,a1);                                                 \
 232:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_2(f,t,t1,t2)                                                      \
 235:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t(*)(t1,t2),t1,t2);                             \
 236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 237:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1, t2 a2) {                                 \
 238:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(svcRtx##f,a1,a2);                                              \
 239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 241:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_3(f,t,t1,t2,t3)                                                   \
 242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t(*)(t1,t2,t3),t1,t2,t3);                       \
 243:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 244:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1, t2 a2, t3 a3) {                          \
 245:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(svcRtx##f,a1,a2,a3);                                           \
 246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_4(f,t,t1,t2,t3,t4)                                                \
 249:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t(*)(t1,t2,t3,t4),t1,t2,t3,t4);                 \
 250:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 251:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1, t2 a2, t3 a3, t4 a4) {                   \
 252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(svcRtx##f,a1,a2,a3,a4);                                        \
 253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 254:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif defined(__ICCARM__)
 256:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 257:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) ||       \
 258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)) ||       \
 259:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)))
 260:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_ArgF(f)                                                            \
 261:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __asm(                                                                       \
 262:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "mov r12,%0\n"                                                             \
 263:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     :: "r"(&f): "r12"                                                          \
 264:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 265:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif ((defined(__ARM_ARCH_6M__)      && (__ARM_ARCH_6M__      != 0)) ||       \
 266:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0)))
 267:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_ArgF(f)                                                            \
 268:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __asm(                                                                       \
ARM GAS  /tmp/ccPwxWRL.s 			page 9


 269:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "mov r7,%0\n"                                                              \
 270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     :: "r"(&f): "r7"                                                           \
 271:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 273:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 274:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define STRINGIFY(a) #a
 275:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define __SVC_INDIRECT(n) _Pragma(STRINGIFY(swi_number = n)) __swi
 276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 277:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_0N(f,t)                                                           \
 278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f ();                                              \
 279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (void) {                                         \
 281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   svc##f();                                                                    \
 283:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 285:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_0(f,t)                                                            \
 286:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f ();                                              \
 287:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 288:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (void) {                                         \
 289:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f();                                                             \
 291:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 293:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_1N(f,t,t1)                                                        \
 294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t1 a1);                                         \
 295:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 296:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1) {                                        \
 297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 298:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   svc##f(a1);                                                                  \
 299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_1(f,t,t1)                                                         \
 302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t1 a1);                                         \
 303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 304:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1) {                                        \
 305:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(a1);                                                           \
 307:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 309:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_2(f,t,t1,t2)                                                      \
 310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t1 a1, t2 a2);                                  \
 311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 312:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1, t2 a2) {                                 \
 313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(a1,a2);                                                        \
 315:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 316:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 317:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_3(f,t,t1,t2,t3)                                                   \
 318:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t1 a1, t2 a2, t3 a3);                           \
 319:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 320:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1, t2 a2, t3 a3) {                          \
 321:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 322:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(a1,a2,a3);                                                     \
 323:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 324:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 325:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_4(f,t,t1,t2,t3,t4)                                                \
ARM GAS  /tmp/ccPwxWRL.s 			page 10


 326:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t1 a1, t2 a2, t3 a3, t4 a4);                    \
 327:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 328:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1, t2 a2, t3 a3, t4 a4) {                   \
 329:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 330:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(a1,a2,a3,a4);                                                  \
 331:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 332:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 333:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else   // !(defined(__CC_ARM) || defined(__ICCARM__))
 334:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -esym(522,__svc*) "Functions '__svc*' are impure (side-effects)"
 336:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) ||       \
 338:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)) ||       \
 339:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)))
 340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_RegF "r12"
 341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif ((defined(__ARM_ARCH_6M__)      && (__ARM_ARCH_6M__      != 0)) ||       \
 342:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0)))
 343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_RegF "r7"
 344:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 345:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 346:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_ArgN(n) \
 347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** register uint32_t __r##n __ASM("r"#n)
 348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_ArgR(n,a) \
 350:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** register uint32_t __r##n __ASM("r"#n) = (uint32_t)a
 351:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_ArgF(f) \
 353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** register uint32_t __rf   __ASM(SVC_RegF) = (uint32_t)f
 354:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_In0 "r"(__rf)
 356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_In1 "r"(__rf),"r"(__r0)
 357:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_In2 "r"(__rf),"r"(__r0),"r"(__r1)
 358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_In3 "r"(__rf),"r"(__r0),"r"(__r1),"r"(__r2)
 359:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_In4 "r"(__rf),"r"(__r0),"r"(__r1),"r"(__r2),"r"(__r3)
 360:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_Out0
 362:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_Out1 "=r"(__r0)
 363:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 364:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_CL0
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_CL1 "r1"
 366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_CL2 "r0","r1"
 367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 368:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_Call0(in, out, cl)                                                 \
 369:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile ("svc 0" : out : in : cl)
 370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 371:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_0N(f,t)                                                           \
 372:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 373:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE t __svc##f (void) {                                            \
 374:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 375:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_Call0(SVC_In0, SVC_Out0, SVC_CL2);                                       \
 376:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_0(f,t)                                                            \
 379:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE t __svc##f (void) {                                            \
 381:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgN(0);                                                                 \
 382:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
ARM GAS  /tmp/ccPwxWRL.s 			page 11


 383:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_Call0(SVC_In0, SVC_Out1, SVC_CL1);                                       \
 384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (t) __r0;                                                             \
 385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_1N(f,t,t1)                                                        \
 388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 389:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE t __svc##f (t1 a1) {                                           \
 390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(0,a1);                                                              \
 391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 392:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_Call0(SVC_In1, SVC_Out0, SVC_CL1);                                       \
 393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 394:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_1(f,t,t1)                                                         \
 396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 397:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE t __svc##f (t1 a1) {                                           \
 398:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(0,a1);                                                              \
 399:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_Call0(SVC_In1, SVC_Out1, SVC_CL1);                                       \
 401:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (t) __r0;                                                             \
 402:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_2(f,t,t1,t2)                                                      \
 405:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 406:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE t __svc##f (t1 a1, t2 a2) {                                    \
 407:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(0,a1);                                                              \
 408:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(1,a2);                                                              \
 409:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 410:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_Call0(SVC_In2, SVC_Out1, SVC_CL0);                                       \
 411:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (t) __r0;                                                             \
 412:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 413:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 414:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_3(f,t,t1,t2,t3)                                                   \
 415:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 416:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE t __svc##f (t1 a1, t2 a2, t3 a3) {                             \
 417:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(0,a1);                                                              \
 418:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(1,a2);                                                              \
 419:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(2,a3);                                                              \
 420:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 421:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_Call0(SVC_In3, SVC_Out1, SVC_CL0);                                       \
 422:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (t) __r0;                                                             \
 423:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 424:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 425:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_4(f,t,t1,t2,t3,t4)                                                \
 426:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 427:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE t __svc##f (t1 a1, t2 a2, t3 a3, t4 a4) {                      \
 428:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(0,a1);                                                              \
 429:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(1,a2);                                                              \
 430:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(2,a3);                                                              \
 431:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(3,a4);                                                              \
 432:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 433:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_Call0(SVC_In4, SVC_Out1, SVC_CL0);                                       \
 434:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (t) __r0;                                                             \
 435:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 436:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 437:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 438:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 439:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -restore [MISRA Note 10]
ARM GAS  /tmp/ccPwxWRL.s 			page 12


 440:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 441:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 442:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  ==== Exclusive Access Operation ====
 443:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 444:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (EXCLUSIVE_ACCESS == 1)
 445:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 446:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint ++flb "Library Begin" [MISRA Note 12]
 447:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 448:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Write (8-bit)
 449:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 450:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  val             Value to write
 451:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
 452:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint8_t atomic_wr8 (uint8_t *mem, uint8_t val) {
 454:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov    r2,r0
 455:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 456:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrexb r0,[r2]
 457:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strexb r3,r1,[r2]
 458:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz    r3,%F2
 459:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b      %B1
 460:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 461:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx     lr
 462:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 463:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 464:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint8_t atomic_wr8 (uint8_t *mem, uint8_t val) {
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 466:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 467:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 468:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t res;
 469:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 470:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 471:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 472:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint8_t  ret;
 473:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 474:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 475:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 476:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 477:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 478:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 479:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrexb %[ret],[%[mem]]\n\t"
 480:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strexb %[res],%[val],[%[mem]]\n\t"
 481:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz    %[res],2f\n\t"
 482:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b       1b\n"
 483:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:"
 484:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret] "=&l" (ret),
 485:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res] "=&l" (res)
 486:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem] "l"   (mem),
 487:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val] "l"   (val)
 488:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "memory"
 489:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 490:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 491:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 492:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 493:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 494:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 495:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Set bits (32-bit)
 496:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
ARM GAS  /tmp/ccPwxWRL.s 			page 13


 497:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  bits            Bit mask
 498:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     New value
 499:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 500:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint32_t atomic_set32 (uint32_t *mem, uint32_t bits) {
 501:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
 502:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 503:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
 504:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   orr   r0,r0,r1
 505:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r0,[r2]
 506:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F2
 507:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
 508:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 509:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx     lr
 510:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 511:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 512:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t atomic_set32 (uint32_t *mem, uint32_t bits) {
 513:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 514:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 515:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 516:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 517:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 518:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 519:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 520:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t ret;
 521:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 522:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 523:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 524:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 525:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 526:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 527:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrex %[val],[%[mem]]\n\t"
 528:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 529:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "mov   %[ret],%[val]\n\t"
 530:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "orrs  %[ret],%[bits]\n\t"
 531:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 532:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "orr   %[ret],%[val],%[bits]\n\t"
 533:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 534:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strex %[res],%[ret],[%[mem]]\n\t"
 535:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz   %[res],2f\n\t"
 536:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     1b\n"
 537:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:"
 538:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret]  "=&l" (ret),
 539:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val]  "=&l" (val),
 540:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res]  "=&l" (res)
 541:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem]  "l"   (mem),
 542:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [bits] "l"   (bits)
 543:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 544:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "memory", "cc"
 545:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 546:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "memory"
 547:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 548:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 549:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 550:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 551:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 552:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 553:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
ARM GAS  /tmp/ccPwxWRL.s 			page 14


 554:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Clear bits (32-bit)
 555:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 556:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  bits            Bit mask
 557:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
 558:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 559:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint32_t atomic_clr32 (uint32_t *mem, uint32_t bits) {
 560:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   push  {r4,lr}
 561:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
 562:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 563:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
 564:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bic   r4,r0,r1
 565:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r4,[r2]
 566:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F2
 567:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
 568:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 569:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop   {r4,pc}
 570:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 571:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 572:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t atomic_clr32 (uint32_t *mem, uint32_t bits) {
 573:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 574:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 575:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 576:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 577:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 578:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 579:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 580:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t ret;
 581:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 582:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 583:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 584:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 585:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 586:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 587:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrex %[ret],[%[mem]]\n\t"
 588:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 589:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "mov   %[val],%[ret]\n\t"
 590:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bics  %[val],%[bits]\n\t"
 591:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 592:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bic   %[val],%[ret],%[bits]\n\t"
 593:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 594:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strex %[res],%[val],[%[mem]]\n\t"
 595:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz   %[res],2f\n\t"
 596:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     1b\n"
 597:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:"
 598:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret]  "=&l" (ret),
 599:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val]  "=&l" (val),
 600:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res]  "=&l" (res)
 601:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem]  "l"   (mem),
 602:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [bits] "l"   (bits)
 603:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 604:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "memory", "cc"
 605:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 606:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "memory"
 607:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 608:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 609:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 610:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
ARM GAS  /tmp/ccPwxWRL.s 			page 15


 611:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 612:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 613:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 614:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Check if all specified bits (32-bit) are active and clear them
 615:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 616:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  bits            Bit mask
 617:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Active bits before clearing or 0 if not active
 618:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 619:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint32_t atomic_chk32_all (uint32_t *mem, uint32_t bits) {
 620:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   push  {r4,lr}
 621:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
 622:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 623:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
 624:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   and   r4,r0,r1
 625:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cmp   r4,r1
 626:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   beq   %F2
 627:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   clrex
 628:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   movs  r0,#0
 629:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop   {r4,pc}
 630:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 631:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bic   r4,r0,r1
 632:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r4,[r2]
 633:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F3
 634:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
 635:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 3
 636:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop   {r4,pc}
 637:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 638:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 639:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t atomic_chk32_all (uint32_t *mem, uint32_t bits) {
 640:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 641:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 642:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 643:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 644:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 645:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 646:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 647:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t ret;
 648:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 649:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 650:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 651:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 652:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 653:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 654:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrex %[ret],[%[mem]]\n\t"
 655:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 656:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "mov   %[val],%[ret]\n\t"
 657:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ands  %[val],%[bits]\n\t"
 658:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 659:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "and   %[val],%[ret],%[bits]\n\t"
 660:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 661:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cmp   %[val],%[bits]\n\t"
 662:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "beq   2f\n\t"
 663:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "clrex\n\t"
 664:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "movs  %[ret],#0\n\t"
 665:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     3f\n"
 666:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:\n\t"
 667:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
ARM GAS  /tmp/ccPwxWRL.s 			page 16


 668:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "mov   %[val],%[ret]\n\t"
 669:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bics  %[val],%[bits]\n\t"
 670:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 671:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bic   %[val],%[ret],%[bits]\n\t"
 672:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 673:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strex %[res],%[val],[%[mem]]\n\t"
 674:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz   %[res],3f\n\t"
 675:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     1b\n"
 676:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "3:"
 677:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret]  "=&l" (ret),
 678:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val]  "=&l" (val),
 679:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res]  "=&l" (res)
 680:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem]  "l"   (mem),
 681:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [bits] "l"   (bits)
 682:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
 683:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 684:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 685:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 686:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 687:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 688:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 689:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Check if any specified bits (32-bit) are active and clear them
 690:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 691:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  bits            Bit mask
 692:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Active bits before clearing or 0 if not active
 693:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 694:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint32_t atomic_chk32_any (uint32_t *mem, uint32_t bits) {
 695:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   push  {r4,lr}
 696:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
 697:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 698:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
 699:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   tst   r0,r1
 700:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bne   %F2
 701:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   clrex
 702:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   movs  r0,#0
 703:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop   {r4,pc}
 704:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 705:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bic   r4,r0,r1
 706:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r4,[r2]
 707:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F3
 708:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
 709:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 3
 710:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop   {r4,pc}
 711:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 712:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 713:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t atomic_chk32_any (uint32_t *mem, uint32_t bits) {
 714:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 715:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 716:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 717:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 718:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 719:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 720:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 721:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t ret;
 722:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 723:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 724:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
ARM GAS  /tmp/ccPwxWRL.s 			page 17


 725:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 726:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 727:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 728:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrex %[ret],[%[mem]]\n\t"
 729:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "tst   %[ret],%[bits]\n\t"
 730:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bne   2f\n\t"
 731:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "clrex\n\t"
 732:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "movs  %[ret],#0\n\t"
 733:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     3f\n"
 734:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:\n\t"
 735:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 736:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "mov   %[val],%[ret]\n\t"
 737:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bics  %[val],%[bits]\n\t"
 738:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 739:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bic   %[val],%[ret],%[bits]\n\t"
 740:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 741:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strex %[res],%[val],[%[mem]]\n\t"
 742:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz   %[res],3f\n\t"
 743:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     1b\n"
 744:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "3:"
 745:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret]  "=&l" (ret),
 746:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val]  "=&l" (val),
 747:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res]  "=&l" (res)
 748:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem]  "l"   (mem),
 749:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [bits] "l"   (bits)
 750:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
 751:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 752:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 753:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 754:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 755:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 756:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 757:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Increment (32-bit)
 758:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 759:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
 760:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 761:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint32_t atomic_inc32 (uint32_t *mem) {
 762:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
 763:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 764:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
 765:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   adds  r1,r0,#1
 766:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r1,[r2]
 767:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F2
 768:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
 769:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 770:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx     lr
 771:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 772:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 773:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t atomic_inc32 (uint32_t *mem) {
 774:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 775:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 776:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 777:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 778:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 779:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 780:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 781:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t ret;
ARM GAS  /tmp/ccPwxWRL.s 			page 18


 782:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 783:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 105              		.loc 2 783 0
 106              		.syntax unified
 107              	@ 783 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h" 1
 108              		.syntax unified
 109              		1:
 110 003c 50E8003F 		ldrex r3,[r0]
 111 0040 5A1C     		adds  r2,r3,#1
 112 0042 40E80021 		strex r1,r2,[r0]
 113 0046 01B1     		cbz   r1,2f
 114 0048 F8E7     		b     1b
 115              	2:
 116              	@ 0 "" 2
 117              	.LVL7:
 118              		.thumb
 119              		.syntax unified
 120              	.LBE209:
 121              	.LBE208:
  84:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #endif
  85:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 122              		.loc 1 85 0
 123 004a 30BC     		pop	{r4, r5}
 124              	.LCFI1:
 125              		.cfi_restore 5
 126              		.cfi_restore 4
 127              		.cfi_def_cfa_offset 0
 128 004c 7047     		bx	lr
 129              		.cfi_endproc
 130              	.LFE174:
 132 004e 00BF     		.section	.text.MessageQueueGet,"ax",%progbits
 133              		.align	2
 134              		.thumb
 135              		.thumb_func
 137              	MessageQueueGet:
 138              	.LFB175:
  86:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Get a Message from Queue with Highest Priority.
  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \param[in]  mq              message queue object.
  89:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \return message object or NULL.
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** static os_message_t *MessageQueueGet (os_message_queue_t *mq) {
 139              		.loc 1 90 0
 140              		.cfi_startproc
 141              		@ args = 0, pretend = 0, frame = 0
 142              		@ frame_needed = 0, uses_anonymous_args = 0
 143              		@ link register save eliminated.
 144              	.LVL8:
 145 0000 10B4     		push	{r4}
 146              	.LCFI2:
 147              		.cfi_def_cfa_offset 4
 148              		.cfi_offset 4, -4
  91:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #if (EXCLUSIVE_ACCESS == 0)
  92:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   uint32_t      primask = __get_PRIMASK();
  93:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #endif
  94:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_t *msg;
  95:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   uint32_t      count;
  96:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   uint8_t       flags;
ARM GAS  /tmp/ccPwxWRL.s 			page 19


  97:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
  98:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #if (EXCLUSIVE_ACCESS == 0)
  99:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   __disable_irq();
 100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   count = mq->msg_count;
 102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (count != 0U) {
 103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq->msg_count--;
 104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (primask == 0U) {
 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     __enable_irq();
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #else
 110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   count = atomic_dec32_nz(&mq->msg_count);
 149              		.loc 1 110 0
 150 0002 00F12803 		add	r3, r0, #40
 151              	.LVL9:
 152              	.LBB210:
 153              	.LBB211:
 784:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 785:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 786:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 787:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 788:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrex %[ret],[%[mem]]\n\t"
 789:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "adds  %[val],%[ret],#1\n\t"
 790:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strex %[res],%[val],[%[mem]]\n\t"
 791:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz   %[res],2f\n\t"
 792:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     1b\n"
 793:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:"
 794:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret] "=&l" (ret),
 795:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val] "=&l" (val),
 796:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res] "=&l" (res)
 797:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem] "l"   (mem)
 798:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
 799:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 800:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 801:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 802:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 803:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 804:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 805:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Increment (16-bit) if Less Than
 806:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 807:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  max             Maximum value
 808:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
 809:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 810:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint16_t atomic_inc16_lt (uint16_t *mem, uint16_t max) {
 811:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   push   {r4,lr}
 812:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov    r2,r0
 813:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 814:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrexh r0,[r2]
 815:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cmp    r1,r0
 816:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bhi    %F2
 817:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   clrex
 818:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop    {r4,pc}
 819:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 820:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   adds   r4,r0,#1
 821:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strexh r3,r4,[r2]
ARM GAS  /tmp/ccPwxWRL.s 			page 20


 822:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz    r3,%F3
 823:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b      %B1
 824:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 3
 825:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop    {r4,pc}
 826:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 827:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 828:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint16_t atomic_inc16_lt (uint16_t *mem, uint16_t max) {
 829:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 830:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 831:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 832:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 833:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 834:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 835:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 836:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint16_t ret;
 837:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 838:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 839:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 840:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 841:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 842:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 843:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrexh %[ret],[%[mem]]\n\t"
 844:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cmp    %[max],%[ret]\n\t"
 845:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bhi    2f\n\t"
 846:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "clrex\n\t"
 847:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b      3f\n"
 848:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:\n\t"
 849:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "adds   %[val],%[ret],#1\n\t"
 850:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strexh %[res],%[val],[%[mem]]\n\t"
 851:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz    %[res],3f\n\t"
 852:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b      1b\n"
 853:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "3:"
 854:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret] "=&l" (ret),
 855:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val] "=&l" (val),
 856:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res] "=&l" (res)
 857:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem] "l"   (mem),
 858:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [max] "l"   (max)
 859:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
 860:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 861:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 862:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 863:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 864:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 865:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 866:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Increment (16-bit) and clear on Limit
 867:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 868:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  max             Maximum value
 869:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
 870:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 871:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint16_t atomic_inc16_lim (uint16_t *mem, uint16_t lim) {
 872:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   push   {r4,lr}
 873:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov    r2,r0
 874:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 875:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrexh r0,[r2]
 876:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   adds   r4,r0,#1
 877:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cmp    r1,r4
 878:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bhi    %F2
ARM GAS  /tmp/ccPwxWRL.s 			page 21


 879:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   movs   r4,#0
 880:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 881:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strexh r3,r4,[r2]
 882:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz    r3,%F3
 883:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b      %B1
 884:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 3
 885:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop    {r4,pc}
 886:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 887:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 888:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint16_t atomic_inc16_lim (uint16_t *mem, uint16_t lim) {
 889:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 890:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 891:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 892:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 893:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 894:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 895:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 896:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint16_t ret;
 897:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 898:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 899:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 900:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 901:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 902:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 903:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrexh %[ret],[%[mem]]\n\t"
 904:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "adds   %[val],%[ret],#1\n\t"
 905:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cmp    %[lim],%[val]\n\t"
 906:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bhi    2f\n\t"
 907:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "movs   %[val],#0\n"
 908:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:\n\t"
 909:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strexh %[res],%[val],[%[mem]]\n\t"
 910:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz    %[res],3f\n\t"
 911:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b      1b\n"
 912:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "3:"
 913:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret] "=&l" (ret),
 914:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val] "=&l" (val),
 915:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res] "=&l" (res)
 916:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem] "l"   (mem),
 917:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [lim] "l"   (lim)
 918:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
 919:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 920:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 921:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 922:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 923:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 924:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 925:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Decrement (32-bit)
 926:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 927:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
 928:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 929:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint32_t atomic_dec32 (uint32_t *mem) {
 930:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
 931:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 932:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
 933:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   subs  r1,r0,#1
 934:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r1,[r2]
 935:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F2
ARM GAS  /tmp/ccPwxWRL.s 			page 22


 936:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
 937:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 938:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx     lr
 939:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 940:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 941:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t atomic_dec32 (uint32_t *mem) {
 942:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 943:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 944:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 945:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 946:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 947:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 948:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 949:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t ret;
 950:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 951:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 952:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 953:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 954:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 955:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 956:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrex %[ret],[%[mem]]\n\t"
 957:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "subs  %[val],%[ret],#1\n\t"
 958:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strex %[res],%[val],[%[mem]]\n\t"
 959:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz   %[res],2f\n\t"
 960:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     1b\n"
 961:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:"
 962:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret] "=&l" (ret),
 963:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val] "=&l" (val),
 964:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res] "=&l" (res)
 965:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem] "l"   (mem)
 966:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
 967:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 968:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 969:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 970:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 971:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 972:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 973:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Decrement (32-bit) if Not Zero
 974:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 975:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
 976:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 977:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint32_t atomic_dec32_nz (uint32_t *mem) {
 978:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
 979:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 980:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
 981:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbnz  r0,%F2
 982:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   clrex
 983:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx    lr
 984:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 985:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   subs  r1,r0,#1
 986:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r1,[r2]
 987:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F3
 988:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
 989:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 3
 990:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx     lr
 991:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 992:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
ARM GAS  /tmp/ccPwxWRL.s 			page 23


 993:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t atomic_dec32_nz (uint32_t *mem) {
 994:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 995:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 996:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 997:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 998:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 999:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
1000:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
1001:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t ret;
1002:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
1003:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 154              		.loc 2 1003 0
 155              		.syntax unified
 156              	@ 1003 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h" 1
 157              		.syntax unified
 158              		1:
 159 0006 53E8002F 		ldrex r2,[r3]
 160 000a 12B9     		cbnz  r2,2f
 161 000c BFF32F8F 		clrex
 162 0010 04E0     		b     3f
 163              	2:
 164 0012 511E     		subs  r1,r2,#1
 165 0014 43E80014 		strex r4,r1,[r3]
 166 0018 04B1     		cbz   r4,3f
 167 001a F4E7     		b     1b
 168              	3:
 169              	@ 0 "" 2
 170              	.LVL10:
 171              		.thumb
 172              		.syntax unified
 173              	.LBE211:
 174              	.LBE210:
 111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #endif
 112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (count != 0U) {
 175              		.loc 1 113 0
 176 001c 7AB1     		cbz	r2, .L17
 114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg = mq->msg_first;
 177              		.loc 1 114 0
 178 001e C06A     		ldr	r0, [r0, #44]
 179              	.LVL11:
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     while (msg != NULL) {
 180              		.loc 1 116 0
 181 0020 0AE0     		b	.L15
 182              	.LVL12:
 183              	.L16:
 117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #if (EXCLUSIVE_ACCESS == 0)
 118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       __disable_irq();
 119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       flags = msg->flags;
 121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       msg->flags = 1U;
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if (primask == 0U) {
 124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         __enable_irq();
 125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #else
ARM GAS  /tmp/ccPwxWRL.s 			page 24


 127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       flags = atomic_wr8(&msg->flags, 1U);
 184              		.loc 1 127 0
 185 0022 831C     		adds	r3, r0, #2
 186              	.LVL13:
 187              	.LBB212:
 188              	.LBB213:
 474:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 189              		.loc 2 474 0
 190 0024 0121     		movs	r1, #1
 191              		.syntax unified
 192              	@ 474 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h" 1
 193              		.syntax unified
 194              		1:
 195 0026 D3E84F2F 		ldrexb r2,[r3]
 196 002a C3E8441F 		strexb r4,r1,[r3]
 197 002e 04B1     		cbz    r4,2f
 198 0030 F9E7     		b       1b
 199              	2:
 200              	@ 0 "" 2
 201              		.thumb
 202              		.syntax unified
 203 0032 D3B2     		uxtb	r3, r2
 204              	.LVL14:
 205              	.LBE213:
 206              	.LBE212:
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #endif
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if (flags == 0U) {
 207              		.loc 1 129 0
 208 0034 23B1     		cbz	r3, .L14
 130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         break;
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       msg = msg->next;
 209              		.loc 1 132 0
 210 0036 8068     		ldr	r0, [r0, #8]
 211              	.LVL15:
 212              	.L15:
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #if (EXCLUSIVE_ACCESS == 0)
 213              		.loc 1 116 0
 214 0038 0028     		cmp	r0, #0
 215 003a F2D1     		bne	.L16
 216 003c 00E0     		b	.L14
 217              	.LVL16:
 218              	.L17:
 133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg = NULL;
 219              		.loc 1 135 0
 220 003e 0020     		movs	r0, #0
 221              	.LVL17:
 222              	.L14:
 136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return msg;
 139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 223              		.loc 1 139 0
 224 0040 5DF8044B 		ldr	r4, [sp], #4
 225              	.LCFI3:
ARM GAS  /tmp/ccPwxWRL.s 			page 25


 226              		.cfi_restore 4
 227              		.cfi_def_cfa_offset 0
 228 0044 7047     		bx	lr
 229              		.cfi_endproc
 230              	.LFE175:
 232 0046 00BF     		.section	.text.MessageQueueRemove,"ax",%progbits
 233              		.align	2
 234              		.thumb
 235              		.thumb_func
 237              	MessageQueueRemove:
 238              	.LFB176:
 140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Remove a Message from Queue
 142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \param[in]  mq              message queue object.
 143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \param[in]  msg             message object.
 144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** static void MessageQueueRemove (os_message_queue_t *mq, const os_message_t *msg) {
 239              		.loc 1 144 0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 0
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243              		@ link register save eliminated.
 244              	.LVL18:
 145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (msg->prev != NULL) {
 245              		.loc 1 146 0
 246 0000 4B68     		ldr	r3, [r1, #4]
 247 0002 13B1     		cbz	r3, .L20
 147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->prev->next = msg->next;
 248              		.loc 1 147 0
 249 0004 8A68     		ldr	r2, [r1, #8]
 250 0006 9A60     		str	r2, [r3, #8]
 251 0008 01E0     		b	.L21
 252              	.L20:
 148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq->msg_first = msg->next;
 253              		.loc 1 149 0
 254 000a 8B68     		ldr	r3, [r1, #8]
 255 000c C362     		str	r3, [r0, #44]
 256              	.L21:
 150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (msg->next != NULL) {
 257              		.loc 1 151 0
 258 000e 8B68     		ldr	r3, [r1, #8]
 259 0010 13B1     		cbz	r3, .L22
 152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->next->prev = msg->prev;
 260              		.loc 1 152 0
 261 0012 4A68     		ldr	r2, [r1, #4]
 262 0014 5A60     		str	r2, [r3, #4]
 263 0016 7047     		bx	lr
 264              	.L22:
 153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq->msg_last = msg->prev;
 265              		.loc 1 154 0
 266 0018 4B68     		ldr	r3, [r1, #4]
 267 001a 0363     		str	r3, [r0, #48]
 268 001c 7047     		bx	lr
 269              		.cfi_endproc
ARM GAS  /tmp/ccPwxWRL.s 			page 26


 270              	.LFE176:
 272 001e 00BF     		.section	.text.svcRtxMessageQueueNew,"ax",%progbits
 273              		.align	2
 274              		.thumb
 275              		.thumb_func
 277              	svcRtxMessageQueueNew:
 278              	.LFB178:
 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** //  ==== Post ISR processing ====
 160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Message Queue post ISR processing.
 162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \param[in]  msg             message object.
 163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** static void osRtxMessageQueuePostProcess (os_message_t *msg) {
 164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_queue_t *mq;
 165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_t       *msg0;
 166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_thread_t        *thread;
 167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   const uint32_t     *reg;
 168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   const void         *ptr_src;
 169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         void         *ptr_dst;
 170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (msg->flags != 0U) {
 172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Remove Message
 173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{9079} -e{9087} "cast between pointers to different object types"
 174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq = *((os_message_queue_t **)(void *)&msg[1]);
 175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     MessageQueueRemove(mq, msg);
 176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Free memory
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->id = osRtxIdInvalid;
 178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     (void)osRtxMemoryPoolFree(&mq->mp_info, msg);
 179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Check if Thread is waiting to send a Message
 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if ((mq->thread_list != NULL) && (mq->thread_list->state == osRtxThreadWaitingMessagePut)) {
 181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // Try to allocate memory
 182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 5]
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       msg0 = osRtxMemoryPoolAlloc(&mq->mp_info);
 184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if (msg0 != NULL) {
 185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         // Wakeup waiting Thread with highest Priority
 186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         thread = osRtxThreadListGet(osRtxObject(mq));
 187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         osRtxThreadWaitExit(thread, (uint32_t)osOK, FALSE);
 188:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         // Copy Message (R2: const void *msg_ptr, R3: uint8_t msg_prio)
 189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         reg = osRtxThreadRegPtr(thread);
 190:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         //lint -e{923} "cast from unsigned int to pointer"
 191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         ptr_src = (const void *)reg[2];
 192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         memcpy(&msg0[1], ptr_src, mq->msg_size);
 193:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         // Store Message into Queue
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         msg0->id       = osRtxIdMessage;
 195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         msg0->flags    = 0U;
 196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         msg0->priority = (uint8_t)reg[3];
 197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         MessageQueuePut(mq, msg0);
 198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         EvrRtxMessageQueueInserted(mq, ptr_src);
 199:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // New Message
 203:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{9079} -e{9087} "cast between pointers to different object types"
 204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq = (void *)msg->next;
ARM GAS  /tmp/ccPwxWRL.s 			page 27


 205:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{9087} "cast between pointers to different object types"
 206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     ptr_src = (const void *)msg->prev;
 207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Check if Thread is waiting to receive a Message
 208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if ((mq->thread_list != NULL) && (mq->thread_list->state == osRtxThreadWaitingMessageGet)) {
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       EvrRtxMessageQueueInserted(mq, ptr_src);
 210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // Wakeup waiting Thread with highest Priority
 211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       thread = osRtxThreadListGet(osRtxObject(mq));
 212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       osRtxThreadWaitExit(thread, (uint32_t)osOK, FALSE);
 213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // Copy Message (R2: void *msg_ptr, R3: uint8_t *msg_prio)
 214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       reg = osRtxThreadRegPtr(thread);
 215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       //lint -e{923} "cast from unsigned int to pointer"
 216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       ptr_dst = (void *)reg[2];
 217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       memcpy(ptr_dst, &msg[1], mq->msg_size);
 218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if (reg[3] != 0U) {
 219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         //lint -e{923} -e{9078} "cast from unsigned int to pointer"
 220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         *((uint8_t *)reg[3]) = msg->priority;
 221:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       EvrRtxMessageQueueRetrieved(mq, ptr_dst);
 223:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // Free memory
 224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       msg->id = osRtxIdInvalid;
 225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       (void)osRtxMemoryPoolFree(&mq->mp_info, msg);
 226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     } else {
 227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       EvrRtxMessageQueueInserted(mq, ptr_src);
 228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       MessageQueuePut(mq, msg);
 229:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 230:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 232:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** //  ==== Service Calls ====
 235:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Create and Initialize a Message Queue object.
 237:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \note API identical to osMessageQueueNew
 238:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** static osMessageQueueId_t svcRtxMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMes
 279              		.loc 1 238 0
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 0
 282              		@ frame_needed = 0, uses_anonymous_args = 0
 283              	.LVL19:
 284 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 285              	.LCFI4:
 286              		.cfi_def_cfa_offset 40
 287              		.cfi_offset 3, -40
 288              		.cfi_offset 4, -36
 289              		.cfi_offset 5, -32
 290              		.cfi_offset 6, -28
 291              		.cfi_offset 7, -24
 292              		.cfi_offset 8, -20
 293              		.cfi_offset 9, -16
 294              		.cfi_offset 10, -12
 295              		.cfi_offset 11, -8
 296              		.cfi_offset 14, -4
 239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_queue_t *mq;
 240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   void               *mq_mem;
 241:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   uint32_t            mq_size;
 242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   uint32_t            block_size;
 243:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   uint32_t            size;
ARM GAS  /tmp/ccPwxWRL.s 			page 28


 244:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   uint8_t             flags;
 245:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   const char         *name;
 246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Check parameters
 248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((msg_count == 0U) || (msg_size  == 0U)) {
 297              		.loc 1 248 0
 298 0004 10B1     		cbz	r0, .L25
 299 0006 0E46     		mov	r6, r1
 300 0008 0746     		mov	r7, r0
 301              		.loc 1 248 0 is_stmt 0 discriminator 1
 302 000a 39B9     		cbnz	r1, .L26
 303              	.L25:
 249:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueError(NULL, (int32_t)osErrorParameter);
 304              		.loc 1 249 0 is_stmt 1
 305 000c 6FF00301 		mvn	r1, #3
 306              	.LVL20:
 307 0010 0020     		movs	r0, #0
 308              	.LVL21:
 309 0012 FFF7FEFF 		bl	EvrRtxMessageQueueError
 310              	.LVL22:
 250:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 251:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     return NULL;
 311              		.loc 1 251 0
 312 0016 0020     		movs	r0, #0
 313 0018 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 314              	.LVL23:
 315              	.L26:
 252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   block_size = ((msg_size + 3U) & ~3UL) + sizeof(os_message_t);
 316              		.loc 1 253 0
 317 001c CD1C     		adds	r5, r1, #3
 318 001e 25F00305 		bic	r5, r5, #3
 319 0022 0C35     		adds	r5, r5, #12
 320              	.LVL24:
 254:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((__CLZ(msg_count) + __CLZ(block_size)) < 32U) {
 321              		.loc 1 254 0
 322 0024 B0FA80F3 		clz	r3, r0
 323 0028 B5FA85F1 		clz	r1, r5
 324              	.LVL25:
 325 002c 0B44     		add	r3, r3, r1
 326 002e 1F2B     		cmp	r3, #31
 327 0030 07D8     		bhi	.L28
 255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueError(NULL, (int32_t)osErrorParameter);
 328              		.loc 1 255 0
 329 0032 6FF00301 		mvn	r1, #3
 330 0036 0020     		movs	r0, #0
 331              	.LVL26:
 332 0038 FFF7FEFF 		bl	EvrRtxMessageQueueError
 333              	.LVL27:
 256:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 257:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     return NULL;
 334              		.loc 1 257 0
 335 003c 0020     		movs	r0, #0
 336 003e BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 337              	.LVL28:
 338              	.L28:
 258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
ARM GAS  /tmp/ccPwxWRL.s 			page 29


 259:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 260:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   size = msg_count * block_size;
 339              		.loc 1 260 0
 340 0042 05FB00FA 		mul	r10, r5, r0
 341              	.LVL29:
 261:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 262:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Process attributes
 263:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (attr != NULL) {
 342              		.loc 1 263 0
 343 0046 BAB3     		cbz	r2, .L42
 264:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     name    = attr->name;
 344              		.loc 1 264 0
 345 0048 D2F80090 		ldr	r9, [r2]
 346              	.LVL30:
 265:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 6]
 266:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq      = attr->cb_mem;
 347              		.loc 1 266 0
 348 004c 9468     		ldr	r4, [r2, #8]
 349              	.LVL31:
 267:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 6]
 268:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq_mem  = attr->mq_mem;
 350              		.loc 1 268 0
 351 004e D2F81080 		ldr	r8, [r2, #16]
 352              	.LVL32:
 269:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq_size = attr->mq_size;
 353              		.loc 1 269 0
 354 0052 5369     		ldr	r3, [r2, #20]
 355              	.LVL33:
 270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (mq != NULL) {
 356              		.loc 1 270 0
 357 0054 6CB1     		cbz	r4, .L30
 271:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       //lint -e(923) -e(9078) "cast from pointer to unsigned int" [MISRA Note 7]
 272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if ((((uint32_t)mq & 3U) != 0U) || (attr->cb_size < sizeof(os_message_queue_t))) {
 358              		.loc 1 272 0
 359 0056 14F0030F 		tst	r4, #3
 360 005a 02D1     		bne	.L31
 361              		.loc 1 272 0 is_stmt 0 discriminator 1
 362 005c D268     		ldr	r2, [r2, #12]
 363              	.LVL34:
 364 005e 332A     		cmp	r2, #51
 365 0060 11D8     		bhi	.L32
 366              	.L31:
 273:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         EvrRtxMessageQueueError(NULL, osRtxErrorInvalidControlBlock);
 367              		.loc 1 273 0 is_stmt 1
 368 0062 6FF00801 		mvn	r1, #8
 369 0066 0020     		movs	r0, #0
 370              	.LVL35:
 371 0068 FFF7FEFF 		bl	EvrRtxMessageQueueError
 372              	.LVL36:
 274:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 275:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         return NULL;
 373              		.loc 1 275 0
 374 006c 0020     		movs	r0, #0
 375 006e BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 376              	.LVL37:
 377              	.L30:
 276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
ARM GAS  /tmp/ccPwxWRL.s 			page 30


 277:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     } else {
 278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if (attr->cb_size != 0U) {
 378              		.loc 1 278 0
 379 0072 D268     		ldr	r2, [r2, #12]
 380              	.LVL38:
 381 0074 3AB1     		cbz	r2, .L32
 279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         EvrRtxMessageQueueError(NULL, osRtxErrorInvalidControlBlock);
 382              		.loc 1 279 0
 383 0076 6FF00801 		mvn	r1, #8
 384 007a 0020     		movs	r0, #0
 385              	.LVL39:
 386 007c FFF7FEFF 		bl	EvrRtxMessageQueueError
 387              	.LVL40:
 280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         return NULL;
 388              		.loc 1 281 0
 389 0080 0020     		movs	r0, #0
 390 0082 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 391              	.LVL41:
 392              	.L32:
 282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 283:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (mq_mem != NULL) {
 393              		.loc 1 284 0
 394 0086 B8F1000F 		cmp	r8, #0
 395 008a 0CD0     		beq	.L33
 285:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       //lint -e(923) -e(9078) "cast from pointer to unsigned int" [MISRA Note 7]
 286:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if ((((uint32_t)mq_mem & 3U) != 0U) || (mq_size < size)) {
 396              		.loc 1 286 0
 397 008c 18F0030F 		tst	r8, #3
 398 0090 01D1     		bne	.L34
 399              		.loc 1 286 0 is_stmt 0 discriminator 1
 400 0092 9A45     		cmp	r10, r3
 401 0094 14D9     		bls	.L29
 402              	.L34:
 287:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         EvrRtxMessageQueueError(NULL, osRtxErrorInvalidDataMemory);
 403              		.loc 1 287 0 is_stmt 1
 404 0096 6FF00901 		mvn	r1, #9
 405 009a 0020     		movs	r0, #0
 406              	.LVL42:
 407 009c FFF7FEFF 		bl	EvrRtxMessageQueueError
 408              	.LVL43:
 288:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 289:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         return NULL;
 409              		.loc 1 289 0
 410 00a0 0020     		movs	r0, #0
 411 00a2 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 412              	.LVL44:
 413              	.L33:
 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 291:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     } else {
 292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if (mq_size != 0U) {
 414              		.loc 1 292 0
 415 00a6 5BB1     		cbz	r3, .L29
 293:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         EvrRtxMessageQueueError(NULL, osRtxErrorInvalidDataMemory);
 416              		.loc 1 293 0
 417 00a8 6FF00901 		mvn	r1, #9
ARM GAS  /tmp/ccPwxWRL.s 			page 31


 418 00ac 0020     		movs	r0, #0
 419              	.LVL45:
 420 00ae FFF7FEFF 		bl	EvrRtxMessageQueueError
 421              	.LVL46:
 294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 295:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         return NULL;
 422              		.loc 1 295 0
 423 00b2 0020     		movs	r0, #0
 424 00b4 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 425              	.LVL47:
 426              	.L42:
 296:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 298:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     name   = NULL;
 427              		.loc 1 299 0
 428 00b8 4FF00009 		mov	r9, #0
 300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq     = NULL;
 301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq_mem = NULL;
 429              		.loc 1 301 0
 430 00bc C846     		mov	r8, r9
 300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq     = NULL;
 431              		.loc 1 300 0
 432 00be 4C46     		mov	r4, r9
 433              	.LVL48:
 434              	.L29:
 302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 304:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Allocate object memory if not provided
 305:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (mq == NULL) {
 435              		.loc 1 305 0
 436 00c0 A4B9     		cbnz	r4, .L43
 306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (osRtxInfo.mpi.message_queue != NULL) {
 437              		.loc 1 306 0
 438 00c2 324B     		ldr	r3, .L46
 439 00c4 D3F8A000 		ldr	r0, [r3, #160]
 440              	.LVL49:
 441 00c8 28B1     		cbz	r0, .L36
 307:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 5]
 308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       mq = osRtxMemoryPoolAlloc(osRtxInfo.mpi.message_queue);
 442              		.loc 1 308 0
 443 00ca FFF7FEFF 		bl	osRtxMemoryPoolAlloc
 444              	.LVL50:
 445 00ce 0446     		mov	r4, r0
 446              	.LVL51:
 309:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     } else {
 310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 5]
 311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       mq = osRtxMemoryAlloc(osRtxInfo.mem.common, sizeof(os_message_queue_t), 1U);
 312:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #if (defined(OS_OBJ_MEM_USAGE) && (OS_OBJ_MEM_USAGE != 0))
 314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (mq != NULL) {
 315:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       uint32_t used;
 316:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       osRtxMessageQueueMemUsage.cnt_alloc++;
 317:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       used = osRtxMessageQueueMemUsage.cnt_alloc - osRtxMessageQueueMemUsage.cnt_free;
 318:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if (osRtxMessageQueueMemUsage.max_used < used) {
 319:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         osRtxMessageQueueMemUsage.max_used = used;
 320:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
ARM GAS  /tmp/ccPwxWRL.s 			page 32


 321:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 322:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #endif
 323:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     flags = osRtxFlagSystemObject;
 447              		.loc 1 323 0
 448 00d0 4FF0010B 		mov	fp, #1
 449 00d4 0CE0     		b	.L35
 450              	.LVL52:
 451              	.L36:
 311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 452              		.loc 1 311 0
 453 00d6 0122     		movs	r2, #1
 454 00d8 3421     		movs	r1, #52
 455 00da 2C4B     		ldr	r3, .L46
 456 00dc D3F88000 		ldr	r0, [r3, #128]
 457 00e0 FFF7FEFF 		bl	osRtxMemoryAlloc
 458              	.LVL53:
 459 00e4 0446     		mov	r4, r0
 460              	.LVL54:
 461              		.loc 1 323 0
 462 00e6 4FF0010B 		mov	fp, #1
 463 00ea 01E0     		b	.L35
 464              	.LVL55:
 465              	.L43:
 324:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 325:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     flags = 0U;
 466              		.loc 1 325 0
 467 00ec 4FF0000B 		mov	fp, #0
 468              	.LVL56:
 469              	.L35:
 326:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 327:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 328:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Allocate data memory if not provided
 329:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq != NULL) && (mq_mem == NULL)) {
 470              		.loc 1 329 0
 471 00f0 34B3     		cbz	r4, .L37
 472              		.loc 1 329 0 is_stmt 0 discriminator 1
 473 00f2 B8F1000F 		cmp	r8, #0
 474 00f6 23D1     		bne	.L37
 330:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 5]
 331:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq_mem = osRtxMemoryAlloc(osRtxInfo.mem.mq_data, size, 0U);
 475              		.loc 1 331 0 is_stmt 1
 476 00f8 0022     		movs	r2, #0
 477 00fa 5146     		mov	r1, r10
 478 00fc 234B     		ldr	r3, .L46
 479 00fe D86F     		ldr	r0, [r3, #124]
 480 0100 FFF7FEFF 		bl	osRtxMemoryAlloc
 481              	.LVL57:
 332:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (mq_mem == NULL) {
 482              		.loc 1 332 0
 483 0104 8046     		mov	r8, r0
 484 0106 98B9     		cbnz	r0, .L38
 333:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if ((flags & osRtxFlagSystemObject) != 0U) {
 485              		.loc 1 333 0
 486 0108 1BF0010F 		tst	fp, #1
 487 010c 15D0     		beq	.L44
 334:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         if (osRtxInfo.mpi.message_queue != NULL) {
 488              		.loc 1 334 0
ARM GAS  /tmp/ccPwxWRL.s 			page 33


 489 010e 1F4B     		ldr	r3, .L46
 490 0110 D3F8A000 		ldr	r0, [r3, #160]
 491              	.LVL58:
 492 0114 20B1     		cbz	r0, .L40
 335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****           (void)osRtxMemoryPoolFree(osRtxInfo.mpi.message_queue, mq);
 493              		.loc 1 335 0
 494 0116 2146     		mov	r1, r4
 495 0118 FFF7FEFF 		bl	osRtxMemoryPoolFree
 496              	.LVL59:
 336:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         } else {
 337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****           (void)osRtxMemoryFree(osRtxInfo.mem.common, mq);
 338:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         }
 339:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #if (defined(OS_OBJ_MEM_USAGE) && (OS_OBJ_MEM_USAGE != 0))
 340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         osRtxMessageQueueMemUsage.cnt_free++;
 341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #endif
 342:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       mq = NULL;
 497              		.loc 1 343 0
 498 011c 0024     		movs	r4, #0
 499              	.LVL60:
 500 011e 0DE0     		b	.L39
 501              	.LVL61:
 502              	.L40:
 337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         }
 503              		.loc 1 337 0
 504 0120 2146     		mov	r1, r4
 505 0122 1A4B     		ldr	r3, .L46
 506 0124 D3F88000 		ldr	r0, [r3, #128]
 507 0128 FFF7FEFF 		bl	osRtxMemoryFree
 508              	.LVL62:
 509              		.loc 1 343 0
 510 012c 0024     		movs	r4, #0
 511              	.LVL63:
 512 012e 05E0     		b	.L39
 513              	.LVL64:
 514              	.L38:
 344:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     } else {
 345:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       memset(mq_mem, 0, size);
 515              		.loc 1 345 0
 516 0130 5246     		mov	r2, r10
 517 0132 0021     		movs	r1, #0
 518 0134 FFF7FEFF 		bl	memset
 519              	.LVL65:
 520 0138 00E0     		b	.L39
 521              	.LVL66:
 522              	.L44:
 343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     } else {
 523              		.loc 1 343 0
 524 013a 0024     		movs	r4, #0
 525              	.LVL67:
 526              	.L39:
 346:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     flags |= osRtxFlagSystemMemory;
 527              		.loc 1 347 0
 528 013c 4BF0020B 		orr	fp, fp, #2
 529              	.LVL68:
 530              	.L37:
ARM GAS  /tmp/ccPwxWRL.s 			page 34


 348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 350:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (mq != NULL) {
 531              		.loc 1 350 0
 532 0140 E4B1     		cbz	r4, .L41
 351:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Initialize control block
 352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq->id          = osRtxIdMessageQueue;
 533              		.loc 1 352 0
 534 0142 0823     		movs	r3, #8
 535 0144 2370     		strb	r3, [r4]
 353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq->flags       = flags;
 536              		.loc 1 353 0
 537 0146 84F802B0 		strb	fp, [r4, #2]
 354:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq->name        = name;
 538              		.loc 1 354 0
 539 014a C4F80490 		str	r9, [r4, #4]
 355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq->thread_list = NULL;
 540              		.loc 1 355 0
 541 014e 0023     		movs	r3, #0
 542 0150 A360     		str	r3, [r4, #8]
 356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq->msg_size    = msg_size;
 543              		.loc 1 356 0
 544 0152 6662     		str	r6, [r4, #36]
 357:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq->msg_count   = 0U;
 545              		.loc 1 357 0
 546 0154 A362     		str	r3, [r4, #40]
 358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq->msg_first   = NULL;
 547              		.loc 1 358 0
 548 0156 E362     		str	r3, [r4, #44]
 359:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq->msg_last    = NULL;
 549              		.loc 1 359 0
 550 0158 2363     		str	r3, [r4, #48]
 360:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     (void)osRtxMemoryPoolInit(&mq->mp_info, msg_count, block_size, mq_mem);
 551              		.loc 1 360 0
 552 015a 4346     		mov	r3, r8
 553 015c 2A46     		mov	r2, r5
 554 015e 3946     		mov	r1, r7
 555 0160 04F10C00 		add	r0, r4, #12
 556 0164 FFF7FEFF 		bl	osRtxMemoryPoolInit
 557              	.LVL69:
 361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 362:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Register post ISR processing function
 363:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     osRtxInfo.post_process.message = osRtxMessageQueuePostProcess;
 558              		.loc 1 363 0
 559 0168 094A     		ldr	r2, .L46+4
 560 016a 084B     		ldr	r3, .L46
 561 016c 1A67     		str	r2, [r3, #112]
 364:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueCreated(mq, mq->name);
 562              		.loc 1 365 0
 563 016e 6168     		ldr	r1, [r4, #4]
 564 0170 2046     		mov	r0, r4
 565 0172 FFF7FEFF 		bl	EvrRtxMessageQueueCreated
 566              	.LVL70:
 366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueError(NULL, (int32_t)osErrorNoMemory);
 368:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
ARM GAS  /tmp/ccPwxWRL.s 			page 35


 369:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return mq;
 567              		.loc 1 370 0
 568 0176 2046     		mov	r0, r4
 569 0178 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 570              	.LVL71:
 571              	.L41:
 367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 572              		.loc 1 367 0
 573 017c 6FF00401 		mvn	r1, #4
 574 0180 0020     		movs	r0, #0
 575 0182 FFF7FEFF 		bl	EvrRtxMessageQueueError
 576              	.LVL72:
 577              		.loc 1 370 0
 578 0186 2046     		mov	r0, r4
 371:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 579              		.loc 1 371 0
 580 0188 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 581              	.LVL73:
 582              	.L47:
 583              		.align	2
 584              	.L46:
 585 018c 00000000 		.word	osRtxInfo
 586 0190 00000000 		.word	osRtxMessageQueuePostProcess
 587              		.cfi_endproc
 588              	.LFE178:
 590              		.section	.text.osRtxMessageQueuePostProcess,"ax",%progbits
 591              		.align	2
 592              		.thumb
 593              		.thumb_func
 595              	osRtxMessageQueuePostProcess:
 596              	.LFB177:
 163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_queue_t *mq;
 597              		.loc 1 163 0
 598              		.cfi_startproc
 599              		@ args = 0, pretend = 0, frame = 0
 600              		@ frame_needed = 0, uses_anonymous_args = 0
 601              	.LVL74:
 602 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 603              	.LCFI5:
 604              		.cfi_def_cfa_offset 24
 605              		.cfi_offset 3, -24
 606              		.cfi_offset 4, -20
 607              		.cfi_offset 5, -16
 608              		.cfi_offset 6, -12
 609              		.cfi_offset 7, -8
 610              		.cfi_offset 14, -4
 611 0002 0446     		mov	r4, r0
 171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Remove Message
 612              		.loc 1 171 0
 613 0004 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 614 0006 002B     		cmp	r3, #0
 615 0008 3AD0     		beq	.L49
 174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     MessageQueueRemove(mq, msg);
 616              		.loc 1 174 0
 617 000a C568     		ldr	r5, [r0, #12]
 618              	.LVL75:
ARM GAS  /tmp/ccPwxWRL.s 			page 36


 175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Free memory
 619              		.loc 1 175 0
 620 000c 0146     		mov	r1, r0
 621 000e 2846     		mov	r0, r5
 622              	.LVL76:
 623 0010 FFF7FEFF 		bl	MessageQueueRemove
 624              	.LVL77:
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     (void)osRtxMemoryPoolFree(&mq->mp_info, msg);
 625              		.loc 1 177 0
 626 0014 0023     		movs	r3, #0
 627 0016 2370     		strb	r3, [r4]
 178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Check if Thread is waiting to send a Message
 628              		.loc 1 178 0
 629 0018 05F10C06 		add	r6, r5, #12
 630 001c 2146     		mov	r1, r4
 631 001e 3046     		mov	r0, r6
 632 0020 FFF7FEFF 		bl	osRtxMemoryPoolFree
 633              	.LVL78:
 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // Try to allocate memory
 634              		.loc 1 180 0
 635 0024 AB68     		ldr	r3, [r5, #8]
 636 0026 002B     		cmp	r3, #0
 637 0028 5ED0     		beq	.L48
 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // Try to allocate memory
 638              		.loc 1 180 0 is_stmt 0 discriminator 1
 639 002a 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 640 002c 932B     		cmp	r3, #147
 641 002e 5BD1     		bne	.L48
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if (msg0 != NULL) {
 642              		.loc 1 183 0 is_stmt 1
 643 0030 3046     		mov	r0, r6
 644 0032 FFF7FEFF 		bl	osRtxMemoryPoolAlloc
 645              	.LVL79:
 184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         // Wakeup waiting Thread with highest Priority
 646              		.loc 1 184 0
 647 0036 0446     		mov	r4, r0
 648              	.LVL80:
 649 0038 0028     		cmp	r0, #0
 650 003a 55D0     		beq	.L48
 186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         osRtxThreadWaitExit(thread, (uint32_t)osOK, FALSE);
 651              		.loc 1 186 0
 652 003c 2846     		mov	r0, r5
 653              	.LVL81:
 654 003e FFF7FEFF 		bl	osRtxThreadListGet
 655              	.LVL82:
 656 0042 0646     		mov	r6, r0
 657              	.LVL83:
 187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         // Copy Message (R2: const void *msg_ptr, R3: uint8_t msg_prio)
 658              		.loc 1 187 0
 659 0044 0022     		movs	r2, #0
 660 0046 1146     		mov	r1, r2
 661 0048 FFF7FEFF 		bl	osRtxThreadWaitExit
 662              	.LVL84:
 189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         //lint -e{923} "cast from unsigned int to pointer"
 663              		.loc 1 189 0
 664 004c 3046     		mov	r0, r6
 665 004e FFF7FEFF 		bl	osRtxThreadRegPtr
ARM GAS  /tmp/ccPwxWRL.s 			page 37


 666              	.LVL85:
 667 0052 0746     		mov	r7, r0
 668              	.LVL86:
 191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         memcpy(&msg0[1], ptr_src, mq->msg_size);
 669              		.loc 1 191 0
 670 0054 8668     		ldr	r6, [r0, #8]
 671              	.LVL87:
 192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         // Store Message into Queue
 672              		.loc 1 192 0
 673 0056 6A6A     		ldr	r2, [r5, #36]
 674 0058 3146     		mov	r1, r6
 675 005a 04F10C00 		add	r0, r4, #12
 676              	.LVL88:
 677 005e FFF7FEFF 		bl	memcpy
 678              	.LVL89:
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         msg0->flags    = 0U;
 679              		.loc 1 194 0
 680 0062 0723     		movs	r3, #7
 681 0064 2370     		strb	r3, [r4]
 195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         msg0->priority = (uint8_t)reg[3];
 682              		.loc 1 195 0
 683 0066 0023     		movs	r3, #0
 684 0068 A370     		strb	r3, [r4, #2]
 196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         MessageQueuePut(mq, msg0);
 685              		.loc 1 196 0
 686 006a 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 687 006c E370     		strb	r3, [r4, #3]
 197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         EvrRtxMessageQueueInserted(mq, ptr_src);
 688              		.loc 1 197 0
 689 006e 2146     		mov	r1, r4
 690 0070 2846     		mov	r0, r5
 691 0072 FFF7FEFF 		bl	MessageQueuePut
 692              	.LVL90:
 198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 693              		.loc 1 198 0
 694 0076 3146     		mov	r1, r6
 695 0078 2846     		mov	r0, r5
 696 007a FFF7FEFF 		bl	EvrRtxMessageQueueInserted
 697              	.LVL91:
 698 007e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 699              	.LVL92:
 700              	.L49:
 204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{9087} "cast between pointers to different object types"
 701              		.loc 1 204 0
 702 0080 8568     		ldr	r5, [r0, #8]
 703              	.LVL93:
 206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Check if Thread is waiting to receive a Message
 704              		.loc 1 206 0
 705 0082 4168     		ldr	r1, [r0, #4]
 706              	.LVL94:
 208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       EvrRtxMessageQueueInserted(mq, ptr_src);
 707              		.loc 1 208 0
 708 0084 AB68     		ldr	r3, [r5, #8]
 709 0086 43B3     		cbz	r3, .L51
 208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       EvrRtxMessageQueueInserted(mq, ptr_src);
 710              		.loc 1 208 0 is_stmt 0 discriminator 1
 711 0088 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
ARM GAS  /tmp/ccPwxWRL.s 			page 38


 712 008a 832B     		cmp	r3, #131
 713 008c 25D1     		bne	.L51
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // Wakeup waiting Thread with highest Priority
 714              		.loc 1 209 0 is_stmt 1
 715 008e 2846     		mov	r0, r5
 716              	.LVL95:
 717 0090 FFF7FEFF 		bl	EvrRtxMessageQueueInserted
 718              	.LVL96:
 211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       osRtxThreadWaitExit(thread, (uint32_t)osOK, FALSE);
 719              		.loc 1 211 0
 720 0094 2846     		mov	r0, r5
 721 0096 FFF7FEFF 		bl	osRtxThreadListGet
 722              	.LVL97:
 723 009a 0646     		mov	r6, r0
 724              	.LVL98:
 212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // Copy Message (R2: void *msg_ptr, R3: uint8_t *msg_prio)
 725              		.loc 1 212 0
 726 009c 0022     		movs	r2, #0
 727 009e 1146     		mov	r1, r2
 728 00a0 FFF7FEFF 		bl	osRtxThreadWaitExit
 729              	.LVL99:
 214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       //lint -e{923} "cast from unsigned int to pointer"
 730              		.loc 1 214 0
 731 00a4 3046     		mov	r0, r6
 732 00a6 FFF7FEFF 		bl	osRtxThreadRegPtr
 733              	.LVL100:
 734 00aa 0746     		mov	r7, r0
 735              	.LVL101:
 216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       memcpy(ptr_dst, &msg[1], mq->msg_size);
 736              		.loc 1 216 0
 737 00ac 8668     		ldr	r6, [r0, #8]
 738              	.LVL102:
 217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if (reg[3] != 0U) {
 739              		.loc 1 217 0
 740 00ae 6A6A     		ldr	r2, [r5, #36]
 741 00b0 04F10C01 		add	r1, r4, #12
 742 00b4 3046     		mov	r0, r6
 743              	.LVL103:
 744 00b6 FFF7FEFF 		bl	memcpy
 745              	.LVL104:
 218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         //lint -e{923} -e{9078} "cast from unsigned int to pointer"
 746              		.loc 1 218 0
 747 00ba FB68     		ldr	r3, [r7, #12]
 748 00bc 0BB1     		cbz	r3, .L52
 220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 749              		.loc 1 220 0
 750 00be E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 751 00c0 1A70     		strb	r2, [r3]
 752              	.L52:
 222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // Free memory
 753              		.loc 1 222 0
 754 00c2 3146     		mov	r1, r6
 755 00c4 2846     		mov	r0, r5
 756 00c6 FFF7FEFF 		bl	EvrRtxMessageQueueRetrieved
 757              	.LVL105:
 224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       (void)osRtxMemoryPoolFree(&mq->mp_info, msg);
 758              		.loc 1 224 0
ARM GAS  /tmp/ccPwxWRL.s 			page 39


 759 00ca 0023     		movs	r3, #0
 760 00cc 2370     		strb	r3, [r4]
 225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     } else {
 761              		.loc 1 225 0
 762 00ce 2146     		mov	r1, r4
 763 00d0 05F10C00 		add	r0, r5, #12
 764 00d4 FFF7FEFF 		bl	osRtxMemoryPoolFree
 765              	.LVL106:
 766 00d8 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 767              	.LVL107:
 768              	.L51:
 227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       MessageQueuePut(mq, msg);
 769              		.loc 1 227 0
 770 00da 2846     		mov	r0, r5
 771              	.LVL108:
 772 00dc FFF7FEFF 		bl	EvrRtxMessageQueueInserted
 773              	.LVL109:
 228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 774              		.loc 1 228 0
 775 00e0 2146     		mov	r1, r4
 776 00e2 2846     		mov	r0, r5
 777 00e4 FFF7FEFF 		bl	MessageQueuePut
 778              	.LVL110:
 779              	.L48:
 780 00e8 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 781              		.cfi_endproc
 782              	.LFE177:
 784 00ea 00BF     		.section	.text.svcRtxMessageQueueGetName,"ax",%progbits
 785              		.align	2
 786              		.thumb
 787              		.thumb_func
 789              	svcRtxMessageQueueGetName:
 790              	.LFB179:
 372:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 373:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Get name of a Message Queue object.
 374:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \note API identical to osMessageQueueGetName
 375:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** static const char *svcRtxMessageQueueGetName (osMessageQueueId_t mq_id) {
 791              		.loc 1 375 0
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 0
 794              		@ frame_needed = 0, uses_anonymous_args = 0
 795              	.LVL111:
 796 0000 10B5     		push	{r4, lr}
 797              	.LCFI6:
 798              		.cfi_def_cfa_offset 8
 799              		.cfi_offset 4, -8
 800              		.cfi_offset 14, -4
 376:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_queue_t *mq = osRtxMessageQueueId(mq_id);
 377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Check parameters
 379:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq == NULL) || (mq->id != osRtxIdMessageQueue)) {
 801              		.loc 1 379 0
 802 0002 0446     		mov	r4, r0
 803 0004 10B1     		cbz	r0, .L55
 804              		.loc 1 379 0 is_stmt 0 discriminator 1
 805 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 806 0008 082B     		cmp	r3, #8
ARM GAS  /tmp/ccPwxWRL.s 			page 40


 807 000a 05D0     		beq	.L56
 808              	.L55:
 380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueGetName(mq, NULL);
 809              		.loc 1 380 0 is_stmt 1
 810 000c 0021     		movs	r1, #0
 811 000e 2046     		mov	r0, r4
 812              	.LVL112:
 813 0010 FFF7FEFF 		bl	EvrRtxMessageQueueGetName
 814              	.LVL113:
 381:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 382:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     return NULL;
 815              		.loc 1 382 0
 816 0014 0020     		movs	r0, #0
 817 0016 10BD     		pop	{r4, pc}
 818              	.LVL114:
 819              	.L56:
 383:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   EvrRtxMessageQueueGetName(mq, mq->name);
 820              		.loc 1 385 0
 821 0018 4168     		ldr	r1, [r0, #4]
 822 001a FFF7FEFF 		bl	EvrRtxMessageQueueGetName
 823              	.LVL115:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return mq->name;
 824              		.loc 1 387 0
 825 001e 6068     		ldr	r0, [r4, #4]
 388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 826              		.loc 1 388 0
 827 0020 10BD     		pop	{r4, pc}
 828              		.cfi_endproc
 829              	.LFE179:
 831 0022 00BF     		.section	.text.svcRtxMessageQueuePut,"ax",%progbits
 832              		.align	2
 833              		.thumb
 834              		.thumb_func
 836              	svcRtxMessageQueuePut:
 837              	.LFB180:
 389:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Put a Message into a Queue or timeout if Queue is full.
 391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \note API identical to osMessageQueuePut
 392:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** static osStatus_t svcRtxMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg
 838              		.loc 1 392 0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 0
 841              		@ frame_needed = 0, uses_anonymous_args = 0
 842              	.LVL116:
 843 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 844              	.LCFI7:
 845              		.cfi_def_cfa_offset 24
 846              		.cfi_offset 4, -24
 847              		.cfi_offset 5, -20
 848              		.cfi_offset 6, -16
 849              		.cfi_offset 7, -12
 850              		.cfi_offset 8, -8
 851              		.cfi_offset 14, -4
 393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_queue_t *mq = osRtxMessageQueueId(mq_id);
ARM GAS  /tmp/ccPwxWRL.s 			page 41


 394:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_t       *msg;
 395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_thread_t        *thread;
 396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   uint32_t           *reg;
 397:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   void               *ptr;
 398:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   osStatus_t          status;
 399:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Check parameters
 401:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq == NULL) || (mq->id != osRtxIdMessageQueue) || (msg_ptr == NULL)) {
 852              		.loc 1 401 0
 853 0004 0446     		mov	r4, r0
 854 0006 30B1     		cbz	r0, .L60
 855 0008 0D46     		mov	r5, r1
 856 000a 9046     		mov	r8, r2
 857 000c 1E46     		mov	r6, r3
 858              		.loc 1 401 0 is_stmt 0 discriminator 1
 859 000e 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 860              	.LVL117:
 861 0010 082B     		cmp	r3, #8
 862 0012 00D1     		bne	.L60
 863              		.loc 1 401 0 discriminator 2
 864 0014 41B9     		cbnz	r1, .L61
 865              	.LVL118:
 866              	.L60:
 402:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueError(mq, (int32_t)osErrorParameter);
 867              		.loc 1 402 0 is_stmt 1
 868 0016 6FF00301 		mvn	r1, #3
 869              	.LVL119:
 870 001a 2046     		mov	r0, r4
 871              	.LVL120:
 872 001c FFF7FEFF 		bl	EvrRtxMessageQueueError
 873              	.LVL121:
 403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     return osErrorParameter;
 874              		.loc 1 404 0
 875 0020 6FF00300 		mvn	r0, #3
 876 0024 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 877              	.LVL122:
 878              	.L61:
 405:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 406:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 407:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Check if Thread is waiting to receive a Message
 408:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq->thread_list != NULL) && (mq->thread_list->state == osRtxThreadWaitingMessageGet)) {
 879              		.loc 1 408 0
 880 0028 8368     		ldr	r3, [r0, #8]
 881 002a 0BB3     		cbz	r3, .L63
 882              		.loc 1 408 0 is_stmt 0 discriminator 1
 883 002c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 884 002e 832B     		cmp	r3, #131
 885 0030 1ED1     		bne	.L63
 409:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueInserted(mq, msg_ptr);
 886              		.loc 1 409 0 is_stmt 1
 887 0032 FFF7FEFF 		bl	EvrRtxMessageQueueInserted
 888              	.LVL123:
 410:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Wakeup waiting Thread with highest Priority
 411:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     thread = osRtxThreadListGet(osRtxObject(mq));
 889              		.loc 1 411 0
 890 0036 2046     		mov	r0, r4
ARM GAS  /tmp/ccPwxWRL.s 			page 42


 891 0038 FFF7FEFF 		bl	osRtxThreadListGet
 892              	.LVL124:
 893 003c 0646     		mov	r6, r0
 894              	.LVL125:
 412:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     osRtxThreadWaitExit(thread, (uint32_t)osOK, TRUE);
 895              		.loc 1 412 0
 896 003e 0122     		movs	r2, #1
 897 0040 0021     		movs	r1, #0
 898 0042 FFF7FEFF 		bl	osRtxThreadWaitExit
 899              	.LVL126:
 413:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Copy Message (R2: void *msg_ptr, R3: uint8_t *msg_prio)
 414:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     reg = osRtxThreadRegPtr(thread);
 900              		.loc 1 414 0
 901 0046 3046     		mov	r0, r6
 902 0048 FFF7FEFF 		bl	osRtxThreadRegPtr
 903              	.LVL127:
 904 004c 0746     		mov	r7, r0
 905              	.LVL128:
 415:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{923} "cast from unsigned int to pointer"
 416:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     ptr = (void *)reg[2];
 906              		.loc 1 416 0
 907 004e 8668     		ldr	r6, [r0, #8]
 908              	.LVL129:
 417:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     memcpy(ptr, msg_ptr, mq->msg_size);
 909              		.loc 1 417 0
 910 0050 626A     		ldr	r2, [r4, #36]
 911 0052 2946     		mov	r1, r5
 912 0054 3046     		mov	r0, r6
 913              	.LVL130:
 914 0056 FFF7FEFF 		bl	memcpy
 915              	.LVL131:
 418:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (reg[3] != 0U) {
 916              		.loc 1 418 0
 917 005a FB68     		ldr	r3, [r7, #12]
 918 005c 0BB1     		cbz	r3, .L64
 419:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       //lint -e{923} -e{9078} "cast from unsigned int to pointer"
 420:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       *((uint8_t *)reg[3]) = msg_prio;
 919              		.loc 1 420 0
 920 005e 83F80080 		strb	r8, [r3]
 921              	.L64:
 421:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 422:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueRetrieved(mq, ptr);
 922              		.loc 1 422 0
 923 0062 3146     		mov	r1, r6
 924 0064 2046     		mov	r0, r4
 925 0066 FFF7FEFF 		bl	EvrRtxMessageQueueRetrieved
 926              	.LVL132:
 423:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = osOK;
 927              		.loc 1 423 0
 928 006a 0020     		movs	r0, #0
 929 006c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 930              	.LVL133:
 931              	.L63:
 424:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 425:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Try to allocate memory
 426:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 5]
 427:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg = osRtxMemoryPoolAlloc(&mq->mp_info);
ARM GAS  /tmp/ccPwxWRL.s 			page 43


 932              		.loc 1 427 0
 933 0070 04F10C00 		add	r0, r4, #12
 934              	.LVL134:
 935 0074 FFF7FEFF 		bl	osRtxMemoryPoolAlloc
 936              	.LVL135:
 428:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (msg != NULL) {
 937              		.loc 1 428 0
 938 0078 0746     		mov	r7, r0
 939 007a A8B1     		cbz	r0, .L65
 429:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // Copy Message
 430:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       memcpy(&msg[1], msg_ptr, mq->msg_size);
 940              		.loc 1 430 0
 941 007c 626A     		ldr	r2, [r4, #36]
 942 007e 2946     		mov	r1, r5
 943 0080 0C30     		adds	r0, r0, #12
 944              	.LVL136:
 945 0082 FFF7FEFF 		bl	memcpy
 946              	.LVL137:
 431:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // Put Message into Queue
 432:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       msg->id       = osRtxIdMessage;
 947              		.loc 1 432 0
 948 0086 0723     		movs	r3, #7
 949 0088 3B70     		strb	r3, [r7]
 433:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       msg->flags    = 0U;
 950              		.loc 1 433 0
 951 008a 0026     		movs	r6, #0
 952              	.LVL138:
 953 008c BE70     		strb	r6, [r7, #2]
 434:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       msg->priority = msg_prio;
 954              		.loc 1 434 0
 955 008e 87F80380 		strb	r8, [r7, #3]
 435:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       MessageQueuePut(mq, msg);
 956              		.loc 1 435 0
 957 0092 3946     		mov	r1, r7
 958 0094 2046     		mov	r0, r4
 959 0096 FFF7FEFF 		bl	MessageQueuePut
 960              	.LVL139:
 436:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       EvrRtxMessageQueueInserted(mq, msg_ptr);
 961              		.loc 1 436 0
 962 009a 2946     		mov	r1, r5
 963 009c 2046     		mov	r0, r4
 964 009e FFF7FEFF 		bl	EvrRtxMessageQueueInserted
 965              	.LVL140:
 437:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       status = osOK;
 966              		.loc 1 437 0
 967 00a2 3046     		mov	r0, r6
 968 00a4 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 969              	.LVL141:
 970              	.L65:
 438:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     } else {
 439:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // No memory available
 440:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if (timeout != 0U) {
 971              		.loc 1 440 0
 972 00a8 F6B1     		cbz	r6, .L66
 441:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         EvrRtxMessageQueuePutPending(mq, msg_ptr, timeout);
 973              		.loc 1 441 0
 974 00aa 3246     		mov	r2, r6
ARM GAS  /tmp/ccPwxWRL.s 			page 44


 975 00ac 2946     		mov	r1, r5
 976 00ae 2046     		mov	r0, r4
 977              	.LVL142:
 978 00b0 FFF7FEFF 		bl	EvrRtxMessageQueuePutPending
 979              	.LVL143:
 442:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         // Suspend current Thread
 443:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         if (osRtxThreadWaitEnter(osRtxThreadWaitingMessagePut, timeout)) {
 980              		.loc 1 443 0
 981 00b4 3146     		mov	r1, r6
 982 00b6 9320     		movs	r0, #147
 983 00b8 FFF7FEFF 		bl	osRtxThreadWaitEnter
 984              	.LVL144:
 985 00bc 68B1     		cbz	r0, .L67
 444:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****           osRtxThreadListPut(osRtxObject(mq), osRtxThreadGetRunning());
 986              		.loc 1 444 0
 987 00be 0E4B     		ldr	r3, .L69
 988 00c0 5969     		ldr	r1, [r3, #20]
 989 00c2 2046     		mov	r0, r4
 990 00c4 FFF7FEFF 		bl	osRtxThreadListPut
 991              	.LVL145:
 992              	.LBB214:
 993              	.LBB215:
 994              		.file 3 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h"
   1:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
ARM GAS  /tmp/ccPwxWRL.s 			page 45


  35:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccPwxWRL.s 			page 46


  92:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
ARM GAS  /tmp/ccPwxWRL.s 			page 47


 149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 193:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 199:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 205:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
ARM GAS  /tmp/ccPwxWRL.s 			page 48


 206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 221:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 223:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 241:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 243:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 249:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 250:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 995              		.loc 3 251 0
 996              		.syntax unified
 997              	@ 251 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 998 00c8 EFF30983 		MRS r3, psp
 999              	@ 0 "" 2
 1000              	.LVL146:
 1001              		.thumb
 1002              		.syntax unified
 1003              	.LBE215:
 1004              	.LBE214:
 445:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****           // Save arguments (R2: const void *msg_ptr, R3: uint8_t msg_prio)
ARM GAS  /tmp/ccPwxWRL.s 			page 49


 446:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****           //lint -e{923} -e{9078} "cast from unsigned int to pointer"
 447:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****           reg = (uint32_t *)(__get_PSP());
 448:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****           //lint -e{923} -e{9078} "cast from pointer to unsigned int"
 449:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****           reg[2] = (uint32_t)msg_ptr;
 1005              		.loc 1 449 0
 1006 00cc 9D60     		str	r5, [r3, #8]
 450:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****           //lint -e{923} -e{9078} "cast from pointer to unsigned int"
 451:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****           reg[3] = (uint32_t)msg_prio;
 1007              		.loc 1 451 0
 1008 00ce C3F80C80 		str	r8, [r3, #12]
 452:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         } else {
 453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****           EvrRtxMessageQueuePutTimeout(mq);
 454:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         }
 455:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         status = osErrorTimeout;
 1009              		.loc 1 455 0
 1010 00d2 6FF00100 		mvn	r0, #1
 1011 00d6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1012              	.LVL147:
 1013              	.L67:
 453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         }
 1014              		.loc 1 453 0
 1015 00da 2046     		mov	r0, r4
 1016 00dc FFF7FEFF 		bl	EvrRtxMessageQueuePutTimeout
 1017              	.LVL148:
 1018              		.loc 1 455 0
 1019 00e0 6FF00100 		mvn	r0, #1
 1020 00e4 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1021              	.LVL149:
 1022              	.L66:
 456:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       } else {
 457:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         EvrRtxMessageQueueNotInserted(mq, msg_ptr);
 1023              		.loc 1 457 0
 1024 00e8 2946     		mov	r1, r5
 1025 00ea 2046     		mov	r0, r4
 1026              	.LVL150:
 1027 00ec FFF7FEFF 		bl	EvrRtxMessageQueueNotInserted
 1028              	.LVL151:
 458:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         status = osErrorResource;
 1029              		.loc 1 458 0
 1030 00f0 6FF00200 		mvn	r0, #2
 459:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 460:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 461:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 462:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 463:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return status;
 464:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 1031              		.loc 1 464 0
 1032 00f4 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1033              	.LVL152:
 1034              	.L70:
 1035              		.align	2
 1036              	.L69:
 1037 00f8 00000000 		.word	osRtxInfo
 1038              		.cfi_endproc
 1039              	.LFE180:
 1041              		.section	.text.svcRtxMessageQueueGet,"ax",%progbits
 1042              		.align	2
ARM GAS  /tmp/ccPwxWRL.s 			page 50


 1043              		.thumb
 1044              		.thumb_func
 1046              	svcRtxMessageQueueGet:
 1047              	.LFB181:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 466:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Get a Message from a Queue or timeout if Queue is empty.
 467:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \note API identical to osMessageQueueGet
 468:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** static osStatus_t svcRtxMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio
 1048              		.loc 1 468 0
 1049              		.cfi_startproc
 1050              		@ args = 0, pretend = 0, frame = 0
 1051              		@ frame_needed = 0, uses_anonymous_args = 0
 1052              	.LVL153:
 1053 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1054              	.LCFI8:
 1055              		.cfi_def_cfa_offset 24
 1056              		.cfi_offset 4, -24
 1057              		.cfi_offset 5, -20
 1058              		.cfi_offset 6, -16
 1059              		.cfi_offset 7, -12
 1060              		.cfi_offset 8, -8
 1061              		.cfi_offset 14, -4
 469:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_queue_t *mq = osRtxMessageQueueId(mq_id);
 470:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_t       *msg;
 471:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_thread_t        *thread;
 472:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   uint32_t           *reg;
 473:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   const void         *ptr;
 474:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   osStatus_t          status;
 475:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 476:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Check parameters
 477:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq == NULL) || (mq->id != osRtxIdMessageQueue) || (msg_ptr == NULL)) {
 1062              		.loc 1 477 0
 1063 0004 0446     		mov	r4, r0
 1064 0006 30B1     		cbz	r0, .L72
 1065 0008 0E46     		mov	r6, r1
 1066 000a 1746     		mov	r7, r2
 1067 000c 9846     		mov	r8, r3
 1068              		.loc 1 477 0 is_stmt 0 discriminator 1
 1069 000e 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1070              	.LVL154:
 1071 0010 082B     		cmp	r3, #8
 1072 0012 00D1     		bne	.L72
 1073              		.loc 1 477 0 discriminator 2
 1074 0014 41B9     		cbnz	r1, .L73
 1075              	.LVL155:
 1076              	.L72:
 478:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueError(mq, (int32_t)osErrorParameter);
 1077              		.loc 1 478 0 is_stmt 1
 1078 0016 6FF00301 		mvn	r1, #3
 1079              	.LVL156:
 1080 001a 2046     		mov	r0, r4
 1081              	.LVL157:
 1082 001c FFF7FEFF 		bl	EvrRtxMessageQueueError
 1083              	.LVL158:
 479:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 480:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     return osErrorParameter;
 1084              		.loc 1 480 0
ARM GAS  /tmp/ccPwxWRL.s 			page 51


 1085 0020 6FF00300 		mvn	r0, #3
 1086 0024 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1087              	.LVL159:
 1088              	.L73:
 481:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 482:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 483:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Get Message from Queue
 484:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   msg = MessageQueueGet(mq);
 1089              		.loc 1 484 0
 1090 0028 FFF7FEFF 		bl	MessageQueueGet
 1091              	.LVL160:
 485:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (msg != NULL) {
 1092              		.loc 1 485 0
 1093 002c 0546     		mov	r5, r0
 1094 002e 0028     		cmp	r0, #0
 1095 0030 49D0     		beq	.L75
 486:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     MessageQueueRemove(mq, msg);
 1096              		.loc 1 486 0
 1097 0032 0146     		mov	r1, r0
 1098 0034 2046     		mov	r0, r4
 1099              	.LVL161:
 1100 0036 FFF7FEFF 		bl	MessageQueueRemove
 1101              	.LVL162:
 487:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Copy Message
 488:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     memcpy(msg_ptr, &msg[1], mq->msg_size);
 1102              		.loc 1 488 0
 1103 003a 626A     		ldr	r2, [r4, #36]
 1104 003c 05F10C01 		add	r1, r5, #12
 1105 0040 3046     		mov	r0, r6
 1106 0042 FFF7FEFF 		bl	memcpy
 1107              	.LVL163:
 489:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (msg_prio != NULL) {
 1108              		.loc 1 489 0
 1109 0046 0FB1     		cbz	r7, .L76
 490:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       *msg_prio = msg->priority;
 1110              		.loc 1 490 0
 1111 0048 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 1112 004a 3B70     		strb	r3, [r7]
 1113              	.L76:
 491:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 492:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueRetrieved(mq, msg_ptr);
 1114              		.loc 1 492 0
 1115 004c 3146     		mov	r1, r6
 1116 004e 2046     		mov	r0, r4
 1117 0050 FFF7FEFF 		bl	EvrRtxMessageQueueRetrieved
 1118              	.LVL164:
 493:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Free memory
 494:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->id = osRtxIdInvalid;
 1119              		.loc 1 494 0
 1120 0054 0023     		movs	r3, #0
 1121 0056 2B70     		strb	r3, [r5]
 495:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     (void)osRtxMemoryPoolFree(&mq->mp_info, msg);
 1122              		.loc 1 495 0
 1123 0058 04F10C06 		add	r6, r4, #12
 1124              	.LVL165:
 1125 005c 2946     		mov	r1, r5
 1126 005e 3046     		mov	r0, r6
ARM GAS  /tmp/ccPwxWRL.s 			page 52


 1127 0060 FFF7FEFF 		bl	osRtxMemoryPoolFree
 1128              	.LVL166:
 496:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Check if Thread is waiting to send a Message
 497:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if ((mq->thread_list != NULL) && (mq->thread_list->state == osRtxThreadWaitingMessagePut)) {
 1129              		.loc 1 497 0
 1130 0064 A368     		ldr	r3, [r4, #8]
 1131 0066 002B     		cmp	r3, #0
 1132 0068 56D0     		beq	.L79
 1133              		.loc 1 497 0 is_stmt 0 discriminator 1
 1134 006a 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1135 006c 932B     		cmp	r3, #147
 1136 006e 56D1     		bne	.L80
 498:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // Try to allocate memory
 499:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 5]
 500:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       msg = osRtxMemoryPoolAlloc(&mq->mp_info);
 1137              		.loc 1 500 0 is_stmt 1
 1138 0070 3046     		mov	r0, r6
 1139 0072 FFF7FEFF 		bl	osRtxMemoryPoolAlloc
 1140              	.LVL167:
 501:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if (msg != NULL) {
 1141              		.loc 1 501 0
 1142 0076 0646     		mov	r6, r0
 1143 0078 0028     		cmp	r0, #0
 1144 007a 53D0     		beq	.L81
 502:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         // Wakeup waiting Thread with highest Priority
 503:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         thread = osRtxThreadListGet(osRtxObject(mq));
 1145              		.loc 1 503 0
 1146 007c 2046     		mov	r0, r4
 1147              	.LVL168:
 1148 007e FFF7FEFF 		bl	osRtxThreadListGet
 1149              	.LVL169:
 1150 0082 0546     		mov	r5, r0
 1151              	.LVL170:
 504:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         osRtxThreadWaitExit(thread, (uint32_t)osOK, TRUE);
 1152              		.loc 1 504 0
 1153 0084 0122     		movs	r2, #1
 1154 0086 0021     		movs	r1, #0
 1155 0088 FFF7FEFF 		bl	osRtxThreadWaitExit
 1156              	.LVL171:
 505:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         // Copy Message (R2: const void *msg_ptr, R3: uint8_t msg_prio)
 506:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         reg = osRtxThreadRegPtr(thread);
 1157              		.loc 1 506 0
 1158 008c 2846     		mov	r0, r5
 1159 008e FFF7FEFF 		bl	osRtxThreadRegPtr
 1160              	.LVL172:
 1161 0092 8046     		mov	r8, r0
 1162              	.LVL173:
 507:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         //lint -e{923} "cast from unsigned int to pointer"
 508:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         ptr = (const void *)reg[2];
 1163              		.loc 1 508 0
 1164 0094 8768     		ldr	r7, [r0, #8]
 1165              	.LVL174:
 509:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         memcpy(&msg[1], ptr, mq->msg_size);
 1166              		.loc 1 509 0
 1167 0096 626A     		ldr	r2, [r4, #36]
 1168 0098 3946     		mov	r1, r7
 1169 009a 06F10C00 		add	r0, r6, #12
ARM GAS  /tmp/ccPwxWRL.s 			page 53


 1170              	.LVL175:
 1171 009e FFF7FEFF 		bl	memcpy
 1172              	.LVL176:
 510:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         // Store Message into Queue
 511:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         msg->id       = osRtxIdMessage;
 1173              		.loc 1 511 0
 1174 00a2 0723     		movs	r3, #7
 1175 00a4 3370     		strb	r3, [r6]
 512:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         msg->flags    = 0U;
 1176              		.loc 1 512 0
 1177 00a6 0025     		movs	r5, #0
 1178              	.LVL177:
 1179 00a8 B570     		strb	r5, [r6, #2]
 513:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         msg->priority = (uint8_t)reg[3];
 1180              		.loc 1 513 0
 1181 00aa 98F80C30 		ldrb	r3, [r8, #12]	@ zero_extendqisi2
 1182 00ae F370     		strb	r3, [r6, #3]
 514:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         MessageQueuePut(mq, msg);
 1183              		.loc 1 514 0
 1184 00b0 3146     		mov	r1, r6
 1185 00b2 2046     		mov	r0, r4
 1186 00b4 FFF7FEFF 		bl	MessageQueuePut
 1187              	.LVL178:
 515:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         EvrRtxMessageQueueInserted(mq, ptr);
 1188              		.loc 1 515 0
 1189 00b8 3946     		mov	r1, r7
 1190 00ba 2046     		mov	r0, r4
 1191 00bc FFF7FEFF 		bl	EvrRtxMessageQueueInserted
 1192              	.LVL179:
 516:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 517:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 518:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = osOK;
 1193              		.loc 1 518 0
 1194 00c0 2846     		mov	r0, r5
 1195 00c2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1196              	.LVL180:
 1197              	.L75:
 519:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 520:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // No Message available
 521:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (timeout != 0U) {
 1198              		.loc 1 521 0
 1199 00c6 B8F1000F 		cmp	r8, #0
 1200 00ca 1DD0     		beq	.L77
 522:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       EvrRtxMessageQueueGetPending(mq, msg_ptr, timeout);
 1201              		.loc 1 522 0
 1202 00cc 4246     		mov	r2, r8
 1203 00ce 3146     		mov	r1, r6
 1204 00d0 2046     		mov	r0, r4
 1205              	.LVL181:
 1206 00d2 FFF7FEFF 		bl	EvrRtxMessageQueueGetPending
 1207              	.LVL182:
 523:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // Suspend current Thread
 524:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if (osRtxThreadWaitEnter(osRtxThreadWaitingMessageGet, timeout)) {
 1208              		.loc 1 524 0
 1209 00d6 4146     		mov	r1, r8
 1210 00d8 8320     		movs	r0, #131
 1211 00da FFF7FEFF 		bl	osRtxThreadWaitEnter
ARM GAS  /tmp/ccPwxWRL.s 			page 54


 1212              	.LVL183:
 1213 00de 60B1     		cbz	r0, .L78
 525:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         osRtxThreadListPut(osRtxObject(mq), osRtxThreadGetRunning());
 1214              		.loc 1 525 0
 1215 00e0 124B     		ldr	r3, .L83
 1216 00e2 5969     		ldr	r1, [r3, #20]
 1217 00e4 2046     		mov	r0, r4
 1218 00e6 FFF7FEFF 		bl	osRtxThreadListPut
 1219              	.LVL184:
 1220              	.LBB216:
 1221              	.LBB217:
 1222              		.loc 3 251 0
 1223              		.syntax unified
 1224              	@ 251 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1225 00ea EFF30983 		MRS r3, psp
 1226              	@ 0 "" 2
 1227              	.LVL185:
 1228              		.thumb
 1229              		.syntax unified
 1230              	.LBE217:
 1231              	.LBE216:
 526:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         // Save arguments (R2: void *msg_ptr, R3: uint8_t *msg_prio)
 527:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         //lint -e{923} -e{9078} "cast from unsigned int to pointer"
 528:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         reg = (uint32_t *)(__get_PSP());
 529:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         //lint -e{923} -e{9078} "cast from pointer to unsigned int"
 530:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         reg[2] = (uint32_t)msg_ptr;
 1232              		.loc 1 530 0
 1233 00ee 9E60     		str	r6, [r3, #8]
 531:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         //lint -e{923} -e{9078} "cast from pointer to unsigned int"
 532:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         reg[3] = (uint32_t)msg_prio;
 1234              		.loc 1 532 0
 1235 00f0 DF60     		str	r7, [r3, #12]
 533:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       } else {
 534:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         EvrRtxMessageQueueGetTimeout(mq);
 535:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 536:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       status = osErrorTimeout;
 1236              		.loc 1 536 0
 1237 00f2 6FF00100 		mvn	r0, #1
 1238 00f6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1239              	.LVL186:
 1240              	.L78:
 534:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 1241              		.loc 1 534 0
 1242 00fa 2046     		mov	r0, r4
 1243 00fc FFF7FEFF 		bl	EvrRtxMessageQueueGetTimeout
 1244              	.LVL187:
 1245              		.loc 1 536 0
 1246 0100 6FF00100 		mvn	r0, #1
 1247 0104 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1248              	.LVL188:
 1249              	.L77:
 537:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     } else {
 538:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       EvrRtxMessageQueueNotRetrieved(mq, msg_ptr);
 1250              		.loc 1 538 0
 1251 0108 3146     		mov	r1, r6
 1252 010a 2046     		mov	r0, r4
 1253              	.LVL189:
ARM GAS  /tmp/ccPwxWRL.s 			page 55


 1254 010c FFF7FEFF 		bl	EvrRtxMessageQueueNotRetrieved
 1255              	.LVL190:
 539:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       status = osErrorResource;
 1256              		.loc 1 539 0
 1257 0110 6FF00200 		mvn	r0, #2
 1258 0114 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1259              	.LVL191:
 1260              	.L79:
 518:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 1261              		.loc 1 518 0
 1262 0118 0020     		movs	r0, #0
 1263 011a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1264              	.LVL192:
 1265              	.L80:
 1266 011e 0020     		movs	r0, #0
 1267 0120 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1268              	.LVL193:
 1269              	.L81:
 1270 0124 0020     		movs	r0, #0
 1271              	.LVL194:
 540:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 541:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 542:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 543:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return status;
 544:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 1272              		.loc 1 544 0
 1273 0126 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1274              	.LVL195:
 1275              	.L84:
 1276 012a 00BF     		.align	2
 1277              	.L83:
 1278 012c 00000000 		.word	osRtxInfo
 1279              		.cfi_endproc
 1280              	.LFE181:
 1282              		.section	.text.svcRtxMessageQueueGetCapacity,"ax",%progbits
 1283              		.align	2
 1284              		.thumb
 1285              		.thumb_func
 1287              	svcRtxMessageQueueGetCapacity:
 1288              	.LFB182:
 545:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 546:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Get maximum number of messages in a Message Queue.
 547:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \note API identical to osMessageGetCapacity
 548:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** static uint32_t svcRtxMessageQueueGetCapacity (osMessageQueueId_t mq_id) {
 1289              		.loc 1 548 0
 1290              		.cfi_startproc
 1291              		@ args = 0, pretend = 0, frame = 0
 1292              		@ frame_needed = 0, uses_anonymous_args = 0
 1293              	.LVL196:
 1294 0000 10B5     		push	{r4, lr}
 1295              	.LCFI9:
 1296              		.cfi_def_cfa_offset 8
 1297              		.cfi_offset 4, -8
 1298              		.cfi_offset 14, -4
 549:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_queue_t *mq = osRtxMessageQueueId(mq_id);
 550:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 551:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Check parameters
ARM GAS  /tmp/ccPwxWRL.s 			page 56


 552:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq == NULL) || (mq->id != osRtxIdMessageQueue)) {
 1299              		.loc 1 552 0
 1300 0002 0446     		mov	r4, r0
 1301 0004 10B1     		cbz	r0, .L86
 1302              		.loc 1 552 0 is_stmt 0 discriminator 1
 1303 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1304 0008 082B     		cmp	r3, #8
 1305 000a 05D0     		beq	.L87
 1306              	.L86:
 553:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueGetCapacity(mq, 0U);
 1307              		.loc 1 553 0 is_stmt 1
 1308 000c 0021     		movs	r1, #0
 1309 000e 2046     		mov	r0, r4
 1310              	.LVL197:
 1311 0010 FFF7FEFF 		bl	EvrRtxMessageQueueGetCapacity
 1312              	.LVL198:
 554:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 555:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     return 0U;
 1313              		.loc 1 555 0
 1314 0014 0020     		movs	r0, #0
 1315 0016 10BD     		pop	{r4, pc}
 1316              	.LVL199:
 1317              	.L87:
 556:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 557:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 558:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   EvrRtxMessageQueueGetCapacity(mq, mq->mp_info.max_blocks);
 1318              		.loc 1 558 0
 1319 0018 C168     		ldr	r1, [r0, #12]
 1320 001a FFF7FEFF 		bl	EvrRtxMessageQueueGetCapacity
 1321              	.LVL200:
 559:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 560:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return mq->mp_info.max_blocks;
 1322              		.loc 1 560 0
 1323 001e E068     		ldr	r0, [r4, #12]
 561:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 1324              		.loc 1 561 0
 1325 0020 10BD     		pop	{r4, pc}
 1326              		.cfi_endproc
 1327              	.LFE182:
 1329 0022 00BF     		.section	.text.svcRtxMessageQueueGetMsgSize,"ax",%progbits
 1330              		.align	2
 1331              		.thumb
 1332              		.thumb_func
 1334              	svcRtxMessageQueueGetMsgSize:
 1335              	.LFB183:
 562:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 563:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Get maximum message size in a Memory Pool.
 564:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \note API identical to osMessageGetMsgSize
 565:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** static uint32_t svcRtxMessageQueueGetMsgSize (osMessageQueueId_t mq_id) {
 1336              		.loc 1 565 0
 1337              		.cfi_startproc
 1338              		@ args = 0, pretend = 0, frame = 0
 1339              		@ frame_needed = 0, uses_anonymous_args = 0
 1340              	.LVL201:
 1341 0000 10B5     		push	{r4, lr}
 1342              	.LCFI10:
 1343              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccPwxWRL.s 			page 57


 1344              		.cfi_offset 4, -8
 1345              		.cfi_offset 14, -4
 566:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_queue_t *mq = osRtxMessageQueueId(mq_id);
 567:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 568:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Check parameters
 569:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq == NULL) || (mq->id != osRtxIdMessageQueue)) {
 1346              		.loc 1 569 0
 1347 0002 0446     		mov	r4, r0
 1348 0004 10B1     		cbz	r0, .L91
 1349              		.loc 1 569 0 is_stmt 0 discriminator 1
 1350 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1351 0008 082B     		cmp	r3, #8
 1352 000a 05D0     		beq	.L92
 1353              	.L91:
 570:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueGetMsgSize(mq, 0U);
 1354              		.loc 1 570 0 is_stmt 1
 1355 000c 0021     		movs	r1, #0
 1356 000e 2046     		mov	r0, r4
 1357              	.LVL202:
 1358 0010 FFF7FEFF 		bl	EvrRtxMessageQueueGetMsgSize
 1359              	.LVL203:
 571:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 572:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     return 0U;
 1360              		.loc 1 572 0
 1361 0014 0020     		movs	r0, #0
 1362 0016 10BD     		pop	{r4, pc}
 1363              	.LVL204:
 1364              	.L92:
 573:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 574:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 575:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   EvrRtxMessageQueueGetMsgSize(mq, mq->msg_size);
 1365              		.loc 1 575 0
 1366 0018 416A     		ldr	r1, [r0, #36]
 1367 001a FFF7FEFF 		bl	EvrRtxMessageQueueGetMsgSize
 1368              	.LVL205:
 576:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 577:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return mq->msg_size;
 1369              		.loc 1 577 0
 1370 001e 606A     		ldr	r0, [r4, #36]
 578:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 1371              		.loc 1 578 0
 1372 0020 10BD     		pop	{r4, pc}
 1373              		.cfi_endproc
 1374              	.LFE183:
 1376 0022 00BF     		.section	.text.svcRtxMessageQueueGetCount,"ax",%progbits
 1377              		.align	2
 1378              		.thumb
 1379              		.thumb_func
 1381              	svcRtxMessageQueueGetCount:
 1382              	.LFB184:
 579:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 580:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Get number of queued messages in a Message Queue.
 581:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \note API identical to osMessageGetCount
 582:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** static uint32_t svcRtxMessageQueueGetCount (osMessageQueueId_t mq_id) {
 1383              		.loc 1 582 0
 1384              		.cfi_startproc
 1385              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccPwxWRL.s 			page 58


 1386              		@ frame_needed = 0, uses_anonymous_args = 0
 1387              	.LVL206:
 1388 0000 10B5     		push	{r4, lr}
 1389              	.LCFI11:
 1390              		.cfi_def_cfa_offset 8
 1391              		.cfi_offset 4, -8
 1392              		.cfi_offset 14, -4
 583:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_queue_t *mq = osRtxMessageQueueId(mq_id);
 584:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 585:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Check parameters
 586:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq == NULL) || (mq->id != osRtxIdMessageQueue)) {
 1393              		.loc 1 586 0
 1394 0002 0446     		mov	r4, r0
 1395 0004 10B1     		cbz	r0, .L96
 1396              		.loc 1 586 0 is_stmt 0 discriminator 1
 1397 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1398 0008 082B     		cmp	r3, #8
 1399 000a 05D0     		beq	.L97
 1400              	.L96:
 587:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueGetCount(mq, 0U);
 1401              		.loc 1 587 0 is_stmt 1
 1402 000c 0021     		movs	r1, #0
 1403 000e 2046     		mov	r0, r4
 1404              	.LVL207:
 1405 0010 FFF7FEFF 		bl	EvrRtxMessageQueueGetCount
 1406              	.LVL208:
 588:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 589:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     return 0U;
 1407              		.loc 1 589 0
 1408 0014 0020     		movs	r0, #0
 1409 0016 10BD     		pop	{r4, pc}
 1410              	.LVL209:
 1411              	.L97:
 590:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 591:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 592:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   EvrRtxMessageQueueGetCount(mq, mq->msg_count);
 1412              		.loc 1 592 0
 1413 0018 816A     		ldr	r1, [r0, #40]
 1414 001a FFF7FEFF 		bl	EvrRtxMessageQueueGetCount
 1415              	.LVL210:
 593:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 594:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return mq->msg_count;
 1416              		.loc 1 594 0
 1417 001e A06A     		ldr	r0, [r4, #40]
 595:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 1418              		.loc 1 595 0
 1419 0020 10BD     		pop	{r4, pc}
 1420              		.cfi_endproc
 1421              	.LFE184:
 1423 0022 00BF     		.section	.text.svcRtxMessageQueueGetSpace,"ax",%progbits
 1424              		.align	2
 1425              		.thumb
 1426              		.thumb_func
 1428              	svcRtxMessageQueueGetSpace:
 1429              	.LFB185:
 596:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 597:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Get number of available slots for messages in a Message Queue.
ARM GAS  /tmp/ccPwxWRL.s 			page 59


 598:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \note API identical to osMessageGetSpace
 599:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** static uint32_t svcRtxMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 1430              		.loc 1 599 0
 1431              		.cfi_startproc
 1432              		@ args = 0, pretend = 0, frame = 0
 1433              		@ frame_needed = 0, uses_anonymous_args = 0
 1434              	.LVL211:
 1435 0000 10B5     		push	{r4, lr}
 1436              	.LCFI12:
 1437              		.cfi_def_cfa_offset 8
 1438              		.cfi_offset 4, -8
 1439              		.cfi_offset 14, -4
 600:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_queue_t *mq = osRtxMessageQueueId(mq_id);
 601:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 602:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Check parameters
 603:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq == NULL) || (mq->id != osRtxIdMessageQueue)) {
 1440              		.loc 1 603 0
 1441 0002 0446     		mov	r4, r0
 1442 0004 10B1     		cbz	r0, .L101
 1443              		.loc 1 603 0 is_stmt 0 discriminator 1
 1444 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1445 0008 082B     		cmp	r3, #8
 1446 000a 05D0     		beq	.L102
 1447              	.L101:
 604:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueGetSpace(mq, 0U);
 1448              		.loc 1 604 0 is_stmt 1
 1449 000c 0021     		movs	r1, #0
 1450 000e 2046     		mov	r0, r4
 1451              	.LVL212:
 1452 0010 FFF7FEFF 		bl	EvrRtxMessageQueueGetSpace
 1453              	.LVL213:
 605:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 606:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     return 0U;
 1454              		.loc 1 606 0
 1455 0014 0020     		movs	r0, #0
 1456 0016 10BD     		pop	{r4, pc}
 1457              	.LVL214:
 1458              	.L102:
 607:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 608:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 609:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   EvrRtxMessageQueueGetSpace(mq, mq->mp_info.max_blocks - mq->msg_count);
 1459              		.loc 1 609 0
 1460 0018 C168     		ldr	r1, [r0, #12]
 1461 001a 836A     		ldr	r3, [r0, #40]
 1462 001c C91A     		subs	r1, r1, r3
 1463 001e FFF7FEFF 		bl	EvrRtxMessageQueueGetSpace
 1464              	.LVL215:
 610:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 611:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return (mq->mp_info.max_blocks - mq->msg_count);
 1465              		.loc 1 611 0
 1466 0022 E368     		ldr	r3, [r4, #12]
 1467 0024 A06A     		ldr	r0, [r4, #40]
 1468 0026 181A     		subs	r0, r3, r0
 612:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 1469              		.loc 1 612 0
 1470 0028 10BD     		pop	{r4, pc}
 1471              		.cfi_endproc
ARM GAS  /tmp/ccPwxWRL.s 			page 60


 1472              	.LFE185:
 1474 002a 00BF     		.section	.text.svcRtxMessageQueueReset,"ax",%progbits
 1475              		.align	2
 1476              		.thumb
 1477              		.thumb_func
 1479              	svcRtxMessageQueueReset:
 1480              	.LFB186:
 613:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 614:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Reset a Message Queue to initial empty state.
 615:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \note API identical to osMessageQueueReset
 616:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** static osStatus_t svcRtxMessageQueueReset (osMessageQueueId_t mq_id) {
 1481              		.loc 1 616 0
 1482              		.cfi_startproc
 1483              		@ args = 0, pretend = 0, frame = 0
 1484              		@ frame_needed = 0, uses_anonymous_args = 0
 1485              	.LVL216:
 1486 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1487              	.LCFI13:
 1488              		.cfi_def_cfa_offset 24
 1489              		.cfi_offset 3, -24
 1490              		.cfi_offset 4, -20
 1491              		.cfi_offset 5, -16
 1492              		.cfi_offset 6, -12
 1493              		.cfi_offset 7, -8
 1494              		.cfi_offset 14, -4
 617:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_queue_t *mq = osRtxMessageQueueId(mq_id);
 618:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_t       *msg;
 619:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_thread_t        *thread;
 620:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   const uint32_t     *reg;
 621:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   const void         *ptr;
 622:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 623:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Check parameters
 624:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq == NULL) || (mq->id != osRtxIdMessageQueue)) {
 1495              		.loc 1 624 0
 1496 0002 0446     		mov	r4, r0
 1497 0004 10B1     		cbz	r0, .L106
 1498              		.loc 1 624 0 is_stmt 0 discriminator 1
 1499 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1500 0008 082B     		cmp	r3, #8
 1501 000a 07D0     		beq	.L107
 1502              	.L106:
 625:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueError(mq, (int32_t)osErrorParameter);
 1503              		.loc 1 625 0 is_stmt 1
 1504 000c 6FF00301 		mvn	r1, #3
 1505 0010 2046     		mov	r0, r4
 1506              	.LVL217:
 1507 0012 FFF7FEFF 		bl	EvrRtxMessageQueueError
 1508              	.LVL218:
 626:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 627:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     return osErrorParameter;
 1509              		.loc 1 627 0
 1510 0016 6FF00300 		mvn	r0, #3
 1511 001a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1512              	.LVL219:
 1513              	.L107:
 628:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 629:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
ARM GAS  /tmp/ccPwxWRL.s 			page 61


 630:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Remove Messages from Queue
 631:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   for (;;) {
 632:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Get Message from Queue
 633:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg = MessageQueueGet(mq);
 1514              		.loc 1 633 0
 1515 001c 2046     		mov	r0, r4
 1516 001e FFF7FEFF 		bl	MessageQueueGet
 1517              	.LVL220:
 634:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (msg == NULL) {
 1518              		.loc 1 634 0
 1519 0022 0546     		mov	r5, r0
 1520 0024 78B1     		cbz	r0, .L109
 635:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       break;
 636:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 637:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     MessageQueueRemove(mq, msg);
 1521              		.loc 1 637 0
 1522 0026 0146     		mov	r1, r0
 1523 0028 2046     		mov	r0, r4
 1524              	.LVL221:
 1525 002a FFF7FEFF 		bl	MessageQueueRemove
 1526              	.LVL222:
 638:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueRetrieved(mq, NULL);
 1527              		.loc 1 638 0
 1528 002e 0021     		movs	r1, #0
 1529 0030 2046     		mov	r0, r4
 1530 0032 FFF7FEFF 		bl	EvrRtxMessageQueueRetrieved
 1531              	.LVL223:
 639:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Free memory
 640:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->id = osRtxIdInvalid;
 1532              		.loc 1 640 0
 1533 0036 0023     		movs	r3, #0
 1534 0038 2B70     		strb	r3, [r5]
 641:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     (void)osRtxMemoryPoolFree(&mq->mp_info, msg);
 1535              		.loc 1 641 0
 1536 003a 2946     		mov	r1, r5
 1537 003c 04F10C00 		add	r0, r4, #12
 1538 0040 FFF7FEFF 		bl	osRtxMemoryPoolFree
 1539              	.LVL224:
 642:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 1540              		.loc 1 642 0
 1541 0044 EAE7     		b	.L107
 1542              	.LVL225:
 1543              	.L109:
 643:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 644:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Check if Threads are waiting to send Messages
 645:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq->thread_list != NULL) && (mq->thread_list->state == osRtxThreadWaitingMessagePut)) {
 1544              		.loc 1 645 0
 1545 0046 A368     		ldr	r3, [r4, #8]
 1546 0048 83B3     		cbz	r3, .L110
 1547              		.loc 1 645 0 is_stmt 0 discriminator 1
 1548 004a 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1549 004c 932B     		cmp	r3, #147
 1550 004e 2DD1     		bne	.L110
 1551              	.LVL226:
 1552              	.L113:
 646:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     do {
 647:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       // Try to allocate memory
ARM GAS  /tmp/ccPwxWRL.s 			page 62


 648:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 5]
 649:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       msg = osRtxMemoryPoolAlloc(&mq->mp_info);
 1553              		.loc 1 649 0 is_stmt 1
 1554 0050 04F10C00 		add	r0, r4, #12
 1555 0054 FFF7FEFF 		bl	osRtxMemoryPoolAlloc
 1556              	.LVL227:
 650:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       if (msg != NULL) {
 1557              		.loc 1 650 0
 1558 0058 0546     		mov	r5, r0
 1559 005a 00B3     		cbz	r0, .L111
 651:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         // Wakeup waiting Thread with highest Priority
 652:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         thread = osRtxThreadListGet(osRtxObject(mq));
 1560              		.loc 1 652 0
 1561 005c 2046     		mov	r0, r4
 1562              	.LVL228:
 1563 005e FFF7FEFF 		bl	osRtxThreadListGet
 1564              	.LVL229:
 1565 0062 0646     		mov	r6, r0
 1566              	.LVL230:
 653:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         osRtxThreadWaitExit(thread, (uint32_t)osOK, FALSE);
 1567              		.loc 1 653 0
 1568 0064 0022     		movs	r2, #0
 1569 0066 1146     		mov	r1, r2
 1570 0068 FFF7FEFF 		bl	osRtxThreadWaitExit
 1571              	.LVL231:
 654:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         // Copy Message (R2: const void *msg_ptr, R3: uint8_t msg_prio)
 655:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         reg = osRtxThreadRegPtr(thread);
 1572              		.loc 1 655 0
 1573 006c 3046     		mov	r0, r6
 1574 006e FFF7FEFF 		bl	osRtxThreadRegPtr
 1575              	.LVL232:
 1576 0072 0746     		mov	r7, r0
 1577              	.LVL233:
 656:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         //lint -e{923} "cast from unsigned int to pointer"
 657:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         ptr = (const void *)reg[2];
 1578              		.loc 1 657 0
 1579 0074 8668     		ldr	r6, [r0, #8]
 1580              	.LVL234:
 658:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         memcpy(&msg[1], ptr, mq->msg_size);
 1581              		.loc 1 658 0
 1582 0076 626A     		ldr	r2, [r4, #36]
 1583 0078 3146     		mov	r1, r6
 1584 007a 05F10C00 		add	r0, r5, #12
 1585              	.LVL235:
 1586 007e FFF7FEFF 		bl	memcpy
 1587              	.LVL236:
 659:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         // Store Message into Queue
 660:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         msg->id       = osRtxIdMessage;
 1588              		.loc 1 660 0
 1589 0082 0723     		movs	r3, #7
 1590 0084 2B70     		strb	r3, [r5]
 661:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         msg->flags    = 0U;
 1591              		.loc 1 661 0
 1592 0086 0023     		movs	r3, #0
 1593 0088 AB70     		strb	r3, [r5, #2]
 662:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         msg->priority = (uint8_t)reg[3];
 1594              		.loc 1 662 0
ARM GAS  /tmp/ccPwxWRL.s 			page 63


 1595 008a 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 1596 008c EB70     		strb	r3, [r5, #3]
 663:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         MessageQueuePut(mq, msg);
 1597              		.loc 1 663 0
 1598 008e 2946     		mov	r1, r5
 1599 0090 2046     		mov	r0, r4
 1600 0092 FFF7FEFF 		bl	MessageQueuePut
 1601              	.LVL237:
 664:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****         EvrRtxMessageQueueInserted(mq, ptr);
 1602              		.loc 1 664 0
 1603 0096 3146     		mov	r1, r6
 1604 0098 2046     		mov	r0, r4
 1605 009a FFF7FEFF 		bl	EvrRtxMessageQueueInserted
 1606              	.LVL238:
 1607              	.L111:
 665:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       }
 666:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     } while ((msg != NULL) && (mq->thread_list != NULL));
 1608              		.loc 1 666 0
 1609 009e 15B1     		cbz	r5, .L112
 1610              		.loc 1 666 0 is_stmt 0 discriminator 1
 1611 00a0 A368     		ldr	r3, [r4, #8]
 1612 00a2 002B     		cmp	r3, #0
 1613 00a4 D4D1     		bne	.L113
 1614              	.L112:
 667:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     osRtxThreadDispatch(NULL);
 1615              		.loc 1 667 0 is_stmt 1
 1616 00a6 0020     		movs	r0, #0
 1617 00a8 FFF7FEFF 		bl	osRtxThreadDispatch
 1618              	.LVL239:
 1619              	.L110:
 668:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 669:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 670:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   EvrRtxMessageQueueResetDone(mq);
 1620              		.loc 1 670 0
 1621 00ac 2046     		mov	r0, r4
 1622 00ae FFF7FEFF 		bl	EvrRtxMessageQueueResetDone
 1623              	.LVL240:
 671:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 672:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return osOK;
 1624              		.loc 1 672 0
 1625 00b2 0020     		movs	r0, #0
 673:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 1626              		.loc 1 673 0
 1627 00b4 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1628              		.cfi_endproc
 1629              	.LFE186:
 1631 00b6 00BF     		.section	.text.svcRtxMessageQueueDelete,"ax",%progbits
 1632              		.align	2
 1633              		.thumb
 1634              		.thumb_func
 1636              	svcRtxMessageQueueDelete:
 1637              	.LFB187:
 674:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 675:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Delete a Message Queue object.
 676:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \note API identical to osMessageQueueDelete
 677:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** static osStatus_t svcRtxMessageQueueDelete (osMessageQueueId_t mq_id) {
 1638              		.loc 1 677 0
ARM GAS  /tmp/ccPwxWRL.s 			page 64


 1639              		.cfi_startproc
 1640              		@ args = 0, pretend = 0, frame = 0
 1641              		@ frame_needed = 0, uses_anonymous_args = 0
 1642              	.LVL241:
 1643 0000 10B5     		push	{r4, lr}
 1644              	.LCFI14:
 1645              		.cfi_def_cfa_offset 8
 1646              		.cfi_offset 4, -8
 1647              		.cfi_offset 14, -4
 678:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_queue_t *mq = osRtxMessageQueueId(mq_id);
 679:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_thread_t        *thread;
 680:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 681:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Check parameters
 682:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq == NULL) || (mq->id != osRtxIdMessageQueue)) {
 1648              		.loc 1 682 0
 1649 0002 0446     		mov	r4, r0
 1650 0004 10B1     		cbz	r0, .L116
 1651              		.loc 1 682 0 is_stmt 0 discriminator 1
 1652 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1653 0008 082B     		cmp	r3, #8
 1654 000a 07D0     		beq	.L117
 1655              	.L116:
 683:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueError(mq, (int32_t)osErrorParameter);
 1656              		.loc 1 683 0 is_stmt 1
 1657 000c 6FF00301 		mvn	r1, #3
 1658 0010 2046     		mov	r0, r4
 1659              	.LVL242:
 1660 0012 FFF7FEFF 		bl	EvrRtxMessageQueueError
 1661              	.LVL243:
 684:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 685:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     return osErrorParameter;
 1662              		.loc 1 685 0
 1663 0016 6FF00300 		mvn	r0, #3
 1664 001a 10BD     		pop	{r4, pc}
 1665              	.LVL244:
 1666              	.L117:
 686:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 687:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 688:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Unblock waiting threads
 689:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (mq->thread_list != NULL) {
 1667              		.loc 1 689 0
 1668 001c 8368     		ldr	r3, [r0, #8]
 1669 001e 6BB1     		cbz	r3, .L119
 1670              	.LVL245:
 1671              	.L120:
 690:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     do {
 691:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       thread = osRtxThreadListGet(osRtxObject(mq));
 1672              		.loc 1 691 0 discriminator 1
 1673 0020 2046     		mov	r0, r4
 1674 0022 FFF7FEFF 		bl	osRtxThreadListGet
 1675              	.LVL246:
 692:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       osRtxThreadWaitExit(thread, (uint32_t)osErrorResource, FALSE);
 1676              		.loc 1 692 0 discriminator 1
 1677 0026 0022     		movs	r2, #0
 1678 0028 6FF00201 		mvn	r1, #2
 1679 002c FFF7FEFF 		bl	osRtxThreadWaitExit
 1680              	.LVL247:
ARM GAS  /tmp/ccPwxWRL.s 			page 65


 693:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     } while (mq->thread_list != NULL);
 1681              		.loc 1 693 0 discriminator 1
 1682 0030 A368     		ldr	r3, [r4, #8]
 1683 0032 002B     		cmp	r3, #0
 1684 0034 F4D1     		bne	.L120
 694:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     osRtxThreadDispatch(NULL);
 1685              		.loc 1 694 0
 1686 0036 0020     		movs	r0, #0
 1687 0038 FFF7FEFF 		bl	osRtxThreadDispatch
 1688              	.LVL248:
 1689              	.L119:
 695:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 696:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 697:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Mark object as invalid
 698:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   mq->id = osRtxIdInvalid;
 1690              		.loc 1 698 0
 1691 003c 0023     		movs	r3, #0
 1692 003e 2370     		strb	r3, [r4]
 699:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 700:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Free data memory
 701:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq->flags & osRtxFlagSystemMemory) != 0U) {
 1693              		.loc 1 701 0
 1694 0040 A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
 1695 0042 13F0020F 		tst	r3, #2
 1696 0046 04D0     		beq	.L121
 702:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     (void)osRtxMemoryFree(osRtxInfo.mem.mq_data, mq->mp_info.block_base);
 1697              		.loc 1 702 0
 1698 0048 A169     		ldr	r1, [r4, #24]
 1699 004a 0D4B     		ldr	r3, .L125
 1700 004c D86F     		ldr	r0, [r3, #124]
 1701 004e FFF7FEFF 		bl	osRtxMemoryFree
 1702              	.LVL249:
 1703              	.L121:
 703:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 704:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 705:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Free object memory
 706:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq->flags & osRtxFlagSystemObject) != 0U) {
 1704              		.loc 1 706 0
 1705 0052 A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
 1706 0054 13F0010F 		tst	r3, #1
 1707 0058 0DD0     		beq	.L122
 707:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (osRtxInfo.mpi.message_queue != NULL) {
 1708              		.loc 1 707 0
 1709 005a 094B     		ldr	r3, .L125
 1710 005c D3F8A000 		ldr	r0, [r3, #160]
 1711 0060 18B1     		cbz	r0, .L123
 708:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       (void)osRtxMemoryPoolFree(osRtxInfo.mpi.message_queue, mq);
 1712              		.loc 1 708 0
 1713 0062 2146     		mov	r1, r4
 1714 0064 FFF7FEFF 		bl	osRtxMemoryPoolFree
 1715              	.LVL250:
 1716 0068 05E0     		b	.L122
 1717              	.L123:
 709:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     } else {
 710:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       (void)osRtxMemoryFree(osRtxInfo.mem.common, mq);
 1718              		.loc 1 710 0
 1719 006a 2146     		mov	r1, r4
ARM GAS  /tmp/ccPwxWRL.s 			page 66


 1720 006c 044B     		ldr	r3, .L125
 1721 006e D3F88000 		ldr	r0, [r3, #128]
 1722 0072 FFF7FEFF 		bl	osRtxMemoryFree
 1723              	.LVL251:
 1724              	.L122:
 711:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 712:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #if (defined(OS_OBJ_MEM_USAGE) && (OS_OBJ_MEM_USAGE != 0))
 713:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     osRtxMessageQueueMemUsage.cnt_free++;
 714:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** #endif
 715:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 716:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 717:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   EvrRtxMessageQueueDestroyed(mq);
 1725              		.loc 1 717 0
 1726 0076 2046     		mov	r0, r4
 1727 0078 FFF7FEFF 		bl	EvrRtxMessageQueueDestroyed
 1728              	.LVL252:
 718:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 719:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return osOK;
 1729              		.loc 1 719 0
 1730 007c 0020     		movs	r0, #0
 720:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 1731              		.loc 1 720 0
 1732 007e 10BD     		pop	{r4, pc}
 1733              	.LVL253:
 1734              	.L126:
 1735              		.align	2
 1736              	.L125:
 1737 0080 00000000 		.word	osRtxInfo
 1738              		.cfi_endproc
 1739              	.LFE187:
 1741              		.section	.text.osMessageQueueNew,"ax",%progbits
 1742              		.align	2
 1743              		.global	osMessageQueueNew
 1744              		.thumb
 1745              		.thumb_func
 1747              	osMessageQueueNew:
 1748              	.LFB200:
 721:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 722:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** //  Service Calls definitions
 723:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** //lint ++flb "Library Begin" [MISRA Note 11]
 724:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_3(MessageQueueNew,         osMessageQueueId_t, uint32_t, uint32_t, const osMessageQueueAttr_t 
 725:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_1(MessageQueueGetName,     const char *,       osMessageQueueId_t)
 726:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_4(MessageQueuePut,         osStatus_t,         osMessageQueueId_t, const void *, uint8_t,   ui
 727:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_4(MessageQueueGet,         osStatus_t,         osMessageQueueId_t,       void *, uint8_t *, ui
 728:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_1(MessageQueueGetCapacity, uint32_t,           osMessageQueueId_t)
 729:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_1(MessageQueueGetMsgSize,  uint32_t,           osMessageQueueId_t)
 730:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_1(MessageQueueGetCount,    uint32_t,           osMessageQueueId_t)
 731:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_1(MessageQueueGetSpace,    uint32_t,           osMessageQueueId_t)
 732:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_1(MessageQueueReset,       osStatus_t,         osMessageQueueId_t)
 733:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_1(MessageQueueDelete,      osStatus_t,         osMessageQueueId_t)
 734:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** //lint --flb "Library End"
 735:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 736:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 737:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** //  ==== ISR Calls ====
 738:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 739:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Put a Message into a Queue or timeout if Queue is full.
 740:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \note API identical to osMessageQueuePut
ARM GAS  /tmp/ccPwxWRL.s 			page 67


 741:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** __STATIC_INLINE
 742:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** osStatus_t isrRtxMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, 
 743:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_queue_t *mq = osRtxMessageQueueId(mq_id);
 744:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_t       *msg;
 745:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   osStatus_t          status;
 746:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 747:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Check parameters
 748:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq == NULL) || (mq->id != osRtxIdMessageQueue) || (msg_ptr == NULL) || (timeout != 0U)) {
 749:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueError(mq, (int32_t)osErrorParameter);
 750:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 751:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     return osErrorParameter;
 752:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 753:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 754:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Try to allocate memory
 755:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 5]
 756:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   msg = osRtxMemoryPoolAlloc(&mq->mp_info);
 757:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (msg != NULL) {
 758:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Copy Message
 759:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     memcpy(&msg[1], msg_ptr, mq->msg_size);
 760:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->id       = osRtxIdMessage;
 761:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->flags    = 0U;
 762:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->priority = msg_prio;
 763:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Register post ISR processing
 764:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{9079} -e{9087} "cast between pointers to different object types"
 765:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     *((const void **)(void *)&msg->prev) = msg_ptr;
 766:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{9079} -e{9087} "cast between pointers to different object types"
 767:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     *(      (void **)        &msg->next) = mq;
 768:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     osRtxPostProcess(osRtxObject(msg));
 769:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueInsertPending(mq, msg_ptr);
 770:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = osOK;
 771:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 772:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // No memory available
 773:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueNotInserted(mq, msg_ptr);
 774:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = osErrorResource;
 775:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 776:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 777:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return status;
 778:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 779:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 780:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Get a Message from a Queue or timeout if Queue is empty.
 781:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// \note API identical to osMessageQueueGet
 782:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** __STATIC_INLINE
 783:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** osStatus_t isrRtxMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint3
 784:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_queue_t *mq = osRtxMessageQueueId(mq_id);
 785:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   os_message_t       *msg;
 786:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   osStatus_t          status;
 787:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 788:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Check parameters
 789:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if ((mq == NULL) || (mq->id != osRtxIdMessageQueue) || (msg_ptr == NULL) || (timeout != 0U)) {
 790:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueError(mq, (int32_t)osErrorParameter);
 791:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 792:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     return osErrorParameter;
 793:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 794:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 795:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   // Get Message from Queue
 796:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   msg = MessageQueueGet(mq);
 797:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (msg != NULL) {
ARM GAS  /tmp/ccPwxWRL.s 			page 68


 798:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Copy Message
 799:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     memcpy(msg_ptr, &msg[1], mq->msg_size);
 800:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (msg_prio != NULL) {
 801:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       *msg_prio = msg->priority;
 802:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 803:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Register post ISR processing
 804:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{9079} -e{9087} "cast between pointers to different object types"
 805:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     *((os_message_queue_t **)(void *)&msg[1]) = mq;
 806:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     osRtxPostProcess(osRtxObject(msg));
 807:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueRetrieved(mq, msg_ptr);
 808:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = osOK;
 809:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 810:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // No Message available
 811:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueNotRetrieved(mq, msg_ptr);
 812:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = osErrorResource;
 813:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 814:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 815:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return status;
 816:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 817:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 818:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 819:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** //  ==== Public API ====
 820:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 821:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Create and Initialize a Message Queue object.
 822:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAt
 1749              		.loc 1 822 0
 1750              		.cfi_startproc
 1751              		@ args = 0, pretend = 0, frame = 0
 1752              		@ frame_needed = 0, uses_anonymous_args = 0
 1753              	.LVL254:
 1754 0000 70B5     		push	{r4, r5, r6, lr}
 1755              	.LCFI15:
 1756              		.cfi_def_cfa_offset 16
 1757              		.cfi_offset 4, -16
 1758              		.cfi_offset 5, -12
 1759              		.cfi_offset 6, -8
 1760              		.cfi_offset 14, -4
 1761 0002 0646     		mov	r6, r0
 1762 0004 0D46     		mov	r5, r1
 1763 0006 1446     		mov	r4, r2
 823:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   osMessageQueueId_t mq_id;
 824:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 825:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   EvrRtxMessageQueueNew(msg_count, msg_size, attr);
 1764              		.loc 1 825 0
 1765 0008 FFF7FEFF 		bl	EvrRtxMessageQueueNew
 1766              	.LVL255:
 1767              	.LBB218:
 1768              	.LBB219:
 1769              	.LBB220:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1770              		.loc 3 209 0
 1771              		.syntax unified
 1772              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1773 000c EFF30583 		MRS r3, ipsr
 1774              	@ 0 "" 2
 1775              		.thumb
 1776              		.syntax unified
ARM GAS  /tmp/ccPwxWRL.s 			page 69


 1777              	.LBE220:
 1778              	.LBE219:
 1779              	.LBE218:
 826:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (IsIrqMode() || IsIrqMasked()) {
 1780              		.loc 1 826 0
 1781 0010 53B9     		cbnz	r3, .L128
 1782              	.LBB221:
 1783              	.LBB222:
 1784              	.LBB223:
 1785              	.LBB224:
 252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 254:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 256:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 262:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 264:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 265:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 268:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 269:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 271:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 273:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 277:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 283:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 285:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 289:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 291:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 296:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
ARM GAS  /tmp/ccPwxWRL.s 			page 70


 299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 304:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 305:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 307:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 312:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 316:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 318:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 319:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 320:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 322:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 323:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 324:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 325:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 326:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 327:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 331:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 333:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 336:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 339:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 345:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccPwxWRL.s 			page 71


 356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 359:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 360:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 362:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 363:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 364:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 372:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 374:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 375:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 382:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 1786              		.loc 3 386 0
 1787              		.syntax unified
 1788              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1789 0012 EFF31083 		MRS r3, primask
 1790              	@ 0 "" 2
 1791              		.thumb
 1792              		.syntax unified
 1793              	.LBE224:
 1794              	.LBE223:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1795              		.loc 2 126 0
 1796 0016 1BB9     		cbnz	r3, .L132
 1797              	.LBB225:
 1798              	.LBB226:
 387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 389:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 397:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccPwxWRL.s 			page 72


 399:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 401:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 405:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 406:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 407:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 408:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 412:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 414:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 416:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 418:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 420:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 424:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 426:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 428:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 429:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 430:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 435:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 439:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 441:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 443:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 445:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 446:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 450:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 452:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 454:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 455:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccPwxWRL.s 			page 73


 456:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 457:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 461:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 463:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 464:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 1799              		.loc 3 465 0
 1800              		.syntax unified
 1801              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1802 0018 EFF31183 		MRS r3, basepri
 1803              	@ 0 "" 2
 1804              		.thumb
 1805              		.syntax unified
 1806              	.LBE226:
 1807              	.LBE225:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1808              		.loc 2 126 0
 1809 001c 13B9     		cbnz	r3, .L133
 1810 001e 02E0     		b	.L129
 1811              	.L132:
 1812 0020 0123     		movs	r3, #1
 1813 0022 00E0     		b	.L129
 1814              	.L133:
 1815 0024 0123     		movs	r3, #1
 1816              	.L129:
 1817              	.LBE222:
 1818              	.LBE221:
 1819              		.loc 1 826 0
 1820 0026 33B1     		cbz	r3, .L130
 1821              	.L128:
 827:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueError(NULL, (int32_t)osErrorISR);
 1822              		.loc 1 827 0
 1823 0028 6FF00501 		mvn	r1, #5
 1824 002c 0020     		movs	r0, #0
 1825 002e FFF7FEFF 		bl	EvrRtxMessageQueueError
 1826              	.LVL256:
 828:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq_id = NULL;
 1827              		.loc 1 828 0
 1828 0032 0020     		movs	r0, #0
 1829 0034 70BD     		pop	{r4, r5, r6, pc}
 1830              	.LVL257:
 1831              	.L130:
 1832              	.LBB227:
 1833              	.LBB228:
 724:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_1(MessageQueueGetName,     const char *,       osMessageQueueId_t)
 1834              		.loc 1 724 0
 1835 0036 3046     		mov	r0, r6
 1836 0038 2946     		mov	r1, r5
 1837 003a 2246     		mov	r2, r4
 1838 003c DFF804C0 		ldr	ip, .L135
 1839              		.syntax unified
 1840              	@ 724 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c" 1
 1841 0040 00DF     		svc 0
ARM GAS  /tmp/ccPwxWRL.s 			page 74


 1842              	@ 0 "" 2
 1843              	.LVL258:
 1844              		.thumb
 1845              		.syntax unified
 1846              	.LBE228:
 1847              	.LBE227:
 829:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 830:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     mq_id = __svcMessageQueueNew(msg_count, msg_size, attr);
 831:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 832:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return mq_id;
 833:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 1848              		.loc 1 833 0
 1849 0042 70BD     		pop	{r4, r5, r6, pc}
 1850              	.LVL259:
 1851              	.L136:
 1852              		.align	2
 1853              	.L135:
 1854 0044 00000000 		.word	svcRtxMessageQueueNew
 1855              		.cfi_endproc
 1856              	.LFE200:
 1858              		.section	.text.osMessageQueueGetName,"ax",%progbits
 1859              		.align	2
 1860              		.global	osMessageQueueGetName
 1861              		.thumb
 1862              		.thumb_func
 1864              	osMessageQueueGetName:
 1865              	.LFB201:
 834:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 835:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Get name of a Message Queue object.
 836:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** const char *osMessageQueueGetName (osMessageQueueId_t mq_id) {
 1866              		.loc 1 836 0
 1867              		.cfi_startproc
 1868              		@ args = 0, pretend = 0, frame = 0
 1869              		@ frame_needed = 0, uses_anonymous_args = 0
 1870              	.LVL260:
 1871 0000 08B5     		push	{r3, lr}
 1872              	.LCFI16:
 1873              		.cfi_def_cfa_offset 8
 1874              		.cfi_offset 3, -8
 1875              		.cfi_offset 14, -4
 1876              	.LBB229:
 1877              	.LBB230:
 1878              	.LBB231:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1879              		.loc 3 209 0
 1880              		.syntax unified
 1881              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1882 0002 EFF30583 		MRS r3, ipsr
 1883              	@ 0 "" 2
 1884              		.thumb
 1885              		.syntax unified
 1886              	.LBE231:
 1887              	.LBE230:
 1888              	.LBE229:
 837:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   const char *name;
 838:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 839:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (IsIrqMode() || IsIrqMasked()) {
ARM GAS  /tmp/ccPwxWRL.s 			page 75


 1889              		.loc 1 839 0
 1890 0006 53B9     		cbnz	r3, .L138
 1891              	.LBB232:
 1892              	.LBB233:
 1893              	.LBB234:
 1894              	.LBB235:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1895              		.loc 3 386 0
 1896              		.syntax unified
 1897              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1898 0008 EFF31083 		MRS r3, primask
 1899              	@ 0 "" 2
 1900              		.thumb
 1901              		.syntax unified
 1902              	.LBE235:
 1903              	.LBE234:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1904              		.loc 2 126 0
 1905 000c 1BB9     		cbnz	r3, .L142
 1906              	.LBB236:
 1907              	.LBB237:
 1908              		.loc 3 465 0
 1909              		.syntax unified
 1910              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1911 000e EFF31183 		MRS r3, basepri
 1912              	@ 0 "" 2
 1913              		.thumb
 1914              		.syntax unified
 1915              	.LBE237:
 1916              	.LBE236:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1917              		.loc 2 126 0
 1918 0012 13B9     		cbnz	r3, .L143
 1919 0014 02E0     		b	.L139
 1920              	.L142:
 1921 0016 0123     		movs	r3, #1
 1922 0018 00E0     		b	.L139
 1923              	.L143:
 1924 001a 0123     		movs	r3, #1
 1925              	.L139:
 1926              	.LBE233:
 1927              	.LBE232:
 1928              		.loc 1 839 0
 1929 001c 23B1     		cbz	r3, .L140
 1930              	.L138:
 840:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueGetName(mq_id, NULL);
 1931              		.loc 1 840 0
 1932 001e 0021     		movs	r1, #0
 1933 0020 FFF7FEFF 		bl	EvrRtxMessageQueueGetName
 1934              	.LVL261:
 841:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     name = NULL;
 1935              		.loc 1 841 0
 1936 0024 0020     		movs	r0, #0
 1937 0026 08BD     		pop	{r3, pc}
 1938              	.LVL262:
 1939              	.L140:
 1940              	.LBB238:
ARM GAS  /tmp/ccPwxWRL.s 			page 76


 1941              	.LBB239:
 725:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_4(MessageQueuePut,         osStatus_t,         osMessageQueueId_t, const void *, uint8_t,   ui
 1942              		.loc 1 725 0
 1943 0028 DFF804C0 		ldr	ip, .L145
 1944              		.syntax unified
 1945              	@ 725 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c" 1
 1946 002c 00DF     		svc 0
 1947              	@ 0 "" 2
 1948              	.LVL263:
 1949              		.thumb
 1950              		.syntax unified
 1951              	.LBE239:
 1952              	.LBE238:
 842:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 843:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     name = __svcMessageQueueGetName(mq_id);
 844:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 845:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return name;
 846:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 1953              		.loc 1 846 0
 1954 002e 08BD     		pop	{r3, pc}
 1955              	.L146:
 1956              		.align	2
 1957              	.L145:
 1958 0030 00000000 		.word	svcRtxMessageQueueGetName
 1959              		.cfi_endproc
 1960              	.LFE201:
 1962              		.section	.text.osMessageQueuePut,"ax",%progbits
 1963              		.align	2
 1964              		.global	osMessageQueuePut
 1965              		.thumb
 1966              		.thumb_func
 1968              	osMessageQueuePut:
 1969              	.LFB202:
 847:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 848:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Put a Message into a Queue or timeout if Queue is full.
 849:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint
 1970              		.loc 1 849 0
 1971              		.cfi_startproc
 1972              		@ args = 0, pretend = 0, frame = 0
 1973              		@ frame_needed = 0, uses_anonymous_args = 0
 1974              	.LVL264:
 1975 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1976              	.LCFI17:
 1977              		.cfi_def_cfa_offset 24
 1978              		.cfi_offset 4, -24
 1979              		.cfi_offset 5, -20
 1980              		.cfi_offset 6, -16
 1981              		.cfi_offset 7, -12
 1982              		.cfi_offset 8, -8
 1983              		.cfi_offset 14, -4
 1984 0004 0446     		mov	r4, r0
 1985 0006 0F46     		mov	r7, r1
 1986 0008 9046     		mov	r8, r2
 1987 000a 1D46     		mov	r5, r3
 850:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   osStatus_t status;
 851:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 852:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   EvrRtxMessageQueuePut(mq_id, msg_ptr, msg_prio, timeout);
ARM GAS  /tmp/ccPwxWRL.s 			page 77


 1988              		.loc 1 852 0
 1989 000c FFF7FEFF 		bl	EvrRtxMessageQueuePut
 1990              	.LVL265:
 1991              	.LBB253:
 1992              	.LBB254:
 1993              	.LBB255:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1994              		.loc 3 209 0
 1995              		.syntax unified
 1996              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1997 0010 EFF30583 		MRS r3, ipsr
 1998              	@ 0 "" 2
 1999              		.thumb
 2000              		.syntax unified
 2001              	.LBE255:
 2002              	.LBE254:
 2003              	.LBE253:
 853:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2004              		.loc 1 853 0
 2005 0014 53B9     		cbnz	r3, .L148
 2006              	.LBB256:
 2007              	.LBB257:
 2008              	.LBB258:
 2009              	.LBB259:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2010              		.loc 3 386 0
 2011              		.syntax unified
 2012              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2013 0016 EFF31083 		MRS r3, primask
 2014              	@ 0 "" 2
 2015              		.thumb
 2016              		.syntax unified
 2017              	.LBE259:
 2018              	.LBE258:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2019              		.loc 2 126 0
 2020 001a 1BB9     		cbnz	r3, .L156
 2021              	.LBB260:
 2022              	.LBB261:
 2023              		.loc 3 465 0
 2024              		.syntax unified
 2025              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2026 001c EFF31183 		MRS r3, basepri
 2027              	@ 0 "" 2
 2028              		.thumb
 2029              		.syntax unified
 2030              	.LBE261:
 2031              	.LBE260:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2032              		.loc 2 126 0
 2033 0020 13B9     		cbnz	r3, .L157
 2034 0022 02E0     		b	.L149
 2035              	.L156:
 2036 0024 0123     		movs	r3, #1
 2037 0026 00E0     		b	.L149
 2038              	.L157:
 2039 0028 0123     		movs	r3, #1
ARM GAS  /tmp/ccPwxWRL.s 			page 78


 2040              	.L149:
 2041              	.LBE257:
 2042              	.LBE256:
 2043              		.loc 1 853 0
 2044 002a 9BB3     		cbz	r3, .L150
 2045              	.L148:
 2046              	.LVL266:
 2047              	.LBB262:
 2048              	.LBB263:
 748:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueError(mq, (int32_t)osErrorParameter);
 2049              		.loc 1 748 0
 2050 002c 24B1     		cbz	r4, .L151
 2051 002e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2052 0030 082B     		cmp	r3, #8
 2053 0032 01D1     		bne	.L151
 2054 0034 07B1     		cbz	r7, .L151
 2055 0036 45B1     		cbz	r5, .L152
 2056              	.L151:
 749:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 2057              		.loc 1 749 0
 2058 0038 6FF00301 		mvn	r1, #3
 2059 003c 2046     		mov	r0, r4
 2060 003e FFF7FEFF 		bl	EvrRtxMessageQueueError
 2061              	.LVL267:
 751:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 2062              		.loc 1 751 0
 2063 0042 6FF00300 		mvn	r0, #3
 2064 0046 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2065              	.LVL268:
 2066              	.L152:
 756:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (msg != NULL) {
 2067              		.loc 1 756 0
 2068 004a 04F10C00 		add	r0, r4, #12
 2069 004e FFF7FEFF 		bl	osRtxMemoryPoolAlloc
 2070              	.LVL269:
 757:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Copy Message
 2071              		.loc 1 757 0
 2072 0052 0546     		mov	r5, r0
 2073              	.LVL270:
 2074 0054 B0B1     		cbz	r0, .L154
 759:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->id       = osRtxIdMessage;
 2075              		.loc 1 759 0
 2076 0056 626A     		ldr	r2, [r4, #36]
 2077 0058 3946     		mov	r1, r7
 2078 005a 0C30     		adds	r0, r0, #12
 2079              	.LVL271:
 2080 005c FFF7FEFF 		bl	memcpy
 2081              	.LVL272:
 760:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->flags    = 0U;
 2082              		.loc 1 760 0
 2083 0060 0723     		movs	r3, #7
 2084 0062 2B70     		strb	r3, [r5]
 761:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg->priority = msg_prio;
 2085              		.loc 1 761 0
 2086 0064 0026     		movs	r6, #0
 2087 0066 AE70     		strb	r6, [r5, #2]
 762:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Register post ISR processing
ARM GAS  /tmp/ccPwxWRL.s 			page 79


 2088              		.loc 1 762 0
 2089 0068 85F80380 		strb	r8, [r5, #3]
 765:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{9079} -e{9087} "cast between pointers to different object types"
 2090              		.loc 1 765 0
 2091 006c 6F60     		str	r7, [r5, #4]
 767:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     osRtxPostProcess(osRtxObject(msg));
 2092              		.loc 1 767 0
 2093 006e AC60     		str	r4, [r5, #8]
 768:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueInsertPending(mq, msg_ptr);
 2094              		.loc 1 768 0
 2095 0070 2846     		mov	r0, r5
 2096 0072 FFF7FEFF 		bl	osRtxPostProcess
 2097              	.LVL273:
 769:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = osOK;
 2098              		.loc 1 769 0
 2099 0076 3946     		mov	r1, r7
 2100 0078 2046     		mov	r0, r4
 2101 007a FFF7FEFF 		bl	EvrRtxMessageQueueInsertPending
 2102              	.LVL274:
 770:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 2103              		.loc 1 770 0
 2104 007e 3046     		mov	r0, r6
 2105 0080 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2106              	.LVL275:
 2107              	.L154:
 773:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = osErrorResource;
 2108              		.loc 1 773 0
 2109 0084 3946     		mov	r1, r7
 2110 0086 2046     		mov	r0, r4
 2111              	.LVL276:
 2112 0088 FFF7FEFF 		bl	EvrRtxMessageQueueNotInserted
 2113              	.LVL277:
 774:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 2114              		.loc 1 774 0
 2115 008c 6FF00200 		mvn	r0, #2
 2116              	.LVL278:
 2117              	.LBE263:
 2118              	.LBE262:
 854:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = isrRtxMessageQueuePut(mq_id, msg_ptr, msg_prio, timeout);
 2119              		.loc 1 854 0
 2120 0090 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2121              	.LVL279:
 2122              	.L150:
 2123              	.LBB264:
 2124              	.LBB265:
 726:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_4(MessageQueueGet,         osStatus_t,         osMessageQueueId_t,       void *, uint8_t *, ui
 2125              		.loc 1 726 0
 2126 0094 2046     		mov	r0, r4
 2127 0096 3946     		mov	r1, r7
 2128 0098 4246     		mov	r2, r8
 2129 009a 2B46     		mov	r3, r5
 2130 009c DFF808C0 		ldr	ip, .L159
 2131              		.syntax unified
 2132              	@ 726 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c" 1
 2133 00a0 00DF     		svc 0
 2134              	@ 0 "" 2
 2135              	.LVL280:
ARM GAS  /tmp/ccPwxWRL.s 			page 80


 2136              		.thumb
 2137              		.syntax unified
 2138              	.LBE265:
 2139              	.LBE264:
 855:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 856:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status =  __svcMessageQueuePut(mq_id, msg_ptr, msg_prio, timeout);
 857:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 858:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return status;
 859:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 2140              		.loc 1 859 0
 2141 00a2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2142              	.LVL281:
 2143              	.L160:
 2144 00a6 00BF     		.align	2
 2145              	.L159:
 2146 00a8 00000000 		.word	svcRtxMessageQueuePut
 2147              		.cfi_endproc
 2148              	.LFE202:
 2150              		.section	.text.osMessageQueueGet,"ax",%progbits
 2151              		.align	2
 2152              		.global	osMessageQueueGet
 2153              		.thumb
 2154              		.thumb_func
 2156              	osMessageQueueGet:
 2157              	.LFB203:
 860:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 861:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Get a Message from a Queue or timeout if Queue is empty.
 862:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t 
 2158              		.loc 1 862 0
 2159              		.cfi_startproc
 2160              		@ args = 0, pretend = 0, frame = 0
 2161              		@ frame_needed = 0, uses_anonymous_args = 0
 2162              	.LVL282:
 2163 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2164              	.LCFI18:
 2165              		.cfi_def_cfa_offset 24
 2166              		.cfi_offset 3, -24
 2167              		.cfi_offset 4, -20
 2168              		.cfi_offset 5, -16
 2169              		.cfi_offset 6, -12
 2170              		.cfi_offset 7, -8
 2171              		.cfi_offset 14, -4
 2172 0002 0446     		mov	r4, r0
 2173 0004 0D46     		mov	r5, r1
 2174 0006 1646     		mov	r6, r2
 2175 0008 1F46     		mov	r7, r3
 863:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   osStatus_t status;
 864:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 865:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   EvrRtxMessageQueueGet(mq_id, msg_ptr, msg_prio, timeout);
 2176              		.loc 1 865 0
 2177 000a FFF7FEFF 		bl	EvrRtxMessageQueueGet
 2178              	.LVL283:
 2179              	.LBB279:
 2180              	.LBB280:
 2181              	.LBB281:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2182              		.loc 3 209 0
ARM GAS  /tmp/ccPwxWRL.s 			page 81


 2183              		.syntax unified
 2184              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2185 000e EFF30583 		MRS r3, ipsr
 2186              	@ 0 "" 2
 2187              		.thumb
 2188              		.syntax unified
 2189              	.LBE281:
 2190              	.LBE280:
 2191              	.LBE279:
 866:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2192              		.loc 1 866 0
 2193 0012 53B9     		cbnz	r3, .L162
 2194              	.LBB282:
 2195              	.LBB283:
 2196              	.LBB284:
 2197              	.LBB285:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2198              		.loc 3 386 0
 2199              		.syntax unified
 2200              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2201 0014 EFF31083 		MRS r3, primask
 2202              	@ 0 "" 2
 2203              		.thumb
 2204              		.syntax unified
 2205              	.LBE285:
 2206              	.LBE284:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2207              		.loc 2 126 0
 2208 0018 1BB9     		cbnz	r3, .L171
 2209              	.LBB286:
 2210              	.LBB287:
 2211              		.loc 3 465 0
 2212              		.syntax unified
 2213              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2214 001a EFF31183 		MRS r3, basepri
 2215              	@ 0 "" 2
 2216              		.thumb
 2217              		.syntax unified
 2218              	.LBE287:
 2219              	.LBE286:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2220              		.loc 2 126 0
 2221 001e 13B9     		cbnz	r3, .L172
 2222 0020 02E0     		b	.L163
 2223              	.L171:
 2224 0022 0123     		movs	r3, #1
 2225 0024 00E0     		b	.L163
 2226              	.L172:
 2227 0026 0123     		movs	r3, #1
 2228              	.L163:
 2229              	.LBE283:
 2230              	.LBE282:
 2231              		.loc 1 866 0
 2232 0028 63B3     		cbz	r3, .L164
 2233              	.L162:
 2234              	.LVL284:
 2235              	.LBB288:
ARM GAS  /tmp/ccPwxWRL.s 			page 82


 2236              	.LBB289:
 789:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueError(mq, (int32_t)osErrorParameter);
 2237              		.loc 1 789 0
 2238 002a 24B1     		cbz	r4, .L165
 2239 002c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2240 002e 082B     		cmp	r3, #8
 2241 0030 01D1     		bne	.L165
 2242 0032 05B1     		cbz	r5, .L165
 2243 0034 3FB1     		cbz	r7, .L166
 2244              	.L165:
 790:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 2245              		.loc 1 790 0
 2246 0036 6FF00301 		mvn	r1, #3
 2247 003a 2046     		mov	r0, r4
 2248 003c FFF7FEFF 		bl	EvrRtxMessageQueueError
 2249              	.LVL285:
 792:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 2250              		.loc 1 792 0
 2251 0040 6FF00300 		mvn	r0, #3
 2252 0044 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2253              	.LVL286:
 2254              	.L166:
 796:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (msg != NULL) {
 2255              		.loc 1 796 0
 2256 0046 2046     		mov	r0, r4
 2257 0048 FFF7FEFF 		bl	MessageQueueGet
 2258              	.LVL287:
 797:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     // Copy Message
 2259              		.loc 1 797 0
 2260 004c 0746     		mov	r7, r0
 2261              	.LVL288:
 2262 004e 90B1     		cbz	r0, .L168
 799:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     if (msg_prio != NULL) {
 2263              		.loc 1 799 0
 2264 0050 626A     		ldr	r2, [r4, #36]
 2265 0052 00F10C01 		add	r1, r0, #12
 2266 0056 2846     		mov	r0, r5
 2267              	.LVL289:
 2268 0058 FFF7FEFF 		bl	memcpy
 2269              	.LVL290:
 800:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****       *msg_prio = msg->priority;
 2270              		.loc 1 800 0
 2271 005c 0EB1     		cbz	r6, .L169
 801:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     }
 2272              		.loc 1 801 0
 2273 005e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2274 0060 3370     		strb	r3, [r6]
 2275              	.L169:
 805:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     osRtxPostProcess(osRtxObject(msg));
 2276              		.loc 1 805 0
 2277 0062 FC60     		str	r4, [r7, #12]
 806:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueRetrieved(mq, msg_ptr);
 2278              		.loc 1 806 0
 2279 0064 3846     		mov	r0, r7
 2280 0066 FFF7FEFF 		bl	osRtxPostProcess
 2281              	.LVL291:
 807:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = osOK;
ARM GAS  /tmp/ccPwxWRL.s 			page 83


 2282              		.loc 1 807 0
 2283 006a 2946     		mov	r1, r5
 2284 006c 2046     		mov	r0, r4
 2285 006e FFF7FEFF 		bl	EvrRtxMessageQueueRetrieved
 2286              	.LVL292:
 808:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 2287              		.loc 1 808 0
 2288 0072 0020     		movs	r0, #0
 2289 0074 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2290              	.LVL293:
 2291              	.L168:
 811:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = osErrorResource;
 2292              		.loc 1 811 0
 2293 0076 2946     		mov	r1, r5
 2294 0078 2046     		mov	r0, r4
 2295              	.LVL294:
 2296 007a FFF7FEFF 		bl	EvrRtxMessageQueueNotRetrieved
 2297              	.LVL295:
 812:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 2298              		.loc 1 812 0
 2299 007e 6FF00200 		mvn	r0, #2
 2300              	.LVL296:
 2301              	.LBE289:
 2302              	.LBE288:
 867:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = isrRtxMessageQueueGet(mq_id, msg_ptr, msg_prio, timeout);
 2303              		.loc 1 867 0
 2304 0082 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2305              	.LVL297:
 2306              	.L164:
 2307              	.LBB290:
 2308              	.LBB291:
 727:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_1(MessageQueueGetCapacity, uint32_t,           osMessageQueueId_t)
 2309              		.loc 1 727 0
 2310 0084 2046     		mov	r0, r4
 2311 0086 2946     		mov	r1, r5
 2312 0088 3246     		mov	r2, r6
 2313 008a 3B46     		mov	r3, r7
 2314 008c DFF804C0 		ldr	ip, .L174
 2315              		.syntax unified
 2316              	@ 727 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c" 1
 2317 0090 00DF     		svc 0
 2318              	@ 0 "" 2
 2319              	.LVL298:
 2320              		.thumb
 2321              		.syntax unified
 2322              	.LBE291:
 2323              	.LBE290:
 868:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 869:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status =  __svcMessageQueueGet(mq_id, msg_ptr, msg_prio, timeout);
 870:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 871:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return status;
 872:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 2324              		.loc 1 872 0
 2325 0092 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2326              	.LVL299:
 2327              	.L175:
 2328              		.align	2
ARM GAS  /tmp/ccPwxWRL.s 			page 84


 2329              	.L174:
 2330 0094 00000000 		.word	svcRtxMessageQueueGet
 2331              		.cfi_endproc
 2332              	.LFE203:
 2334              		.section	.text.osMessageQueueGetCapacity,"ax",%progbits
 2335              		.align	2
 2336              		.global	osMessageQueueGetCapacity
 2337              		.thumb
 2338              		.thumb_func
 2340              	osMessageQueueGetCapacity:
 2341              	.LFB204:
 873:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 874:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Get maximum number of messages in a Message Queue.
 875:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** uint32_t osMessageQueueGetCapacity (osMessageQueueId_t mq_id) {
 2342              		.loc 1 875 0
 2343              		.cfi_startproc
 2344              		@ args = 0, pretend = 0, frame = 0
 2345              		@ frame_needed = 0, uses_anonymous_args = 0
 2346              	.LVL300:
 2347 0000 08B5     		push	{r3, lr}
 2348              	.LCFI19:
 2349              		.cfi_def_cfa_offset 8
 2350              		.cfi_offset 3, -8
 2351              		.cfi_offset 14, -4
 2352              	.LBB292:
 2353              	.LBB293:
 2354              	.LBB294:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2355              		.loc 3 209 0
 2356              		.syntax unified
 2357              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2358 0002 EFF30583 		MRS r3, ipsr
 2359              	@ 0 "" 2
 2360              		.thumb
 2361              		.syntax unified
 2362              	.LBE294:
 2363              	.LBE293:
 2364              	.LBE292:
 876:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   uint32_t capacity;
 877:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 878:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2365              		.loc 1 878 0
 2366 0006 53B9     		cbnz	r3, .L177
 2367              	.LBB295:
 2368              	.LBB296:
 2369              	.LBB297:
 2370              	.LBB298:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2371              		.loc 3 386 0
 2372              		.syntax unified
 2373              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2374 0008 EFF31083 		MRS r3, primask
 2375              	@ 0 "" 2
 2376              		.thumb
 2377              		.syntax unified
 2378              	.LBE298:
 2379              	.LBE297:
ARM GAS  /tmp/ccPwxWRL.s 			page 85


 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2380              		.loc 2 126 0
 2381 000c 1BB9     		cbnz	r3, .L181
 2382              	.LBB299:
 2383              	.LBB300:
 2384              		.loc 3 465 0
 2385              		.syntax unified
 2386              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2387 000e EFF31183 		MRS r3, basepri
 2388              	@ 0 "" 2
 2389              		.thumb
 2390              		.syntax unified
 2391              	.LBE300:
 2392              	.LBE299:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2393              		.loc 2 126 0
 2394 0012 13B9     		cbnz	r3, .L182
 2395 0014 02E0     		b	.L178
 2396              	.L181:
 2397 0016 0123     		movs	r3, #1
 2398 0018 00E0     		b	.L178
 2399              	.L182:
 2400 001a 0123     		movs	r3, #1
 2401              	.L178:
 2402              	.LBE296:
 2403              	.LBE295:
 2404              		.loc 1 878 0
 2405 001c 13B1     		cbz	r3, .L179
 2406              	.L177:
 879:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     capacity = svcRtxMessageQueueGetCapacity(mq_id);
 2407              		.loc 1 879 0
 2408 001e FFF7FEFF 		bl	svcRtxMessageQueueGetCapacity
 2409              	.LVL301:
 2410 0022 08BD     		pop	{r3, pc}
 2411              	.LVL302:
 2412              	.L179:
 2413              	.LBB301:
 2414              	.LBB302:
 728:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_1(MessageQueueGetMsgSize,  uint32_t,           osMessageQueueId_t)
 2415              		.loc 1 728 0
 2416 0024 DFF804C0 		ldr	ip, .L184
 2417              		.syntax unified
 2418              	@ 728 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c" 1
 2419 0028 00DF     		svc 0
 2420              	@ 0 "" 2
 2421              	.LVL303:
 2422              		.thumb
 2423              		.syntax unified
 2424              	.LBE302:
 2425              	.LBE301:
 880:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 881:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     capacity =  __svcMessageQueueGetCapacity(mq_id);
 882:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 883:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return capacity;
 884:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 2426              		.loc 1 884 0
 2427 002a 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccPwxWRL.s 			page 86


 2428              	.L185:
 2429              		.align	2
 2430              	.L184:
 2431 002c 00000000 		.word	svcRtxMessageQueueGetCapacity
 2432              		.cfi_endproc
 2433              	.LFE204:
 2435              		.section	.text.osMessageQueueGetMsgSize,"ax",%progbits
 2436              		.align	2
 2437              		.global	osMessageQueueGetMsgSize
 2438              		.thumb
 2439              		.thumb_func
 2441              	osMessageQueueGetMsgSize:
 2442              	.LFB205:
 885:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 886:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Get maximum message size in a Memory Pool.
 887:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** uint32_t osMessageQueueGetMsgSize (osMessageQueueId_t mq_id) {
 2443              		.loc 1 887 0
 2444              		.cfi_startproc
 2445              		@ args = 0, pretend = 0, frame = 0
 2446              		@ frame_needed = 0, uses_anonymous_args = 0
 2447              	.LVL304:
 2448 0000 08B5     		push	{r3, lr}
 2449              	.LCFI20:
 2450              		.cfi_def_cfa_offset 8
 2451              		.cfi_offset 3, -8
 2452              		.cfi_offset 14, -4
 2453              	.LBB303:
 2454              	.LBB304:
 2455              	.LBB305:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2456              		.loc 3 209 0
 2457              		.syntax unified
 2458              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2459 0002 EFF30583 		MRS r3, ipsr
 2460              	@ 0 "" 2
 2461              		.thumb
 2462              		.syntax unified
 2463              	.LBE305:
 2464              	.LBE304:
 2465              	.LBE303:
 888:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   uint32_t msg_size;
 889:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 890:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2466              		.loc 1 890 0
 2467 0006 53B9     		cbnz	r3, .L187
 2468              	.LBB306:
 2469              	.LBB307:
 2470              	.LBB308:
 2471              	.LBB309:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2472              		.loc 3 386 0
 2473              		.syntax unified
 2474              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2475 0008 EFF31083 		MRS r3, primask
 2476              	@ 0 "" 2
 2477              		.thumb
 2478              		.syntax unified
ARM GAS  /tmp/ccPwxWRL.s 			page 87


 2479              	.LBE309:
 2480              	.LBE308:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2481              		.loc 2 126 0
 2482 000c 1BB9     		cbnz	r3, .L191
 2483              	.LBB310:
 2484              	.LBB311:
 2485              		.loc 3 465 0
 2486              		.syntax unified
 2487              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2488 000e EFF31183 		MRS r3, basepri
 2489              	@ 0 "" 2
 2490              		.thumb
 2491              		.syntax unified
 2492              	.LBE311:
 2493              	.LBE310:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2494              		.loc 2 126 0
 2495 0012 13B9     		cbnz	r3, .L192
 2496 0014 02E0     		b	.L188
 2497              	.L191:
 2498 0016 0123     		movs	r3, #1
 2499 0018 00E0     		b	.L188
 2500              	.L192:
 2501 001a 0123     		movs	r3, #1
 2502              	.L188:
 2503              	.LBE307:
 2504              	.LBE306:
 2505              		.loc 1 890 0
 2506 001c 13B1     		cbz	r3, .L189
 2507              	.L187:
 891:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg_size = svcRtxMessageQueueGetMsgSize(mq_id);
 2508              		.loc 1 891 0
 2509 001e FFF7FEFF 		bl	svcRtxMessageQueueGetMsgSize
 2510              	.LVL305:
 2511 0022 08BD     		pop	{r3, pc}
 2512              	.LVL306:
 2513              	.L189:
 2514              	.LBB312:
 2515              	.LBB313:
 729:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_1(MessageQueueGetCount,    uint32_t,           osMessageQueueId_t)
 2516              		.loc 1 729 0
 2517 0024 DFF804C0 		ldr	ip, .L194
 2518              		.syntax unified
 2519              	@ 729 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c" 1
 2520 0028 00DF     		svc 0
 2521              	@ 0 "" 2
 2522              	.LVL307:
 2523              		.thumb
 2524              		.syntax unified
 2525              	.LBE313:
 2526              	.LBE312:
 892:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 893:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     msg_size =  __svcMessageQueueGetMsgSize(mq_id);
 894:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 895:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return msg_size;
 896:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
ARM GAS  /tmp/ccPwxWRL.s 			page 88


 2527              		.loc 1 896 0
 2528 002a 08BD     		pop	{r3, pc}
 2529              	.L195:
 2530              		.align	2
 2531              	.L194:
 2532 002c 00000000 		.word	svcRtxMessageQueueGetMsgSize
 2533              		.cfi_endproc
 2534              	.LFE205:
 2536              		.section	.text.osMessageQueueGetCount,"ax",%progbits
 2537              		.align	2
 2538              		.global	osMessageQueueGetCount
 2539              		.thumb
 2540              		.thumb_func
 2542              	osMessageQueueGetCount:
 2543              	.LFB206:
 897:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 898:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Get number of queued messages in a Message Queue.
 899:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 2544              		.loc 1 899 0
 2545              		.cfi_startproc
 2546              		@ args = 0, pretend = 0, frame = 0
 2547              		@ frame_needed = 0, uses_anonymous_args = 0
 2548              	.LVL308:
 2549 0000 08B5     		push	{r3, lr}
 2550              	.LCFI21:
 2551              		.cfi_def_cfa_offset 8
 2552              		.cfi_offset 3, -8
 2553              		.cfi_offset 14, -4
 2554              	.LBB314:
 2555              	.LBB315:
 2556              	.LBB316:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2557              		.loc 3 209 0
 2558              		.syntax unified
 2559              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2560 0002 EFF30583 		MRS r3, ipsr
 2561              	@ 0 "" 2
 2562              		.thumb
 2563              		.syntax unified
 2564              	.LBE316:
 2565              	.LBE315:
 2566              	.LBE314:
 900:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   uint32_t count;
 901:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 902:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2567              		.loc 1 902 0
 2568 0006 53B9     		cbnz	r3, .L197
 2569              	.LBB317:
 2570              	.LBB318:
 2571              	.LBB319:
 2572              	.LBB320:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2573              		.loc 3 386 0
 2574              		.syntax unified
 2575              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2576 0008 EFF31083 		MRS r3, primask
 2577              	@ 0 "" 2
ARM GAS  /tmp/ccPwxWRL.s 			page 89


 2578              		.thumb
 2579              		.syntax unified
 2580              	.LBE320:
 2581              	.LBE319:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2582              		.loc 2 126 0
 2583 000c 1BB9     		cbnz	r3, .L201
 2584              	.LBB321:
 2585              	.LBB322:
 2586              		.loc 3 465 0
 2587              		.syntax unified
 2588              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2589 000e EFF31183 		MRS r3, basepri
 2590              	@ 0 "" 2
 2591              		.thumb
 2592              		.syntax unified
 2593              	.LBE322:
 2594              	.LBE321:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2595              		.loc 2 126 0
 2596 0012 13B9     		cbnz	r3, .L202
 2597 0014 02E0     		b	.L198
 2598              	.L201:
 2599 0016 0123     		movs	r3, #1
 2600 0018 00E0     		b	.L198
 2601              	.L202:
 2602 001a 0123     		movs	r3, #1
 2603              	.L198:
 2604              	.LBE318:
 2605              	.LBE317:
 2606              		.loc 1 902 0
 2607 001c 13B1     		cbz	r3, .L199
 2608              	.L197:
 903:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     count = svcRtxMessageQueueGetCount(mq_id);
 2609              		.loc 1 903 0
 2610 001e FFF7FEFF 		bl	svcRtxMessageQueueGetCount
 2611              	.LVL309:
 2612 0022 08BD     		pop	{r3, pc}
 2613              	.LVL310:
 2614              	.L199:
 2615              	.LBB323:
 2616              	.LBB324:
 730:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_1(MessageQueueGetSpace,    uint32_t,           osMessageQueueId_t)
 2617              		.loc 1 730 0
 2618 0024 DFF804C0 		ldr	ip, .L204
 2619              		.syntax unified
 2620              	@ 730 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c" 1
 2621 0028 00DF     		svc 0
 2622              	@ 0 "" 2
 2623              	.LVL311:
 2624              		.thumb
 2625              		.syntax unified
 2626              	.LBE324:
 2627              	.LBE323:
 904:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 905:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     count =  __svcMessageQueueGetCount(mq_id);
 906:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
ARM GAS  /tmp/ccPwxWRL.s 			page 90


 907:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return count;
 908:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 2628              		.loc 1 908 0
 2629 002a 08BD     		pop	{r3, pc}
 2630              	.L205:
 2631              		.align	2
 2632              	.L204:
 2633 002c 00000000 		.word	svcRtxMessageQueueGetCount
 2634              		.cfi_endproc
 2635              	.LFE206:
 2637              		.section	.text.osMessageQueueGetSpace,"ax",%progbits
 2638              		.align	2
 2639              		.global	osMessageQueueGetSpace
 2640              		.thumb
 2641              		.thumb_func
 2643              	osMessageQueueGetSpace:
 2644              	.LFB207:
 909:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 910:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Get number of available slots for messages in a Message Queue.
 911:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 2645              		.loc 1 911 0
 2646              		.cfi_startproc
 2647              		@ args = 0, pretend = 0, frame = 0
 2648              		@ frame_needed = 0, uses_anonymous_args = 0
 2649              	.LVL312:
 2650 0000 08B5     		push	{r3, lr}
 2651              	.LCFI22:
 2652              		.cfi_def_cfa_offset 8
 2653              		.cfi_offset 3, -8
 2654              		.cfi_offset 14, -4
 2655              	.LBB325:
 2656              	.LBB326:
 2657              	.LBB327:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2658              		.loc 3 209 0
 2659              		.syntax unified
 2660              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2661 0002 EFF30583 		MRS r3, ipsr
 2662              	@ 0 "" 2
 2663              		.thumb
 2664              		.syntax unified
 2665              	.LBE327:
 2666              	.LBE326:
 2667              	.LBE325:
 912:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   uint32_t space;
 913:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 914:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2668              		.loc 1 914 0
 2669 0006 53B9     		cbnz	r3, .L207
 2670              	.LBB328:
 2671              	.LBB329:
 2672              	.LBB330:
 2673              	.LBB331:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2674              		.loc 3 386 0
 2675              		.syntax unified
 2676              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccPwxWRL.s 			page 91


 2677 0008 EFF31083 		MRS r3, primask
 2678              	@ 0 "" 2
 2679              		.thumb
 2680              		.syntax unified
 2681              	.LBE331:
 2682              	.LBE330:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2683              		.loc 2 126 0
 2684 000c 1BB9     		cbnz	r3, .L211
 2685              	.LBB332:
 2686              	.LBB333:
 2687              		.loc 3 465 0
 2688              		.syntax unified
 2689              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2690 000e EFF31183 		MRS r3, basepri
 2691              	@ 0 "" 2
 2692              		.thumb
 2693              		.syntax unified
 2694              	.LBE333:
 2695              	.LBE332:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2696              		.loc 2 126 0
 2697 0012 13B9     		cbnz	r3, .L212
 2698 0014 02E0     		b	.L208
 2699              	.L211:
 2700 0016 0123     		movs	r3, #1
 2701 0018 00E0     		b	.L208
 2702              	.L212:
 2703 001a 0123     		movs	r3, #1
 2704              	.L208:
 2705              	.LBE329:
 2706              	.LBE328:
 2707              		.loc 1 914 0
 2708 001c 13B1     		cbz	r3, .L209
 2709              	.L207:
 915:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     space = svcRtxMessageQueueGetSpace(mq_id);
 2710              		.loc 1 915 0
 2711 001e FFF7FEFF 		bl	svcRtxMessageQueueGetSpace
 2712              	.LVL313:
 2713 0022 08BD     		pop	{r3, pc}
 2714              	.LVL314:
 2715              	.L209:
 2716              	.LBB334:
 2717              	.LBB335:
 731:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_1(MessageQueueReset,       osStatus_t,         osMessageQueueId_t)
 2718              		.loc 1 731 0
 2719 0024 DFF804C0 		ldr	ip, .L214
 2720              		.syntax unified
 2721              	@ 731 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c" 1
 2722 0028 00DF     		svc 0
 2723              	@ 0 "" 2
 2724              	.LVL315:
 2725              		.thumb
 2726              		.syntax unified
 2727              	.LBE335:
 2728              	.LBE334:
 916:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
ARM GAS  /tmp/ccPwxWRL.s 			page 92


 917:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     space =  __svcMessageQueueGetSpace(mq_id);
 918:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 919:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return space;
 920:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 2729              		.loc 1 920 0
 2730 002a 08BD     		pop	{r3, pc}
 2731              	.L215:
 2732              		.align	2
 2733              	.L214:
 2734 002c 00000000 		.word	svcRtxMessageQueueGetSpace
 2735              		.cfi_endproc
 2736              	.LFE207:
 2738              		.section	.text.osMessageQueueReset,"ax",%progbits
 2739              		.align	2
 2740              		.global	osMessageQueueReset
 2741              		.thumb
 2742              		.thumb_func
 2744              	osMessageQueueReset:
 2745              	.LFB208:
 921:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 922:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Reset a Message Queue to initial empty state.
 923:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 2746              		.loc 1 923 0
 2747              		.cfi_startproc
 2748              		@ args = 0, pretend = 0, frame = 0
 2749              		@ frame_needed = 0, uses_anonymous_args = 0
 2750              	.LVL316:
 2751 0000 10B5     		push	{r4, lr}
 2752              	.LCFI23:
 2753              		.cfi_def_cfa_offset 8
 2754              		.cfi_offset 4, -8
 2755              		.cfi_offset 14, -4
 2756 0002 0446     		mov	r4, r0
 924:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   osStatus_t status;
 925:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 926:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   EvrRtxMessageQueueReset(mq_id);
 2757              		.loc 1 926 0
 2758 0004 FFF7FEFF 		bl	EvrRtxMessageQueueReset
 2759              	.LVL317:
 2760              	.LBB336:
 2761              	.LBB337:
 2762              	.LBB338:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2763              		.loc 3 209 0
 2764              		.syntax unified
 2765              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2766 0008 EFF30583 		MRS r3, ipsr
 2767              	@ 0 "" 2
 2768              		.thumb
 2769              		.syntax unified
 2770              	.LBE338:
 2771              	.LBE337:
 2772              	.LBE336:
 927:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2773              		.loc 1 927 0
 2774 000c 53B9     		cbnz	r3, .L217
 2775              	.LBB339:
ARM GAS  /tmp/ccPwxWRL.s 			page 93


 2776              	.LBB340:
 2777              	.LBB341:
 2778              	.LBB342:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2779              		.loc 3 386 0
 2780              		.syntax unified
 2781              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2782 000e EFF31083 		MRS r3, primask
 2783              	@ 0 "" 2
 2784              		.thumb
 2785              		.syntax unified
 2786              	.LBE342:
 2787              	.LBE341:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2788              		.loc 2 126 0
 2789 0012 1BB9     		cbnz	r3, .L221
 2790              	.LBB343:
 2791              	.LBB344:
 2792              		.loc 3 465 0
 2793              		.syntax unified
 2794              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2795 0014 EFF31183 		MRS r3, basepri
 2796              	@ 0 "" 2
 2797              		.thumb
 2798              		.syntax unified
 2799              	.LBE344:
 2800              	.LBE343:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2801              		.loc 2 126 0
 2802 0018 13B9     		cbnz	r3, .L222
 2803 001a 02E0     		b	.L218
 2804              	.L221:
 2805 001c 0123     		movs	r3, #1
 2806 001e 00E0     		b	.L218
 2807              	.L222:
 2808 0020 0123     		movs	r3, #1
 2809              	.L218:
 2810              	.LBE340:
 2811              	.LBE339:
 2812              		.loc 1 927 0
 2813 0022 3BB1     		cbz	r3, .L219
 2814              	.L217:
 928:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueError(mq_id, (int32_t)osErrorISR);
 2815              		.loc 1 928 0
 2816 0024 6FF00501 		mvn	r1, #5
 2817 0028 2046     		mov	r0, r4
 2818 002a FFF7FEFF 		bl	EvrRtxMessageQueueError
 2819              	.LVL318:
 929:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = osErrorISR;
 2820              		.loc 1 929 0
 2821 002e 6FF00500 		mvn	r0, #5
 2822 0032 10BD     		pop	{r4, pc}
 2823              	.LVL319:
 2824              	.L219:
 2825              	.LBB345:
 2826              	.LBB346:
 732:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** SVC0_1(MessageQueueDelete,      osStatus_t,         osMessageQueueId_t)
ARM GAS  /tmp/ccPwxWRL.s 			page 94


 2827              		.loc 1 732 0
 2828 0034 2046     		mov	r0, r4
 2829 0036 DFF808C0 		ldr	ip, .L224
 2830              		.syntax unified
 2831              	@ 732 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c" 1
 2832 003a 00DF     		svc 0
 2833              	@ 0 "" 2
 2834              	.LVL320:
 2835              		.thumb
 2836              		.syntax unified
 2837              	.LBE346:
 2838              	.LBE345:
 930:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 931:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = __svcMessageQueueReset(mq_id);
 932:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 933:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return status;
 934:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 2839              		.loc 1 934 0
 2840 003c 10BD     		pop	{r4, pc}
 2841              	.LVL321:
 2842              	.L225:
 2843 003e 00BF     		.align	2
 2844              	.L224:
 2845 0040 00000000 		.word	svcRtxMessageQueueReset
 2846              		.cfi_endproc
 2847              	.LFE208:
 2849              		.section	.text.osMessageQueueDelete,"ax",%progbits
 2850              		.align	2
 2851              		.global	osMessageQueueDelete
 2852              		.thumb
 2853              		.thumb_func
 2855              	osMessageQueueDelete:
 2856              	.LFB209:
 935:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 936:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** /// Delete a Message Queue object.
 937:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** osStatus_t osMessageQueueDelete (osMessageQueueId_t mq_id) {
 2857              		.loc 1 937 0
 2858              		.cfi_startproc
 2859              		@ args = 0, pretend = 0, frame = 0
 2860              		@ frame_needed = 0, uses_anonymous_args = 0
 2861              	.LVL322:
 2862 0000 10B5     		push	{r4, lr}
 2863              	.LCFI24:
 2864              		.cfi_def_cfa_offset 8
 2865              		.cfi_offset 4, -8
 2866              		.cfi_offset 14, -4
 2867 0002 0446     		mov	r4, r0
 938:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   osStatus_t status;
 939:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** 
 940:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   EvrRtxMessageQueueDelete(mq_id);
 2868              		.loc 1 940 0
 2869 0004 FFF7FEFF 		bl	EvrRtxMessageQueueDelete
 2870              	.LVL323:
 2871              	.LBB347:
 2872              	.LBB348:
 2873              	.LBB349:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccPwxWRL.s 			page 95


 2874              		.loc 3 209 0
 2875              		.syntax unified
 2876              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2877 0008 EFF30583 		MRS r3, ipsr
 2878              	@ 0 "" 2
 2879              		.thumb
 2880              		.syntax unified
 2881              	.LBE349:
 2882              	.LBE348:
 2883              	.LBE347:
 941:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2884              		.loc 1 941 0
 2885 000c 53B9     		cbnz	r3, .L227
 2886              	.LBB350:
 2887              	.LBB351:
 2888              	.LBB352:
 2889              	.LBB353:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2890              		.loc 3 386 0
 2891              		.syntax unified
 2892              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2893 000e EFF31083 		MRS r3, primask
 2894              	@ 0 "" 2
 2895              		.thumb
 2896              		.syntax unified
 2897              	.LBE353:
 2898              	.LBE352:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2899              		.loc 2 126 0
 2900 0012 1BB9     		cbnz	r3, .L231
 2901              	.LBB354:
 2902              	.LBB355:
 2903              		.loc 3 465 0
 2904              		.syntax unified
 2905              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2906 0014 EFF31183 		MRS r3, basepri
 2907              	@ 0 "" 2
 2908              		.thumb
 2909              		.syntax unified
 2910              	.LBE355:
 2911              	.LBE354:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2912              		.loc 2 126 0
 2913 0018 13B9     		cbnz	r3, .L232
 2914 001a 02E0     		b	.L228
 2915              	.L231:
 2916 001c 0123     		movs	r3, #1
 2917 001e 00E0     		b	.L228
 2918              	.L232:
 2919 0020 0123     		movs	r3, #1
 2920              	.L228:
 2921              	.LBE351:
 2922              	.LBE350:
 2923              		.loc 1 941 0
 2924 0022 3BB1     		cbz	r3, .L229
 2925              	.L227:
 942:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     EvrRtxMessageQueueError(mq_id, (int32_t)osErrorISR);
ARM GAS  /tmp/ccPwxWRL.s 			page 96


 2926              		.loc 1 942 0
 2927 0024 6FF00501 		mvn	r1, #5
 2928 0028 2046     		mov	r0, r4
 2929 002a FFF7FEFF 		bl	EvrRtxMessageQueueError
 2930              	.LVL324:
 943:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = osErrorISR;
 2931              		.loc 1 943 0
 2932 002e 6FF00500 		mvn	r0, #5
 2933 0032 10BD     		pop	{r4, pc}
 2934              	.LVL325:
 2935              	.L229:
 2936              	.LBB356:
 2937              	.LBB357:
 733:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** //lint --flb "Library End"
 2938              		.loc 1 733 0
 2939 0034 2046     		mov	r0, r4
 2940 0036 DFF808C0 		ldr	ip, .L234
 2941              		.syntax unified
 2942              	@ 733 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c" 1
 2943 003a 00DF     		svc 0
 2944              	@ 0 "" 2
 2945              	.LVL326:
 2946              		.thumb
 2947              		.syntax unified
 2948              	.LBE357:
 2949              	.LBE356:
 944:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   } else {
 945:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****     status = __svcMessageQueueDelete(mq_id);
 946:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   }
 947:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c ****   return status;
 948:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c **** }
 2950              		.loc 1 948 0
 2951 003c 10BD     		pop	{r4, pc}
 2952              	.LVL327:
 2953              	.L235:
 2954 003e 00BF     		.align	2
 2955              	.L234:
 2956 0040 00000000 		.word	svcRtxMessageQueueDelete
 2957              		.cfi_endproc
 2958              	.LFE209:
 2960              		.text
 2961              	.Letext0:
 2962              		.file 4 "/usr/include/newlib/machine/_default_types.h"
 2963              		.file 5 "/usr/include/newlib/sys/_stdint.h"
 2964              		.file 6 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/Include/cmsis_os2.h"
 2965              		.file 7 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Include/rtx_os.h"
 2966              		.file 8 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h"
 2967              		.file 9 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h"
 2968              		.file 10 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Include/rtx_evr.h"
ARM GAS  /tmp/ccPwxWRL.s 			page 97


DEFINED SYMBOLS
                            *ABS*:0000000000000000 rtx_msgqueue.c
     /tmp/ccPwxWRL.s:22     .text.MessageQueuePut:0000000000000000 $t
     /tmp/ccPwxWRL.s:26     .text.MessageQueuePut:0000000000000000 MessageQueuePut
     /tmp/ccPwxWRL.s:133    .text.MessageQueueGet:0000000000000000 $t
     /tmp/ccPwxWRL.s:137    .text.MessageQueueGet:0000000000000000 MessageQueueGet
     /tmp/ccPwxWRL.s:233    .text.MessageQueueRemove:0000000000000000 $t
     /tmp/ccPwxWRL.s:237    .text.MessageQueueRemove:0000000000000000 MessageQueueRemove
     /tmp/ccPwxWRL.s:273    .text.svcRtxMessageQueueNew:0000000000000000 $t
     /tmp/ccPwxWRL.s:277    .text.svcRtxMessageQueueNew:0000000000000000 svcRtxMessageQueueNew
     /tmp/ccPwxWRL.s:585    .text.svcRtxMessageQueueNew:000000000000018c $d
     /tmp/ccPwxWRL.s:595    .text.osRtxMessageQueuePostProcess:0000000000000000 osRtxMessageQueuePostProcess
     /tmp/ccPwxWRL.s:591    .text.osRtxMessageQueuePostProcess:0000000000000000 $t
     /tmp/ccPwxWRL.s:785    .text.svcRtxMessageQueueGetName:0000000000000000 $t
     /tmp/ccPwxWRL.s:789    .text.svcRtxMessageQueueGetName:0000000000000000 svcRtxMessageQueueGetName
     /tmp/ccPwxWRL.s:832    .text.svcRtxMessageQueuePut:0000000000000000 $t
     /tmp/ccPwxWRL.s:836    .text.svcRtxMessageQueuePut:0000000000000000 svcRtxMessageQueuePut
     /tmp/ccPwxWRL.s:1037   .text.svcRtxMessageQueuePut:00000000000000f8 $d
     /tmp/ccPwxWRL.s:1042   .text.svcRtxMessageQueueGet:0000000000000000 $t
     /tmp/ccPwxWRL.s:1046   .text.svcRtxMessageQueueGet:0000000000000000 svcRtxMessageQueueGet
     /tmp/ccPwxWRL.s:1278   .text.svcRtxMessageQueueGet:000000000000012c $d
     /tmp/ccPwxWRL.s:1283   .text.svcRtxMessageQueueGetCapacity:0000000000000000 $t
     /tmp/ccPwxWRL.s:1287   .text.svcRtxMessageQueueGetCapacity:0000000000000000 svcRtxMessageQueueGetCapacity
     /tmp/ccPwxWRL.s:1330   .text.svcRtxMessageQueueGetMsgSize:0000000000000000 $t
     /tmp/ccPwxWRL.s:1334   .text.svcRtxMessageQueueGetMsgSize:0000000000000000 svcRtxMessageQueueGetMsgSize
     /tmp/ccPwxWRL.s:1377   .text.svcRtxMessageQueueGetCount:0000000000000000 $t
     /tmp/ccPwxWRL.s:1381   .text.svcRtxMessageQueueGetCount:0000000000000000 svcRtxMessageQueueGetCount
     /tmp/ccPwxWRL.s:1424   .text.svcRtxMessageQueueGetSpace:0000000000000000 $t
     /tmp/ccPwxWRL.s:1428   .text.svcRtxMessageQueueGetSpace:0000000000000000 svcRtxMessageQueueGetSpace
     /tmp/ccPwxWRL.s:1475   .text.svcRtxMessageQueueReset:0000000000000000 $t
     /tmp/ccPwxWRL.s:1479   .text.svcRtxMessageQueueReset:0000000000000000 svcRtxMessageQueueReset
     /tmp/ccPwxWRL.s:1632   .text.svcRtxMessageQueueDelete:0000000000000000 $t
     /tmp/ccPwxWRL.s:1636   .text.svcRtxMessageQueueDelete:0000000000000000 svcRtxMessageQueueDelete
     /tmp/ccPwxWRL.s:1737   .text.svcRtxMessageQueueDelete:0000000000000080 $d
     /tmp/ccPwxWRL.s:1742   .text.osMessageQueueNew:0000000000000000 $t
     /tmp/ccPwxWRL.s:1747   .text.osMessageQueueNew:0000000000000000 osMessageQueueNew
     /tmp/ccPwxWRL.s:1854   .text.osMessageQueueNew:0000000000000044 $d
     /tmp/ccPwxWRL.s:1859   .text.osMessageQueueGetName:0000000000000000 $t
     /tmp/ccPwxWRL.s:1864   .text.osMessageQueueGetName:0000000000000000 osMessageQueueGetName
     /tmp/ccPwxWRL.s:1958   .text.osMessageQueueGetName:0000000000000030 $d
     /tmp/ccPwxWRL.s:1963   .text.osMessageQueuePut:0000000000000000 $t
     /tmp/ccPwxWRL.s:1968   .text.osMessageQueuePut:0000000000000000 osMessageQueuePut
     /tmp/ccPwxWRL.s:2146   .text.osMessageQueuePut:00000000000000a8 $d
     /tmp/ccPwxWRL.s:2151   .text.osMessageQueueGet:0000000000000000 $t
     /tmp/ccPwxWRL.s:2156   .text.osMessageQueueGet:0000000000000000 osMessageQueueGet
     /tmp/ccPwxWRL.s:2330   .text.osMessageQueueGet:0000000000000094 $d
     /tmp/ccPwxWRL.s:2335   .text.osMessageQueueGetCapacity:0000000000000000 $t
     /tmp/ccPwxWRL.s:2340   .text.osMessageQueueGetCapacity:0000000000000000 osMessageQueueGetCapacity
     /tmp/ccPwxWRL.s:2431   .text.osMessageQueueGetCapacity:000000000000002c $d
     /tmp/ccPwxWRL.s:2436   .text.osMessageQueueGetMsgSize:0000000000000000 $t
     /tmp/ccPwxWRL.s:2441   .text.osMessageQueueGetMsgSize:0000000000000000 osMessageQueueGetMsgSize
     /tmp/ccPwxWRL.s:2532   .text.osMessageQueueGetMsgSize:000000000000002c $d
     /tmp/ccPwxWRL.s:2537   .text.osMessageQueueGetCount:0000000000000000 $t
     /tmp/ccPwxWRL.s:2542   .text.osMessageQueueGetCount:0000000000000000 osMessageQueueGetCount
     /tmp/ccPwxWRL.s:2633   .text.osMessageQueueGetCount:000000000000002c $d
     /tmp/ccPwxWRL.s:2638   .text.osMessageQueueGetSpace:0000000000000000 $t
     /tmp/ccPwxWRL.s:2643   .text.osMessageQueueGetSpace:0000000000000000 osMessageQueueGetSpace
ARM GAS  /tmp/ccPwxWRL.s 			page 98


     /tmp/ccPwxWRL.s:2734   .text.osMessageQueueGetSpace:000000000000002c $d
     /tmp/ccPwxWRL.s:2739   .text.osMessageQueueReset:0000000000000000 $t
     /tmp/ccPwxWRL.s:2744   .text.osMessageQueueReset:0000000000000000 osMessageQueueReset
     /tmp/ccPwxWRL.s:2845   .text.osMessageQueueReset:0000000000000040 $d
     /tmp/ccPwxWRL.s:2850   .text.osMessageQueueDelete:0000000000000000 $t
     /tmp/ccPwxWRL.s:2855   .text.osMessageQueueDelete:0000000000000000 osMessageQueueDelete
     /tmp/ccPwxWRL.s:2956   .text.osMessageQueueDelete:0000000000000040 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
EvrRtxMessageQueueError
osRtxMemoryPoolAlloc
osRtxMemoryAlloc
osRtxMemoryPoolFree
osRtxMemoryFree
memset
osRtxMemoryPoolInit
EvrRtxMessageQueueCreated
osRtxInfo
osRtxThreadListGet
osRtxThreadWaitExit
osRtxThreadRegPtr
memcpy
EvrRtxMessageQueueInserted
EvrRtxMessageQueueRetrieved
EvrRtxMessageQueueGetName
EvrRtxMessageQueuePutPending
osRtxThreadWaitEnter
osRtxThreadListPut
EvrRtxMessageQueuePutTimeout
EvrRtxMessageQueueNotInserted
EvrRtxMessageQueueGetPending
EvrRtxMessageQueueGetTimeout
EvrRtxMessageQueueNotRetrieved
EvrRtxMessageQueueGetCapacity
EvrRtxMessageQueueGetMsgSize
EvrRtxMessageQueueGetCount
EvrRtxMessageQueueGetSpace
osRtxThreadDispatch
EvrRtxMessageQueueResetDone
EvrRtxMessageQueueDestroyed
EvrRtxMessageQueueNew
EvrRtxMessageQueuePut
osRtxPostProcess
EvrRtxMessageQueueInsertPending
EvrRtxMessageQueueGet
EvrRtxMessageQueueReset
EvrRtxMessageQueueDelete
