{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711170297225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711170297226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 01:04:57 2024 " "Processing started: Sat Mar 23 01:04:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711170297226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711170297226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase2_project -c Phase2_project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase2_project -c Phase2_project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711170297226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711170297781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711170297781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/general_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/general_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 general_tb " "Found entity 1: general_tb" {  } { { "TESTBENCHES/general_tb.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/TESTBENCHES/general_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/incpc.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/incpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 IncPC " "Found entity 1: IncPC" {  } { { "ALU/IncPC.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/IncPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/register_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file reg/register_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_gen " "Found entity 1: register_gen" {  } { { "REG/register_gen.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/REG/register_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/memory_custom.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/memory_custom.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_custom " "Found entity 1: memory_custom" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/memory_custom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_src/minisrc.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_src/minisrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniSRC " "Found entity 1: miniSRC" {  } { { "MINI_SRC/miniSRC.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "MINI_SRC/Datapath.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdi/mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mdi/mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "MDI/mux_2_to_1.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MDI/mux_2_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont/select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file cont/select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "CONT/select_encode.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/select_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont/decoder_4_to_16.v 1 1 " "Found 1 design units, including 1 entities, in source file cont/decoder_4_to_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4_to_16 " "Found entity 1: decoder_4_to_16" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff/flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff/flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "CON_FF/flip_flop.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF/flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff/branch_conditioning.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff/branch_conditioning.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "CON_FF/branch_conditioning.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CON_FF/branch_conditioning.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus/mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file bus/mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_to_1 " "Found entity 1: mux_32_to_1" {  } { { "BUS/mux_32_to_1.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/BUS/mux_32_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus/encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file bus/encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "BUS/encoder_32_to_5.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/BUS/encoder_32_to_5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op " "Found entity 1: sub_op" {  } { { "ALU/sub_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/sub_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shra_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shra_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_op " "Found entity 1: shra_op" {  } { { "ALU/shra_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/shra_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shr_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shr_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_op " "Found entity 1: shr_op" {  } { { "ALU/shr_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/shr_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shl_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shl_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_op " "Found entity 1: shl_op" {  } { { "ALU/shl_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/shl_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/ror_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/ror_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_op " "Found entity 1: ror_op" {  } { { "ALU/ror_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/ror_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/rol_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/rol_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_op " "Found entity 1: rol_op" {  } { { "ALU/rol_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/rol_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/or_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_op " "Found entity 1: or_op" {  } { { "ALU/or_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/or_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/not_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/not_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_op " "Found entity 1: not_op" {  } { { "ALU/not_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/not_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/neg_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/neg_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_op " "Found entity 1: neg_op" {  } { { "ALU/neg_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/neg_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mul_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/mul_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_op " "Found entity 1: mul_op" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/mul_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "div_op.v(13) " "Verilog HDL warning at div_op.v(13): extended using \"x\" or \"z\"" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1711170302431 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "div_op.v(14) " "Verilog HDL warning at div_op.v(14): extended using \"x\" or \"z\"" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1711170302432 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_op.v(12) " "Verilog HDL information at div_op.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711170302432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/div_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/div_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_op " "Found entity 1: div_op" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/div_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/b_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/b_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 b_cell " "Found entity 1: b_cell" {  } { { "ALU/b_cell.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/b_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/and_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_op " "Found entity 1: and_op" {  } { { "ALU/and_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/and_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/add_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/add_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_op " "Found entity 1: add_op" {  } { { "ALU/add_op.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/ALU/add_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711170302456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711170302456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busMuxOut miniSRC.v(49) " "Verilog HDL Implicit Net warning at miniSRC.v(49): created implicit net for \"busMuxOut\"" {  } { { "MINI_SRC/miniSRC.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711170302457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busMuxInPC miniSRC.v(54) " "Verilog HDL Implicit Net warning at miniSRC.v(54): created implicit net for \"busMuxInPC\"" {  } { { "MINI_SRC/miniSRC.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711170302457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inPortEN miniSRC.v(56) " "Verilog HDL Implicit Net warning at miniSRC.v(56): created implicit net for \"inPortEN\"" {  } { { "MINI_SRC/miniSRC.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711170302457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outPortEN miniSRC.v(56) " "Verilog HDL Implicit Net warning at miniSRC.v(56): created implicit net for \"outPortEN\"" {  } { { "MINI_SRC/miniSRC.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711170302457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "intermediateR0 Datapath.v(44) " "Verilog HDL Implicit Net warning at Datapath.v(44): created implicit net for \"intermediateR0\"" {  } { { "MINI_SRC/Datapath.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/Datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711170302457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inPortOut Datapath.v(76) " "Verilog HDL Implicit Net warning at Datapath.v(76): created implicit net for \"inPortOut\"" {  } { { "MINI_SRC/Datapath.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/Datapath.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711170302457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "incPC Datapath.v(90) " "Verilog HDL Implicit Net warning at Datapath.v(90): created implicit net for \"incPC\"" {  } { { "MINI_SRC/Datapath.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/Datapath.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711170302457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "miniSRC " "Elaborating entity \"miniSRC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711170302485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_gen register_gen:PC " "Elaborating entity \"register_gen\" for hierarchy \"register_gen:PC\"" {  } { { "MINI_SRC/miniSRC.v" "PC" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711170302498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode select_encode:ir_encode_select " "Elaborating entity \"select_encode\" for hierarchy \"select_encode:ir_encode_select\"" {  } { { "MINI_SRC/miniSRC.v" "ir_encode_select" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711170302500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_to_16 select_encode:ir_encode_select\|decoder_4_to_16:decoder_4_to_16_i " "Elaborating entity \"decoder_4_to_16\" for hierarchy \"select_encode:ir_encode_select\|decoder_4_to_16:decoder_4_to_16_i\"" {  } { { "CONT/select_encode.v" "decoder_4_to_16_i" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/select_encode.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711170302502 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "decoder_4_to_16.v(9) " "Verilog HDL warning at decoder_4_to_16.v(9): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 9 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder_4_to_16.v(9) " "Verilog HDL Case Statement warning at decoder_4_to_16.v(9): incomplete case statement has no default case item" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decoded_value decoder_4_to_16.v(8) " "Verilog HDL Always Construct warning at decoder_4_to_16.v(8): inferring latch(es) for variable \"decoded_value\", which holds its previous value in one or more paths through the always construct" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[0\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[0\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[1\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[1\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[2\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[2\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[3\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[3\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[4\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[4\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[5\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[5\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[6\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[6\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[7\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[7\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[8\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[8\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[9\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[9\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[10\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[10\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[11\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[11\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[12\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[12\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[13\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[13\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[14\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[14\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_value\[15\] decoder_4_to_16.v(8) " "Inferred latch for \"decoded_value\[15\]\" at decoder_4_to_16.v(8)" {  } { { "CONT/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/CONT/decoder_4_to_16.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711170302503 "|miniSRC|select_encode:ir_encode_select|decoder_4_to_16:decoder_4_to_16_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_custom memory_custom:RAM " "Elaborating entity \"memory_custom\" for hierarchy \"memory_custom:RAM\"" {  } { { "MINI_SRC/miniSRC.v" "RAM" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711170302510 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" ": initial_data.hex(1) " "Verilog HDL syntax error at initial_data.hex(1) near text: :. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RAM/initial_data.hex" "" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/RAM/initial_data.hex" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1711170302514 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "memory_custom:RAM " "Can't elaborate user hierarchy \"memory_custom:RAM\"" {  } { { "MINI_SRC/miniSRC.v" "RAM" { Text "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/MINI_SRC/miniSRC.v" 40 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1711170302515 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/19tja3/Documents/374/Phase2/QuartusProject/output_files/Phase2_project.map.smsg " "Generated suppressed messages file C:/Users/19tja3/Documents/374/Phase2/QuartusProject/output_files/Phase2_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1711170302544 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711170302548 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 23 01:05:02 2024 " "Processing ended: Sat Mar 23 01:05:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711170302548 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711170302548 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711170302548 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711170302548 ""}
