# 16. State

Register is used to hold up the transfer of data to adder.&#x20;

* <mark style="color:yellow;">CLK</mark>: Register samples input and transfered to the output at every rising edge;
* <mark style="color:yellow;">RESET</mark>: Register set output to zero at rising edge of CLK while reset is set.

<figure><img src=".gitbook/assets/image (291).png" alt="" width="563"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (292).png" alt="" width="563"><figcaption></figcaption></figure>

## Flip-flop&#x20;

* The output flips and flops between 0 and 1
* D is “data”, Q is “output”
* Also called “<mark style="color:yellow;">D-type Flip-Flop</mark>” (There used to be other types of flip-flops)
* <mark style="color:yellow;">**On the**</mark>**&#x20;**<mark style="color:red;">**rising edge**</mark>**&#x20;**<mark style="color:yellow;">**of the clock**</mark><mark style="color:yellow;">, the input d is sampled and transferred to the output. At all other times, the input d is ignored.</mark>

<figure><img src=".gitbook/assets/image (293).png" alt=""><figcaption></figcaption></figure>

## SR Flip-Flop

More detailed explaination: [https://www.electronics-tutorials.ws/sequential/seq\_1.html](https://www.electronics-tutorials.ws/sequential/seq_1.html)

<figure><img src=".gitbook/assets/image (188).png" alt="" width="563"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (191).png" alt="" width="375"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (192).png" alt="" width="375"><figcaption></figcaption></figure>

It can be seen that when both inputs S = “1” and R = “1” the outputs Q and invert\_Q can be at either logic level “1” or “0”, <mark style="color:yellow;">depending upon the state of the inputs S or R</mark> <mark style="color:red;">**BEFORE**</mark> <mark style="color:yellow;">this input condition existed</mark>. Therefore the condition of S = R = “1” does not change the state of the outputs Q and the inverse of Q.

However, <mark style="color:yellow;">the input state of S = “0” and R = “0” is an undesirable or invalid condition and</mark> <mark style="color:red;">**must be avoided**</mark><mark style="color:yellow;">. The condition of S = R = “0” causes</mark> <mark style="color:red;">both outputs Q and the inverse of Q to be HIGH together</mark> <mark style="color:yellow;">when we would normally want Q to be the inverse of Q</mark>.

## Gated SR Flip-flop

<figure><img src=".gitbook/assets/image (195).png" alt="" width="563"><figcaption></figcaption></figure>

When the Enable input “EN” is at logic level “0”, the outputs of the two AND gates are also at logic level “0”, (AND Gate principles) regardless of the condition of the two inputs S and R, <mark style="color:red;">latching</mark> the two outputs Q and <mark style="color:yellow;">the inverse of</mark> Q into their last known state.

When the enable input “EN” changes to logic level <mark style="color:yellow;">“1”, the circuit responds as a normal SR bistable flip-flop with the two AND gates becoming transparent to the Set and Reset signals.</mark>

This additional enable input can also be connected to **a clock timing signal (CLK) adding clock synchronisation** to the flip-flop creating what is sometimes called a “<mark style="color:yellow;">**Clocked SR Flip-flop**</mark>“.

So a **Gated Bistable SR Flip-flop** operates as a standard bistable latch but the outputs are only activated when a logic “1” is applied to its EN input and deactivated by a logic “0”.

## D-type Flip-Flop Circuit

[https://www.electronics-tutorials.ws/sequential/seq\_4.html](https://www.electronics-tutorials.ws/sequential/seq_4.html)

<figure><img src=".gitbook/assets/image (193).png" alt="" width="563"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (194).png" alt="" width="375"><figcaption></figcaption></figure>



* SR Flip-flop
  * 对于SR Flip-flop，Data连接到S，Data接Inverter后连接到R，可以避免出现输入全为1或者全为0的情况。
  * 但是用SR Flip-flop无法实现锁存，每次Data数据改变都会导致输出Q的变动；
* Gated SR Flip-flop
  * <mark style="color:yellow;">The effect is that D input condition is only copied to the output Q when the clock input is active. This then forms the basis of another sequential device called a</mark> <mark style="color:yellow;"></mark><mark style="color:yellow;">**D Flip Flop**</mark>.
* D Flip-flop
  * Clock is HIGH: store and output logic level applied to data terminal
  * Clock is LOW: Ouput will be "latched"

### Timing

* Rising Edge-triggered or Falling Edge-triggered
* setup time: the time which d must be stable before the rising edge
* hold time: the time which d must be stable after the rising edge
* clock to q delay: the output q to be as d.

<figure><img src=".gitbook/assets/image (97).png" alt="" width="563"><figcaption><p>Clock to q delay</p></figcaption></figure>

<figure><img src=".gitbook/assets/image (98).png" alt=""><figcaption><p>Timing</p></figcaption></figure>

## Accumulator

<figure><img src=".gitbook/assets/image.png" alt="" width="375"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (140).png" alt=""><figcaption></figcaption></figure>

* S\_i-1
  * Reset置位，CLK上升沿采集到，经过clk-to-q时间后，反映到S\_i-1上输出0；
  * 之后每次CLK上升沿，S\_i-1都会被更新为新的值；
  * 上面的第一个block图是错的，输出应该是放到S\_i-1。因为S\_i-1是稳定的，而且真实反映了类机器的结果。<mark style="color:red;">**(???)**</mark>
* X\_i
  * 输入信号，需要调整以保证adder输出满足register对于setup time和holdtime的要求
  * In practice, X might not arrive to the adder at the same time as S\_(i-1)&#x20;
* S\_i
  * 累加结果，需要考虑到adder需要一定的执行时间，所以输出在S\_i-1和x\_i求和后，需要向后延迟一个固定的时间；
  * 灰色区域表示x0 + x0，这个是时序差异导致的不稳定状态。S\_i作为register的输入，要能保证setup time和holdtime的要求。
    * S\_i temporarily is wrong, but register always captures correct value.&#x20;
    * In good circuits, instability never happens around rising edge of clk.

<figure><img src=".gitbook/assets/image (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt="" width="375"><figcaption></figcaption></figure>

* **Critical Path(CP)**: The longest delay between two state element
  * CP = <mark style="color:blue;">clk-to-q(Reg1)</mark> + <mark style="color:yellow;">longest CL delay</mark> + <mark style="color:red;">setup time(Reg2)</mark>
* <mark style="color:red;">**Setup time and combinatorial delay constraint:**</mark> \
  <mark style="color:green;">**Clock period**</mark> <mark style="color:green;"></mark><mark style="color:green;">>= clk-to-q delay + longest combinatorial delay + setup time</mark>
  * <mark style="color:yellow;">After the rising edge, we have to wait clk-to-q delay for the Q output to change</mark>
  * <mark style="color:yellow;">Then, we have to wait the longest combinatorial delay for the result to appear at the D input</mark>
  * <mark style="color:yellow;">Then, we have to hold that D input stable for the setup time</mark>
* <mark style="color:red;">**Hold time constraint:**</mark>\
  <mark style="color:green;">**Hold time**</mark> <mark style="color:green;"></mark><mark style="color:green;"><= clk-to-q delay + shortest combinatorial delay</mark>
  * After the rising edge, we have to wait clk-to-q delay for the Q output to change
  * Then, after the shortest combinatorial delay, one of the D inputs will change
  * We need the hold time to be over by the time the D input changes.
  * <mark style="color:green;">**“clk\_to\_q + shortest CL delay” 表示Reg1收到上升沿后，Reg2的D端最快接收到可能的电平变化的时间**</mark>。如果hold time太大了，上升沿后D端超过了holdtime，就会导致Reg2的输出不稳定。

{% hint style="info" %}
Normally, hold time is always small enough.

<mark style="color:yellow;">Hold-time is defined as</mark> <mark style="color:yellow;"></mark><mark style="color:yellow;">**the time needed after the rising edge**</mark><mark style="color:yellow;">, thus the</mark> <mark style="color:red;">D inputs should remain remain stable for at least hold-time period</mark><mark style="color:yellow;">. That's why (the clk-to-q delay + shortest combinatorial delay) is used to constrain hold-time.</mark>
{% endhint %}

## Maximum Clock Frequency

<figure><img src=".gitbook/assets/image (101).png" alt="" width="375"><figcaption></figcaption></figure>

<mark style="color:yellow;">Max Delay</mark> = <mark style="color:blue;">CLK-to-Q Delay</mark> + <mark style="color:yellow;">longest CL Delay</mark> + <mark style="color:red;">Setup Time</mark>

## Pipeline to improve performance

* Extra Registers are often added to help <mark style="color:red;">speed up the clock rate</mark>.
* TradeOff: Through put is larger, but <mark style="color:red;">the latency for one job is longer</mark>.

<mark style="color:yellow;">Max Delay</mark> = <mark style="color:blue;">CLK-to-Q Delay</mark> + <mark style="color:yellow;">CL Delay (Adder)</mark> + <mark style="color:yellow;">CL Delay (Shifter)</mark> + <mark style="color:red;">Setup Time</mark>

<figure><img src=".gitbook/assets/image (294).png" alt="" width="341"><figcaption></figcaption></figure>

<mark style="color:yellow;">Max Delay 1</mark> = <mark style="color:blue;">CLK-to-Q Delay</mark> + <mark style="color:yellow;">CL Delay (Adder)</mark> + <mark style="color:red;">Setup Time</mark>

<mark style="color:yellow;">Max Delay 2</mark> = <mark style="color:blue;">CLK-to-Q Delay</mark> + <mark style="color:yellow;">CL Delay (Shifter)</mark> + <mark style="color:red;">Setup Time</mark>

<figure><img src=".gitbook/assets/image (295).png" alt="" width="375"><figcaption></figcaption></figure>

## Finite State Machines

* Tipical Application is <mark style="color:yellow;">**Recognize pattern。**</mark>
  * <mark style="color:yellow;">圆形中的标号为：PS</mark>
  * <mark style="color:yellow;">状态转换的标号为：INPUT/OUTPUT</mark>
* 状态个数（位数）is determined by pattern
  * 检测序列 “111”
  * 检测序列 “10010”

Controlled by the clock: on each clock cycle the machine checks the inputs and moves to a new state and produces a new output.

<mark style="color:yellow;">**Example 1**</mark>: <mark style="color:yellow;">detect the occurrence of 3 consecutive 1’s in the input.</mark>

<figure><img src=".gitbook/assets/image (296).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (137).png" alt="" width="375"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (297).png" alt="" width="375"><figcaption></figcaption></figure>

<mark style="color:yellow;">**Example 1:**</mark> <mark style="color:yellow;"></mark><mark style="color:yellow;">Design</mark> an FSM that will output a 1 if it recognizes the regex pattern {<mark style="color:red;">10+1</mark>}. (That is, if the input forms a pattern of a 1, <mark style="color:red;">followed by one or more 0s</mark>, followed by a 1.)

<figure><img src=".gitbook/assets/image (299).png" alt="" width="375"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (106).png" alt=""><figcaption></figcaption></figure>

## General Model for Synchronous Systems

<figure><img src=".gitbook/assets/image (298).png" alt=""><figcaption></figcaption></figure>

* Collection of CL blocks <mark style="color:yellow;">separated by registers</mark>.&#x20;
* Registers may be back-to-back and CL blocks may be back-to-back.&#x20;
* Feedback is optional.&#x20;
* <mark style="color:yellow;">Clock signal(s) connects</mark> <mark style="color:red;">only to</mark> <mark style="color:yellow;">clock input of registers.</mark>
