# CSE224 - Digital Design Projects

This repository contains weekly design projects developed using **OpenLane** for the **CSE224 - Introduction to Digital Systems** course at **Yeditepe University**.

## ğŸ‘¥ Contributors
- Talha Berkay Eren  
- Ece Ã–ykÃ¼ ErsavaÅŸ  
- Arda MÃ¼ftÃ¼oÄŸlu  

## ğŸ—‚ï¸ Folder Structure
- `project_1` to `project_6`: Weekly OpenLane design tasks  
- `src/`: Verilog source files  
- `runs/`: OpenLane output files

Each `project_X` folder corresponds to a different assignment given throughout the semester.
