{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711696320132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711696320132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 12:41:59 2024 " "Processing started: Fri Mar 29 12:41:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711696320132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711696320132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JSoc -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off JSoc -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711696320132 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1711696321212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC " "Found entity 1: SOC" {  } { { "SoC/synthesis/SOC.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_irq_mapper " "Found entity 1: SOC_irq_mapper" {  } { { "SoC/synthesis/submodules/SOC_irq_mapper.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_1 " "Found entity 1: SOC_mm_interconnect_1" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321542 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: SOC_mm_interconnect_1_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: SOC_mm_interconnect_1_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: SOC_mm_interconnect_1_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: SOC_mm_interconnect_1_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321573 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696321604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696321604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_1_id_router_default_decode " "Found entity 1: SOC_mm_interconnect_1_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321604 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_1_id_router " "Found entity 2: SOC_mm_interconnect_1_id_router" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696321604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696321604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_1_addr_router_default_decode " "Found entity 1: SOC_mm_interconnect_1_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321604 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_1_addr_router " "Found entity 2: SOC_mm_interconnect_1_addr_router" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0 " "Found entity 1: SOC_mm_interconnect_0" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: SOC_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: SOC_mm_interconnect_0_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: SOC_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: SOC_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: SOC_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: SOC_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: SOC_mm_interconnect_0_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: SOC_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: SOC_mm_interconnect_0_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696321745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696321745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: SOC_mm_interconnect_0_id_router_003_default_decode" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321745 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_0_id_router_003 " "Found entity 2: SOC_mm_interconnect_0_id_router_003" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696321761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696321761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: SOC_mm_interconnect_0_id_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321761 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_0_id_router_002 " "Found entity 2: SOC_mm_interconnect_0_id_router_002" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696321761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696321761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_id_router_default_decode " "Found entity 1: SOC_mm_interconnect_0_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321761 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_0_id_router " "Found entity 2: SOC_mm_interconnect_0_id_router" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696321761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696321761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: SOC_mm_interconnect_0_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321776 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_0_addr_router_001 " "Found entity 2: SOC_mm_interconnect_0_addr_router_001" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696321776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696321776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: SOC_mm_interconnect_0_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321776 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_0_addr_router " "Found entity 2: SOC_mm_interconnect_0_addr_router" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_sdram_controller_input_efifo_module " "Found entity 1: SOC_sdram_controller_input_efifo_module" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321808 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_sdram_controller " "Found entity 2: SOC_sdram_controller" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_altpll_dffpipe_l2c " "Found entity 1: SOC_altpll_dffpipe_l2c" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321823 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_altpll_stdsync_sv6 " "Found entity 2: SOC_altpll_stdsync_sv6" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321823 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOC_altpll_altpll_bch2 " "Found entity 3: SOC_altpll_altpll_bch2" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321823 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOC_altpll " "Found entity 4: SOC_altpll" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_led_out.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_led_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_led_out " "Found entity 1: SOC_led_out" {  } { { "SoC/synthesis/submodules/SOC_led_out.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_led_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_sysid " "Found entity 1: SOC_sysid" {  } { { "SoC/synthesis/submodules/SOC_sysid.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_timer " "Found entity 1: SOC_timer" {  } { { "SoC/synthesis/submodules/SOC_timer.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_jtag_uart_sim_scfifo_w " "Found entity 1: SOC_jtag_uart_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321854 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_jtag_uart_scfifo_w " "Found entity 2: SOC_jtag_uart_scfifo_w" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321854 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOC_jtag_uart_sim_scfifo_r " "Found entity 3: SOC_jtag_uart_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321854 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOC_jtag_uart_scfifo_r " "Found entity 4: SOC_jtag_uart_scfifo_r" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321854 ""} { "Info" "ISGN_ENTITY_NAME" "5 SOC_jtag_uart " "Found entity 5: SOC_jtag_uart" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cpu_register_bank_a_module " "Found entity 1: SOC_cpu_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_cpu_register_bank_b_module " "Found entity 2: SOC_cpu_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOC_cpu_nios2_oci_debug " "Found entity 3: SOC_cpu_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOC_cpu_ociram_sp_ram_module " "Found entity 4: SOC_cpu_ociram_sp_ram_module" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "5 SOC_cpu_nios2_ocimem " "Found entity 5: SOC_cpu_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "6 SOC_cpu_nios2_avalon_reg " "Found entity 6: SOC_cpu_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "7 SOC_cpu_nios2_oci_break " "Found entity 7: SOC_cpu_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "8 SOC_cpu_nios2_oci_xbrk " "Found entity 8: SOC_cpu_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "9 SOC_cpu_nios2_oci_dbrk " "Found entity 9: SOC_cpu_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "10 SOC_cpu_nios2_oci_itrace " "Found entity 10: SOC_cpu_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "11 SOC_cpu_nios2_oci_td_mode " "Found entity 11: SOC_cpu_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "12 SOC_cpu_nios2_oci_dtrace " "Found entity 12: SOC_cpu_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "13 SOC_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: SOC_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "14 SOC_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: SOC_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "15 SOC_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: SOC_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "16 SOC_cpu_nios2_oci_fifo " "Found entity 16: SOC_cpu_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "17 SOC_cpu_nios2_oci_pib " "Found entity 17: SOC_cpu_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "18 SOC_cpu_nios2_oci_im " "Found entity 18: SOC_cpu_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "19 SOC_cpu_nios2_performance_monitors " "Found entity 19: SOC_cpu_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "20 SOC_cpu_nios2_oci " "Found entity 20: SOC_cpu_nios2_oci" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""} { "Info" "ISGN_ENTITY_NAME" "21 SOC_cpu " "Found entity 21: SOC_cpu" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cpu_jtag_debug_module_sysclk " "Found entity 1: SOC_cpu_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_sysclk.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cpu_jtag_debug_module_tck " "Found entity 1: SOC_cpu_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_tck.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cpu_jtag_debug_module_wrapper " "Found entity 1: SOC_cpu_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cpu_oci_test_bench " "Found entity 1: SOC_cpu_oci_test_bench" {  } { { "SoC/synthesis/submodules/SOC_cpu_oci_test_bench.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cpu_test_bench " "Found entity 1: SOC_cpu_test_bench" {  } { { "SoC/synthesis/submodules/SOC_cpu_test_bench.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696321933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696321933 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_cpu.v(1605) " "Verilog HDL or VHDL warning at SOC_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696321964 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_cpu.v(1607) " "Verilog HDL or VHDL warning at SOC_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696321964 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_cpu.v(1763) " "Verilog HDL or VHDL warning at SOC_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696321964 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_cpu.v(2587) " "Verilog HDL or VHDL warning at SOC_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696321979 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_sdram_controller.v(316) " "Verilog HDL or VHDL warning at SOC_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696321995 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_sdram_controller.v(326) " "Verilog HDL or VHDL warning at SOC_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696321995 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_sdram_controller.v(336) " "Verilog HDL or VHDL warning at SOC_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696321995 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_sdram_controller.v(680) " "Verilog HDL or VHDL warning at SOC_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696321995 ""}
{ "Warning" "WSGN_SEARCH_FILE" "toplevel.bdf 1 1 " "Using design file toplevel.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696322293 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1711696322293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711696322308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC SOC:inst " "Elaborating entity \"SOC\" for hierarchy \"SOC:inst\"" {  } { { "toplevel.bdf" "inst" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 192 432 944 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu SOC:inst\|SOC_cpu:cpu " "Elaborating entity \"SOC_cpu\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\"" {  } { { "SoC/synthesis/SOC.v" "cpu" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_test_bench SOC:inst\|SOC_cpu:cpu\|SOC_cpu_test_bench:the_SOC_cpu_test_bench " "Elaborating entity \"SOC_cpu_test_bench\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_test_bench:the_SOC_cpu_test_bench\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_test_bench" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_register_bank_a_module SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a " "Elaborating entity \"SOC_cpu_register_bank_a_module\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "SOC_cpu_register_bank_a" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOC_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"SOC_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322480 ""}  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696322480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6of1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6of1 " "Found entity 1: altsyncram_6of1" {  } { { "db/altsyncram_6of1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/altsyncram_6of1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696322654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696322654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6of1 SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6of1:auto_generated " "Elaborating entity \"altsyncram_6of1\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6of1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_register_bank_b_module SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b " "Elaborating entity \"SOC_cpu_register_bank_b_module\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "SOC_cpu_register_bank_b" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOC_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"SOC_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322778 ""}  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696322778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7of1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7of1 " "Found entity 1: altsyncram_7of1" {  } { { "db/altsyncram_7of1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/altsyncram_7of1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696322950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696322950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7of1 SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7of1:auto_generated " "Elaborating entity \"altsyncram_7of1\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7of1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696322950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci " "Elaborating entity \"SOC_cpu_nios2_oci\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_debug SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug " "Elaborating entity \"SOC_cpu_nios2_oci_debug\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_debug" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_altera_std_synchronizer" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696323090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323090 ""}  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696323090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_ocimem SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem " "Elaborating entity \"SOC_cpu_nios2_ocimem\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_ocimem" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_ociram_sp_ram_module SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram " "Elaborating entity \"SOC_cpu_ociram_sp_ram_module\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "SOC_cpu_ociram_sp_ram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696323137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOC_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"SOC_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323137 ""}  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696323137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pu71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu71 " "Found entity 1: altsyncram_pu71" {  } { { "db/altsyncram_pu71.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/altsyncram_pu71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696323310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696323310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pu71 SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_pu71:auto_generated " "Elaborating entity \"altsyncram_pu71\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_pu71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_avalon_reg SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_avalon_reg:the_SOC_cpu_nios2_avalon_reg " "Elaborating entity \"SOC_cpu_nios2_avalon_reg\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_avalon_reg:the_SOC_cpu_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_avalon_reg" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_break SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_break:the_SOC_cpu_nios2_oci_break " "Elaborating entity \"SOC_cpu_nios2_oci_break\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_break:the_SOC_cpu_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_break" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_xbrk SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_xbrk:the_SOC_cpu_nios2_oci_xbrk " "Elaborating entity \"SOC_cpu_nios2_oci_xbrk\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_xbrk:the_SOC_cpu_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_xbrk" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_dbrk SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_dbrk:the_SOC_cpu_nios2_oci_dbrk " "Elaborating entity \"SOC_cpu_nios2_oci_dbrk\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_dbrk:the_SOC_cpu_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_dbrk" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_itrace SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_itrace:the_SOC_cpu_nios2_oci_itrace " "Elaborating entity \"SOC_cpu_nios2_oci_itrace\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_itrace:the_SOC_cpu_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_itrace" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_dtrace SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_dtrace:the_SOC_cpu_nios2_oci_dtrace " "Elaborating entity \"SOC_cpu_nios2_oci_dtrace\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_dtrace:the_SOC_cpu_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_dtrace" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_td_mode SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_dtrace:the_SOC_cpu_nios2_oci_dtrace\|SOC_cpu_nios2_oci_td_mode:SOC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SOC_cpu_nios2_oci_td_mode\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_dtrace:the_SOC_cpu_nios2_oci_dtrace\|SOC_cpu_nios2_oci_td_mode:SOC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "SOC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_fifo SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo " "Elaborating entity \"SOC_cpu_nios2_oci_fifo\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_compute_input_tm_cnt SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_nios2_oci_compute_input_tm_cnt:the_SOC_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SOC_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_nios2_oci_compute_input_tm_cnt:the_SOC_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_fifo_wrptr_inc SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_nios2_oci_fifo_wrptr_inc:the_SOC_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SOC_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_nios2_oci_fifo_wrptr_inc:the_SOC_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_fifo_cnt_inc SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_nios2_oci_fifo_cnt_inc:the_SOC_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SOC_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_nios2_oci_fifo_cnt_inc:the_SOC_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_oci_test_bench SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_oci_test_bench:the_SOC_cpu_oci_test_bench " "Elaborating entity \"SOC_cpu_oci_test_bench\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_oci_test_bench:the_SOC_cpu_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_oci_test_bench" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_pib SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_pib:the_SOC_cpu_nios2_oci_pib " "Elaborating entity \"SOC_cpu_nios2_oci_pib\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_pib:the_SOC_cpu_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_pib" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_im SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_im:the_SOC_cpu_nios2_oci_im " "Elaborating entity \"SOC_cpu_nios2_oci_im\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_im:the_SOC_cpu_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_im" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_jtag_debug_module_wrapper SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"SOC_cpu_jtag_debug_module_wrapper\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_jtag_debug_module_wrapper" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_jtag_debug_module_tck SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|SOC_cpu_jtag_debug_module_tck:the_SOC_cpu_jtag_debug_module_tck " "Elaborating entity \"SOC_cpu_jtag_debug_module_tck\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|SOC_cpu_jtag_debug_module_tck:the_SOC_cpu_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" "the_SOC_cpu_jtag_debug_module_tck" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_jtag_debug_module_sysclk SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|SOC_cpu_jtag_debug_module_sysclk:the_SOC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"SOC_cpu_jtag_debug_module_sysclk\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|SOC_cpu_jtag_debug_module_sysclk:the_SOC_cpu_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" "the_SOC_cpu_jtag_debug_module_sysclk" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" "SOC_cpu_jtag_debug_module_phy" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696323544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy " "Instantiated megafunction \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323544 ""}  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696323544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323544 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_jtag_uart SOC:inst\|SOC_jtag_uart:jtag_uart " "Elaborating entity \"SOC_jtag_uart\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\"" {  } { { "SoC/synthesis/SOC.v" "jtag_uart" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_jtag_uart_scfifo_w SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w " "Elaborating entity \"SOC_jtag_uart_scfifo_w\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "the_SOC_jtag_uart_scfifo_w" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "wfifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696323700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323700 ""}  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696323700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696323856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696323856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696323888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696323888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696323934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696323934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696323934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696324091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696324091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696324248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696324248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696324406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696324406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696324562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696324562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_jtag_uart_scfifo_r SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_r:the_SOC_jtag_uart_scfifo_r " "Elaborating entity \"SOC_jtag_uart_scfifo_r\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_r:the_SOC_jtag_uart_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "the_SOC_jtag_uart_scfifo_r" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SOC:inst\|SOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "SOC_jtag_uart_alt_jtag_atlantic" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|SOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SOC:inst\|SOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696324844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|SOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SOC:inst\|SOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324844 ""}  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696324844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_timer SOC:inst\|SOC_timer:timer " "Elaborating entity \"SOC_timer\" for hierarchy \"SOC:inst\|SOC_timer:timer\"" {  } { { "SoC/synthesis/SOC.v" "timer" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_sysid SOC:inst\|SOC_sysid:sysid " "Elaborating entity \"SOC_sysid\" for hierarchy \"SOC:inst\|SOC_sysid:sysid\"" {  } { { "SoC/synthesis/SOC.v" "sysid" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_led_out SOC:inst\|SOC_led_out:led_out " "Elaborating entity \"SOC_led_out\" for hierarchy \"SOC:inst\|SOC_led_out:led_out\"" {  } { { "SoC/synthesis/SOC.v" "led_out" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll SOC:inst\|SOC_altpll:altpll " "Elaborating entity \"SOC_altpll\" for hierarchy \"SOC:inst\|SOC_altpll:altpll\"" {  } { { "SoC/synthesis/SOC.v" "altpll" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll_stdsync_sv6 SOC:inst\|SOC_altpll:altpll\|SOC_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"SOC_altpll_stdsync_sv6\" for hierarchy \"SOC:inst\|SOC_altpll:altpll\|SOC_altpll_stdsync_sv6:stdsync2\"" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "stdsync2" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll_dffpipe_l2c SOC:inst\|SOC_altpll:altpll\|SOC_altpll_stdsync_sv6:stdsync2\|SOC_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"SOC_altpll_dffpipe_l2c\" for hierarchy \"SOC:inst\|SOC_altpll:altpll\|SOC_altpll_stdsync_sv6:stdsync2\|SOC_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "dffpipe3" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll_altpll_bch2 SOC:inst\|SOC_altpll:altpll\|SOC_altpll_altpll_bch2:sd1 " "Elaborating entity \"SOC_altpll_altpll_bch2\" for hierarchy \"SOC:inst\|SOC_altpll:altpll\|SOC_altpll_altpll_bch2:sd1\"" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "sd1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_sdram_controller SOC:inst\|SOC_sdram_controller:sdram_controller " "Elaborating entity \"SOC_sdram_controller\" for hierarchy \"SOC:inst\|SOC_sdram_controller:sdram_controller\"" {  } { { "SoC/synthesis/SOC.v" "sdram_controller" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_sdram_controller_input_efifo_module SOC:inst\|SOC_sdram_controller:sdram_controller\|SOC_sdram_controller_input_efifo_module:the_SOC_sdram_controller_input_efifo_module " "Elaborating entity \"SOC_sdram_controller_input_efifo_module\" for hierarchy \"SOC:inst\|SOC_sdram_controller:sdram_controller\|SOC_sdram_controller_input_efifo_module:the_SOC_sdram_controller_input_efifo_module\"" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "the_SOC_sdram_controller_input_efifo_module" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "SoC/synthesis/SOC.v" "mm_clock_crossing_bridge_0" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711696324953 "|TopLevel|SOC:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711696324953 "|TopLevel|SOC:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696324953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SOC_mm_interconnect_0\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SoC/synthesis/SOC.v" "mm_interconnect_0" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "altpll_pll_slave_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_out_s1_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "led_out_s1_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_addr_router SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"SOC_mm_interconnect_0_addr_router\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "addr_router" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_addr_router_default_decode SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router:addr_router\|SOC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router:addr_router\|SOC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_addr_router_001 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"SOC_mm_interconnect_0_addr_router_001\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "addr_router_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_addr_router_001_default_decode SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router_001:addr_router_001\|SOC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router_001:addr_router_001\|SOC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_id_router SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"SOC_mm_interconnect_0_id_router\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "id_router" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_id_router_default_decode SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router:id_router\|SOC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router:id_router\|SOC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_id_router_002 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"SOC_mm_interconnect_0_id_router_002\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "id_router_002" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_id_router_002_default_decode SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_002:id_router_002\|SOC_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_002:id_router_002\|SOC_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_id_router_003 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_003:id_router_003 " "Elaborating entity \"SOC_mm_interconnect_0_id_router_003\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_003:id_router_003\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "id_router_003" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_id_router_003_default_decode SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_003:id_router_003\|SOC_mm_interconnect_0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_0_id_router_003_default_decode\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_003:id_router_003\|SOC_mm_interconnect_0_id_router_003_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_cmd_xbar_demux SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SOC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_cmd_xbar_demux_001 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SOC_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_cmd_xbar_mux SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SOC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_cmd_xbar_mux_002 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"SOC_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_cmd_xbar_mux_003 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"SOC_mm_interconnect_0_cmd_xbar_mux_003\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cmd_xbar_mux_003" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_rsp_xbar_demux_002 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"SOC_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_rsp_xbar_demux_003 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"SOC_mm_interconnect_0_rsp_xbar_demux_003\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "rsp_xbar_demux_003" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_rsp_xbar_mux SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SOC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_rsp_xbar_mux_001 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SOC_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "crosser" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1 SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"SOC_mm_interconnect_1\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "SoC/synthesis/SOC.v" "mm_interconnect_1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "timer_s1_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "timer_s1_translator_avalon_universal_slave_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_addr_router SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"SOC_mm_interconnect_1_addr_router\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "addr_router" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_addr_router_default_decode SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_addr_router:addr_router\|SOC_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_addr_router:addr_router\|SOC_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_id_router SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_id_router:id_router " "Elaborating entity \"SOC_mm_interconnect_1_id_router\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "id_router" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_id_router_default_decode SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_id_router:id_router\|SOC_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_1_id_router_default_decode\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_id_router:id_router\|SOC_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "limiter" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_cmd_xbar_demux SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SOC_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "cmd_xbar_demux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_cmd_xbar_mux SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SOC_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "cmd_xbar_mux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_rsp_xbar_demux SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SOC_mm_interconnect_1_rsp_xbar_demux\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "rsp_xbar_demux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_rsp_xbar_mux SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SOC_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "rsp_xbar_mux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_irq_mapper SOC:inst\|SOC_irq_mapper:irq_mapper " "Elaborating entity \"SOC_irq_mapper\" for hierarchy \"SOC:inst\|SOC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SOC.v" "irq_mapper" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser SOC:inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "SoC/synthesis/SOC.v" "irq_synchronizer" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696325922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325922 ""}  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696325922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SOC:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SOC:inst\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SOC.v" "rst_controller" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SOC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SOC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SOC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SOC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SOC:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SOC:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "SoC/synthesis/SOC.v" "rst_controller_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696325954 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696337949 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1711696337949 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1711696337949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696338012 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696338012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_asc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_asc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_asc1 " "Found entity 1: altsyncram_asc1" {  } { { "db/altsyncram_asc1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/altsyncram_asc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696338169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696338169 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1711696339170 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 440 -1 0 } } { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 354 -1 0 } } { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3205 -1 0 } } { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 304 -1 0 } } { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3780 -1 0 } } { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 611 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 254 -1 0 } } { "SoC/synthesis/submodules/SOC_timer.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1711696339451 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1711696339451 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cke VCC " "Pin \"cke\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 464 152 328 480 "cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711696343832 "|TopLevel|cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1711696343832 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696344645 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "86 " "86 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1711696347869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1711696348561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1711696350108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696350108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3125 " "Implemented 3125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1711696351250 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1711696351250 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1711696351250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2897 " "Implemented 2897 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1711696351250 ""} { "Info" "ICUT_CUT_TM_RAMS" "156 " "Implemented 156 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1711696351250 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1711696351250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1711696351250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711696351423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 12:42:31 2024 " "Processing ended: Fri Mar 29 12:42:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711696351423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711696351423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711696351423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711696351423 ""}
