Analysis & Synthesis report for Pipeline
Tue Dec 12 12:19:32 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for minst:mi_if|altsyncram:altsyncram_component|altsyncram_6k81:auto_generated
 17. Source assignments for mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated
 18. Source assignments for bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated
 19. Source assignments for bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated
 20. Source assignments for id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4
 21. Parameter Settings for User Entity Instance: Top-level Entity: |Pipeline
 22. Parameter Settings for User Entity Instance: mux4:mux4_if
 23. Parameter Settings for User Entity Instance: pc:pc_reg
 24. Parameter Settings for User Entity Instance: minst:mi_if|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: if_id:reg_ifid
 26. Parameter Settings for User Entity Instance: bregmips:breg_id
 27. Parameter Settings for User Entity Instance: comparador:comparador_id
 28. Parameter Settings for User Entity Instance: id_ex:reg_idex
 29. Parameter Settings for User Entity Instance: mux2:mux2_ex_B
 30. Parameter Settings for User Entity Instance: ula_mips:ula_ex
 31. Parameter Settings for User Entity Instance: mux_41:mux4_ex
 32. Parameter Settings for User Entity Instance: ex_mem:reg_exmem
 33. Parameter Settings for User Entity Instance: mdata:md_mem|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: mem_wb:reg_memwb
 35. Parameter Settings for User Entity Instance: mux4:mux4_wb
 36. Parameter Settings for User Entity Instance: mux4:mux4_saida_FPGA
 37. Parameter Settings for Inferred Entity Instance: bregmips:breg_id|altsyncram:regs_rtl_0
 38. Parameter Settings for Inferred Entity Instance: bregmips:breg_id|altsyncram:regs_rtl_1
 39. Parameter Settings for Inferred Entity Instance: id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0
 40. altsyncram Parameter Settings by Entity Instance
 41. altshift_taps Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "mux4:mux4_wb"
 43. Port Connectivity Checks: "mem_wb:reg_memwb"
 44. Port Connectivity Checks: "ex_mem:reg_exmem"
 45. Port Connectivity Checks: "mux_41:mux4_ex"
 46. Port Connectivity Checks: "somador:ex_somador"
 47. Port Connectivity Checks: "somador:somador_id"
 48. Port Connectivity Checks: "somador:somador_if"
 49. Port Connectivity Checks: "mux4:mux4_if"
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 12 12:19:32 2017      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; Pipeline                                   ;
; Top-level Entity Name              ; Pipeline                                   ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 941                                        ;
;     Total combinational functions  ; 770                                        ;
;     Dedicated logic registers      ; 377                                        ;
; Total registers                    ; 377                                        ;
; Total pins                         ; 189                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 18,534                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Pipeline           ; Pipeline           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+--------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                           ; Library ;
+--------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+
; memInstrucoes.mif                          ; yes             ; User Memory Initialization File                       ; C:/Users/bruno/Documents/TrabFinal/pipeline/memInstrucoes.mif                          ;         ;
; mux_41.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/mux_41.vhd                                 ;         ;
; ula_mips.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/ula_mips.vhd                               ;         ;
; somador.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/somador.vhd                                ;         ;
; pc.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/pc.vhd                                     ;         ;
; bregmips.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/bregmips.vhd                               ;         ;
; Pipeline.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd                               ;         ;
; minst.vhd                                  ; yes             ; User Wizard-Generated File                            ; C:/Users/bruno/Documents/TrabFinal/pipeline/minst.vhd                                  ;         ;
; mdata.vhd                                  ; yes             ; User Wizard-Generated File                            ; C:/Users/bruno/Documents/TrabFinal/pipeline/mdata.vhd                                  ;         ;
; controle_ula.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/controle_ula.vhd                           ;         ;
; controle.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/controle.vhd                               ;         ;
; if_id.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/if_id.vhd                                  ;         ;
; id_ex.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/id_ex.vhd                                  ;         ;
; ex_mem.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/ex_mem.vhd                                 ;         ;
; mem_wb.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/mem_wb.vhd                                 ;         ;
; conversor_7seg.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/conversor_7seg.vhd                         ;         ;
; mux4.vhd                                   ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/mux4.vhd                                   ;         ;
; comparador.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/comparador.vhd                             ;         ;
; mux2.vhd                                   ; yes             ; User VHDL File                                        ; C:/Users/bruno/Documents/TrabFinal/pipeline/mux2.vhd                                   ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                          ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_6k81.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bruno/Documents/TrabFinal/pipeline/db/altsyncram_6k81.tdf                     ;         ;
; db/altsyncram_55d1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bruno/Documents/TrabFinal/pipeline/db/altsyncram_55d1.tdf                     ;         ;
; memdados.mif                               ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/bruno/Documents/TrabFinal/pipeline/memdados.mif                               ;         ;
; db/altsyncram_u5h1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bruno/Documents/TrabFinal/pipeline/db/altsyncram_u5h1.tdf                     ;         ;
; db/pipeline.ram0_bregmips_f08f7cce.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/bruno/Documents/TrabFinal/pipeline/db/pipeline.ram0_bregmips_f08f7cce.hdl.mif ;         ;
; altshift_taps.tdf                          ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altshift_taps.tdf                       ;         ;
; lpm_counter.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc                         ;         ;
; lpm_compare.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc                         ;         ;
; lpm_constant.inc                           ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc                        ;         ;
; db/shift_taps_q1m.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bruno/Documents/TrabFinal/pipeline/db/shift_taps_q1m.tdf                      ;         ;
; db/altsyncram_hg31.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bruno/Documents/TrabFinal/pipeline/db/altsyncram_hg31.tdf                     ;         ;
; db/add_sub_gvd.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bruno/Documents/TrabFinal/pipeline/db/add_sub_gvd.tdf                         ;         ;
; db/cntr_kkf.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bruno/Documents/TrabFinal/pipeline/db/cntr_kkf.tdf                            ;         ;
; db/cmpr_6cc.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bruno/Documents/TrabFinal/pipeline/db/cmpr_6cc.tdf                            ;         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 941   ;
;                                             ;       ;
; Total combinational functions               ; 770   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 547   ;
;     -- 3 input functions                    ; 175   ;
;     -- <=2 input functions                  ; 48    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 648   ;
;     -- arithmetic mode                      ; 122   ;
;                                             ;       ;
; Total registers                             ; 377   ;
;     -- Dedicated logic registers            ; 377   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 189   ;
; Total memory bits                           ; 18534 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 539   ;
; Total fan-out                               ; 5430  ;
; Average fan-out                             ; 3.62  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; |Pipeline                                       ; 770 (3)           ; 377 (0)      ; 18534       ; 0            ; 0       ; 0         ; 189  ; 0            ; |Pipeline                                                                                                                  ;              ;
;    |bregmips:breg_id|                           ; 78 (78)           ; 49 (49)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|bregmips:breg_id                                                                                                 ;              ;
;       |altsyncram:regs_rtl_0|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|bregmips:breg_id|altsyncram:regs_rtl_0                                                                           ;              ;
;          |altsyncram_u5h1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated                                            ;              ;
;       |altsyncram:regs_rtl_1|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|bregmips:breg_id|altsyncram:regs_rtl_1                                                                           ;              ;
;          |altsyncram_u5h1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated                                            ;              ;
;    |comparador:comparador_id|                   ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|comparador:comparador_id                                                                                         ;              ;
;    |controle:controle_id|                       ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|controle:controle_id                                                                                             ;              ;
;    |controle_ula:ula_control|                   ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|controle_ula:ula_control                                                                                         ;              ;
;    |conversor_7seg:conversor_0|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|conversor_7seg:conversor_0                                                                                       ;              ;
;    |conversor_7seg:conversor_1|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|conversor_7seg:conversor_1                                                                                       ;              ;
;    |conversor_7seg:conversor_2|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|conversor_7seg:conversor_2                                                                                       ;              ;
;    |conversor_7seg:conversor_3|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|conversor_7seg:conversor_3                                                                                       ;              ;
;    |conversor_7seg:conversor_4|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|conversor_7seg:conversor_4                                                                                       ;              ;
;    |conversor_7seg:conversor_5|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|conversor_7seg:conversor_5                                                                                       ;              ;
;    |conversor_7seg:conversor_6|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|conversor_7seg:conversor_6                                                                                       ;              ;
;    |conversor_7seg:conversor_7|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|conversor_7seg:conversor_7                                                                                       ;              ;
;    |ex_mem:reg_exmem|                           ; 5 (5)             ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|ex_mem:reg_exmem                                                                                                 ;              ;
;    |id_ex:reg_idex|                             ; 8 (1)             ; 101 (97)     ; 102         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|id_ex:reg_idex                                                                                                   ;              ;
;       |altshift_taps:idex_mem_to_reg_out_rtl_0| ; 7 (0)             ; 4 (0)        ; 102         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0                                                           ;              ;
;          |shift_taps_q1m:auto_generated|        ; 7 (2)             ; 4 (2)        ; 102         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated                             ;              ;
;             |altsyncram_hg31:altsyncram4|       ; 0 (0)             ; 0 (0)        ; 102         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4 ;              ;
;             |cntr_kkf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1              ;              ;
;    |if_id:reg_ifid|                             ; 0 (0)             ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|if_id:reg_ifid                                                                                                   ;              ;
;    |mdata:md_mem|                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|mdata:md_mem                                                                                                     ;              ;
;       |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|mdata:md_mem|altsyncram:altsyncram_component                                                                     ;              ;
;          |altsyncram_55d1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated                                      ;              ;
;    |mem_wb:reg_memwb|                           ; 0 (0)             ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|mem_wb:reg_memwb                                                                                                 ;              ;
;    |minst:mi_if|                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|minst:mi_if                                                                                                      ;              ;
;       |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|minst:mi_if|altsyncram:altsyncram_component                                                                      ;              ;
;          |altsyncram_6k81:auto_generated|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|minst:mi_if|altsyncram:altsyncram_component|altsyncram_6k81:auto_generated                                       ;              ;
;    |mux2:mux2_ex_B|                             ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|mux2:mux2_ex_B                                                                                                   ;              ;
;    |mux4:mux4_if|                               ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|mux4:mux4_if                                                                                                     ;              ;
;    |mux4:mux4_saida_FPGA|                       ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|mux4:mux4_saida_FPGA                                                                                             ;              ;
;    |mux4:mux4_wb|                               ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|mux4:mux4_wb                                                                                                     ;              ;
;    |pc:pc_reg|                                  ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|pc:pc_reg                                                                                                        ;              ;
;    |somador:somador_id|                         ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|somador:somador_id                                                                                               ;              ;
;    |somador:somador_if|                         ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|somador:somador_if                                                                                               ;              ;
;    |ula_mips:ula_ex|                            ; 269 (269)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|ula_mips:ula_ex                                                                                                  ;              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; Name                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                        ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/pipeline.ram0_bregmips_f08f7cce.hdl.mif ;
; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/pipeline.ram0_bregmips_f08f7cce.hdl.mif ;
; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 34           ; 3            ; 34           ; 102  ; None                                       ;
; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; memDados.mif                               ;
; minst:mi_if|altsyncram:altsyncram_component|altsyncram_6k81:auto_generated|ALTSYNCRAM                                       ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192 ; memInstrucoes.mif                          ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------+-------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File                                       ;
+--------+--------------+---------+--------------+--------------+------------------------+-------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Pipeline|mdata:md_mem ; C:/Users/bruno/Documents/TrabFinal/pipeline/mdata.vhd ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Pipeline|minst:mi_if  ; C:/Users/bruno/Documents/TrabFinal/pipeline/minst.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+-------------------------------------------+----------------------------------------------------+
; Register name                             ; Reason for Removal                                 ;
+-------------------------------------------+----------------------------------------------------+
; id_ex:reg_idex|idex_out_immediate[16..31] ; Merged with id_ex:reg_idex|idex_out_immediate[15]  ;
; id_ex:reg_idex|idex_out_regdest[1]        ; Merged with id_ex:reg_idex|idex_mem_to_reg_out[1]  ;
; bregmips:breg_id|regs_rtl_1_bypass[12]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[14] ;
; bregmips:breg_id|regs_rtl_1_bypass[14]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[16] ;
; bregmips:breg_id|regs_rtl_1_bypass[16]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[18] ;
; bregmips:breg_id|regs_rtl_1_bypass[18]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[20] ;
; bregmips:breg_id|regs_rtl_1_bypass[20]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[22] ;
; bregmips:breg_id|regs_rtl_1_bypass[22]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[24] ;
; bregmips:breg_id|regs_rtl_1_bypass[24]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[26] ;
; bregmips:breg_id|regs_rtl_1_bypass[26]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[28] ;
; bregmips:breg_id|regs_rtl_1_bypass[28]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[30] ;
; bregmips:breg_id|regs_rtl_1_bypass[30]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[32] ;
; bregmips:breg_id|regs_rtl_1_bypass[32]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[34] ;
; bregmips:breg_id|regs_rtl_1_bypass[34]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[36] ;
; bregmips:breg_id|regs_rtl_1_bypass[36]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[38] ;
; bregmips:breg_id|regs_rtl_1_bypass[38]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[40] ;
; bregmips:breg_id|regs_rtl_1_bypass[40]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[42] ;
; bregmips:breg_id|regs_rtl_1_bypass[42]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[44] ;
; bregmips:breg_id|regs_rtl_1_bypass[44]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[46] ;
; bregmips:breg_id|regs_rtl_1_bypass[46]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[48] ;
; bregmips:breg_id|regs_rtl_1_bypass[48]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[50] ;
; bregmips:breg_id|regs_rtl_1_bypass[50]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[52] ;
; bregmips:breg_id|regs_rtl_1_bypass[52]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[54] ;
; bregmips:breg_id|regs_rtl_1_bypass[54]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[56] ;
; bregmips:breg_id|regs_rtl_1_bypass[56]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[58] ;
; bregmips:breg_id|regs_rtl_1_bypass[58]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[60] ;
; bregmips:breg_id|regs_rtl_1_bypass[60]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[62] ;
; bregmips:breg_id|regs_rtl_1_bypass[62]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[64] ;
; bregmips:breg_id|regs_rtl_1_bypass[64]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[66] ;
; bregmips:breg_id|regs_rtl_1_bypass[66]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[68] ;
; bregmips:breg_id|regs_rtl_1_bypass[68]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[70] ;
; bregmips:breg_id|regs_rtl_1_bypass[70]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[72] ;
; bregmips:breg_id|regs_rtl_1_bypass[72]    ; Merged with bregmips:breg_id|regs_rtl_1_bypass[74] ;
; bregmips:breg_id|regs_rtl_1_bypass[74]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[12] ;
; bregmips:breg_id|regs_rtl_0_bypass[12]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[14] ;
; bregmips:breg_id|regs_rtl_0_bypass[14]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[16] ;
; bregmips:breg_id|regs_rtl_0_bypass[16]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[18] ;
; bregmips:breg_id|regs_rtl_0_bypass[18]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[20] ;
; bregmips:breg_id|regs_rtl_0_bypass[20]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[22] ;
; bregmips:breg_id|regs_rtl_0_bypass[22]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[24] ;
; bregmips:breg_id|regs_rtl_0_bypass[24]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[26] ;
; bregmips:breg_id|regs_rtl_0_bypass[26]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[28] ;
; bregmips:breg_id|regs_rtl_0_bypass[28]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[30] ;
; bregmips:breg_id|regs_rtl_0_bypass[30]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[32] ;
; bregmips:breg_id|regs_rtl_0_bypass[32]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[34] ;
; bregmips:breg_id|regs_rtl_0_bypass[34]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[36] ;
; bregmips:breg_id|regs_rtl_0_bypass[36]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[38] ;
; bregmips:breg_id|regs_rtl_0_bypass[38]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[40] ;
; bregmips:breg_id|regs_rtl_0_bypass[40]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[42] ;
; bregmips:breg_id|regs_rtl_0_bypass[42]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[44] ;
; bregmips:breg_id|regs_rtl_0_bypass[44]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[46] ;
; bregmips:breg_id|regs_rtl_0_bypass[46]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[48] ;
; bregmips:breg_id|regs_rtl_0_bypass[48]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[50] ;
; bregmips:breg_id|regs_rtl_0_bypass[50]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[52] ;
; bregmips:breg_id|regs_rtl_0_bypass[52]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[54] ;
; bregmips:breg_id|regs_rtl_0_bypass[54]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[56] ;
; bregmips:breg_id|regs_rtl_0_bypass[56]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[58] ;
; bregmips:breg_id|regs_rtl_0_bypass[58]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[60] ;
; bregmips:breg_id|regs_rtl_0_bypass[60]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[62] ;
; bregmips:breg_id|regs_rtl_0_bypass[62]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[64] ;
; bregmips:breg_id|regs_rtl_0_bypass[64]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[66] ;
; bregmips:breg_id|regs_rtl_0_bypass[66]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[68] ;
; bregmips:breg_id|regs_rtl_0_bypass[68]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[70] ;
; bregmips:breg_id|regs_rtl_0_bypass[70]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[72] ;
; bregmips:breg_id|regs_rtl_0_bypass[72]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[74] ;
; bregmips:breg_id|regs_rtl_1_bypass[73]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[73] ;
; bregmips:breg_id|regs_rtl_1_bypass[0]     ; Merged with bregmips:breg_id|regs_rtl_0_bypass[0]  ;
; bregmips:breg_id|regs_rtl_1_bypass[1]     ; Merged with bregmips:breg_id|regs_rtl_0_bypass[1]  ;
; if_id:reg_ifid|out_instruction[21]        ; Merged with bregmips:breg_id|regs_rtl_0_bypass[2]  ;
; bregmips:breg_id|regs_rtl_1_bypass[3]     ; Merged with bregmips:breg_id|regs_rtl_0_bypass[3]  ;
; if_id:reg_ifid|out_instruction[22]        ; Merged with bregmips:breg_id|regs_rtl_0_bypass[4]  ;
; bregmips:breg_id|regs_rtl_1_bypass[5]     ; Merged with bregmips:breg_id|regs_rtl_0_bypass[5]  ;
; if_id:reg_ifid|out_instruction[23]        ; Merged with bregmips:breg_id|regs_rtl_0_bypass[6]  ;
; bregmips:breg_id|regs_rtl_1_bypass[7]     ; Merged with bregmips:breg_id|regs_rtl_0_bypass[7]  ;
; if_id:reg_ifid|out_instruction[24]        ; Merged with bregmips:breg_id|regs_rtl_0_bypass[8]  ;
; bregmips:breg_id|regs_rtl_1_bypass[9]     ; Merged with bregmips:breg_id|regs_rtl_0_bypass[9]  ;
; if_id:reg_ifid|out_instruction[25]        ; Merged with bregmips:breg_id|regs_rtl_0_bypass[10] ;
; bregmips:breg_id|regs_rtl_1_bypass[71]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[71] ;
; bregmips:breg_id|regs_rtl_1_bypass[69]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[69] ;
; bregmips:breg_id|regs_rtl_1_bypass[67]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[67] ;
; bregmips:breg_id|regs_rtl_1_bypass[65]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[65] ;
; bregmips:breg_id|regs_rtl_1_bypass[63]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[63] ;
; bregmips:breg_id|regs_rtl_1_bypass[61]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[61] ;
; bregmips:breg_id|regs_rtl_1_bypass[59]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[59] ;
; bregmips:breg_id|regs_rtl_1_bypass[57]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[57] ;
; bregmips:breg_id|regs_rtl_1_bypass[55]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[55] ;
; bregmips:breg_id|regs_rtl_1_bypass[53]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[53] ;
; bregmips:breg_id|regs_rtl_1_bypass[51]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[51] ;
; bregmips:breg_id|regs_rtl_1_bypass[49]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[49] ;
; bregmips:breg_id|regs_rtl_1_bypass[47]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[47] ;
; bregmips:breg_id|regs_rtl_1_bypass[45]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[45] ;
; bregmips:breg_id|regs_rtl_1_bypass[43]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[43] ;
; bregmips:breg_id|regs_rtl_1_bypass[41]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[41] ;
; bregmips:breg_id|regs_rtl_1_bypass[39]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[39] ;
; bregmips:breg_id|regs_rtl_1_bypass[37]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[37] ;
; bregmips:breg_id|regs_rtl_1_bypass[35]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[35] ;
; bregmips:breg_id|regs_rtl_1_bypass[33]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[33] ;
; bregmips:breg_id|regs_rtl_1_bypass[31]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[31] ;
; bregmips:breg_id|regs_rtl_1_bypass[29]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[29] ;
; bregmips:breg_id|regs_rtl_1_bypass[27]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[27] ;
; bregmips:breg_id|regs_rtl_1_bypass[25]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[25] ;
; bregmips:breg_id|regs_rtl_1_bypass[23]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[23] ;
; bregmips:breg_id|regs_rtl_1_bypass[21]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[21] ;
; bregmips:breg_id|regs_rtl_1_bypass[19]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[19] ;
; bregmips:breg_id|regs_rtl_1_bypass[17]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[17] ;
; bregmips:breg_id|regs_rtl_1_bypass[15]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[15] ;
; bregmips:breg_id|regs_rtl_1_bypass[13]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[13] ;
; bregmips:breg_id|regs_rtl_1_bypass[11]    ; Merged with bregmips:breg_id|regs_rtl_0_bypass[11] ;
; if_id:reg_ifid|out_instruction[16]        ; Merged with bregmips:breg_id|regs_rtl_1_bypass[2]  ;
; if_id:reg_ifid|out_instruction[17]        ; Merged with bregmips:breg_id|regs_rtl_1_bypass[4]  ;
; if_id:reg_ifid|out_instruction[18]        ; Merged with bregmips:breg_id|regs_rtl_1_bypass[6]  ;
; if_id:reg_ifid|out_instruction[19]        ; Merged with bregmips:breg_id|regs_rtl_1_bypass[8]  ;
; if_id:reg_ifid|out_instruction[20]        ; Merged with bregmips:breg_id|regs_rtl_1_bypass[10] ;
; Total Number of Removed Registers = 128   ;                                                    ;
+-------------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 377   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; bregmips:breg_id|regs_rtl_0_bypass[74] ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                           ;
+----------------------------------------+-----------------------------+
; Register Name                          ; RAM Name                    ;
+----------------------------------------+-----------------------------+
; bregmips:breg_id|regs_rtl_0_bypass[0]  ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[1]  ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[2]  ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[3]  ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[4]  ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[5]  ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[6]  ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[7]  ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[8]  ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[9]  ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[10] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[11] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[12] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[13] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[14] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[15] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[16] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[17] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[18] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[19] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[20] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[21] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[22] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[23] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[24] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[25] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[26] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[27] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[28] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[29] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[30] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[31] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[32] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[33] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[34] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[35] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[36] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[37] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[38] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[39] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[40] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[41] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[42] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[43] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[44] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[45] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[46] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[47] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[48] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[49] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[50] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[51] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[52] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[53] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[54] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[55] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[56] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[57] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[58] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[59] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[60] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[61] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[62] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[63] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[64] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[65] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[66] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[67] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[68] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[69] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[70] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[71] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[72] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[73] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_0_bypass[74] ; bregmips:breg_id|regs_rtl_0 ;
; bregmips:breg_id|regs_rtl_1_bypass[0]  ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[1]  ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[2]  ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[3]  ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[4]  ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[5]  ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[6]  ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[7]  ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[8]  ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[9]  ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[10] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[11] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[12] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[13] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[14] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[15] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[16] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[17] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[18] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[19] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[20] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[21] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[22] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[23] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[24] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[25] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[26] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[27] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[28] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[29] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[30] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[31] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[32] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[33] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[34] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[35] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[36] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[37] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[38] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[39] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[40] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[41] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[42] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[43] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[44] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[45] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[46] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[47] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[48] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[49] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[50] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[51] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[52] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[53] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[54] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[55] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[56] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[57] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[58] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[59] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[60] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[61] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[62] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[63] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[64] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[65] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[66] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[67] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[68] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[69] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[70] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[71] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[72] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[73] ; bregmips:breg_id|regs_rtl_1 ;
; bregmips:breg_id|regs_rtl_1_bypass[74] ; bregmips:breg_id|regs_rtl_1 ;
+----------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                   ;
+----------------------------------------+------------------------------------------+------------+
; Register Name                          ; Megafunction                             ; Type       ;
+----------------------------------------+------------------------------------------+------------+
; mem_wb:reg_memwb|memwb_out_memtoreg[0] ; id_ex:reg_idex|idex_mem_to_reg_out_rtl_0 ; SHIFT_TAPS ;
; ex_mem:reg_exmem|exmem_memtoreg_out[0] ; id_ex:reg_idex|idex_mem_to_reg_out_rtl_0 ; SHIFT_TAPS ;
; id_ex:reg_idex|idex_mem_to_reg_out[0]  ; id_ex:reg_idex|idex_mem_to_reg_out_rtl_0 ; SHIFT_TAPS ;
; mem_wb:reg_memwb|memwb_out_pc4[0..31]  ; id_ex:reg_idex|idex_mem_to_reg_out_rtl_0 ; SHIFT_TAPS ;
; ex_mem:reg_exmem|exmem_out_pc4[0..31]  ; id_ex:reg_idex|idex_mem_to_reg_out_rtl_0 ; SHIFT_TAPS ;
; id_ex:reg_idex|idex_out_pc4[0..31]     ; id_ex:reg_idex|idex_mem_to_reg_out_rtl_0 ; SHIFT_TAPS ;
; mem_wb:reg_memwb|memwb_out_regwrite    ; id_ex:reg_idex|idex_mem_to_reg_out_rtl_0 ; SHIFT_TAPS ;
; ex_mem:reg_exmem|exmem_regwrite_out    ; id_ex:reg_idex|idex_mem_to_reg_out_rtl_0 ; SHIFT_TAPS ;
; id_ex:reg_idex|idex_regwrite_out       ; id_ex:reg_idex|idex_mem_to_reg_out_rtl_0 ; SHIFT_TAPS ;
+----------------------------------------+------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Pipeline|pc:pc_reg|out_pc[0]                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Pipeline|pc:pc_reg|out_pc[25]                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Pipeline|ex_mem:reg_exmem|exmem_writereg_out[2] ;
; 64:1               ; 3 bits    ; 126 LEs       ; 24 LEs               ; 102 LEs                ; Yes        ; |Pipeline|id_ex:reg_idex|idex_mem_to_reg_out[1]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Pipeline|mux4:mux4_saida_FPGA|Mux28             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Pipeline|mux4:mux4_wb|Mux27                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |Pipeline|controle_ula:ula_control|Mux7          ;
; 16:1               ; 15 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |Pipeline|ula_mips:ula_ex|Mux28                  ;
; 16:1               ; 15 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |Pipeline|ula_mips:ula_ex|Mux3                   ;
; 64:1               ; 2 bits    ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; No         ; |Pipeline|controle:controle_id|Mux12             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for minst:mi_if|altsyncram:altsyncram_component|altsyncram_6k81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Pipeline ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WSIZE          ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:mux4_if ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WSIZE          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc:pc_reg ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WSIZE          ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minst:mi_if|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; memInstrucoes.mif    ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_6k81      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: if_id:reg_ifid ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WSIZE          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bregmips:breg_id ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WSIZE          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: comparador:comparador_id ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WSIZE          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_ex:reg_idex ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WSIZE          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:mux2_ex_B ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WSIZE          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_mips:ula_ex ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WISE           ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_41:mux4_ex ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WSIZE          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ex_mem:reg_exmem ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WSIZE          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mdata:md_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; memDados.mif         ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_55d1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_wb:reg_memwb ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WSIZE          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:mux4_wb ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WSIZE          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:mux4_saida_FPGA ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WSIZE          ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bregmips:breg_id|altsyncram:regs_rtl_0          ;
+------------------------------------+--------------------------------------------+----------------+
; Parameter Name                     ; Value                                      ; Type           ;
+------------------------------------+--------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped        ;
; WIDTH_A                            ; 32                                         ; Untyped        ;
; WIDTHAD_A                          ; 5                                          ; Untyped        ;
; NUMWORDS_A                         ; 32                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WIDTH_B                            ; 32                                         ; Untyped        ;
; WIDTHAD_B                          ; 5                                          ; Untyped        ;
; NUMWORDS_B                         ; 32                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; INIT_FILE                          ; db/pipeline.ram0_bregmips_f08f7cce.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_u5h1                            ; Untyped        ;
+------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bregmips:breg_id|altsyncram:regs_rtl_1          ;
+------------------------------------+--------------------------------------------+----------------+
; Parameter Name                     ; Value                                      ; Type           ;
+------------------------------------+--------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped        ;
; WIDTH_A                            ; 32                                         ; Untyped        ;
; WIDTHAD_A                          ; 5                                          ; Untyped        ;
; NUMWORDS_A                         ; 32                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WIDTH_B                            ; 32                                         ; Untyped        ;
; WIDTHAD_B                          ; 5                                          ; Untyped        ;
; NUMWORDS_B                         ; 32                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; INIT_FILE                          ; db/pipeline.ram0_bregmips_f08f7cce.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_u5h1                            ; Untyped        ;
+------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                  ;
+----------------+----------------+-----------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                               ;
; TAP_DISTANCE   ; 3              ; Untyped                                                               ;
; WIDTH          ; 34             ; Untyped                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                               ;
; CBXI_PARAMETER ; shift_taps_q1m ; Untyped                                                               ;
+----------------+----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 4                                            ;
; Entity Instance                           ; minst:mi_if|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 256                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; mdata:md_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 256                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; bregmips:breg_id|altsyncram:regs_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 32                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; bregmips:breg_id|altsyncram:regs_rtl_1       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 32                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                 ;
+----------------------------+--------------------------------------------------------+
; Name                       ; Value                                                  ;
+----------------------------+--------------------------------------------------------+
; Number of entity instances ; 1                                                      ;
; Entity Instance            ; id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                      ;
;     -- TAP_DISTANCE        ; 3                                                      ;
;     -- WIDTH               ; 34                                                     ;
+----------------------------+--------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "mux4:mux4_wb" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; in_3 ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_wb:reg_memwb"                                                                                  ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; memwb_out_writedata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ex_mem:reg_exmem"                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; exmem_adderesult_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; exmem_beq_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; exmem_bne_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; exmem_memread_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; exmem_zero_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux_41:mux4_ex" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; in_2 ; Input ; Info     ; Stuck at VCC     ;
; in_3 ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+------------------------------------------------+
; Port Connectivity Checks: "somador:ex_somador" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND      ;
+---------+-------+----------+-------------------+


+------------------------------------------------+
; Port Connectivity Checks: "somador:somador_id" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; a[1..0] ; Input ; Info     ; Stuck at GND      ;
+---------+-------+----------+-------------------+


+------------------------------------------------+
; Port Connectivity Checks: "somador:somador_if" ;
+----------+-------+----------+------------------+
; Port     ; Type  ; Severity ; Details          ;
+----------+-------+----------+------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND     ;
; b[1..0]  ; Input ; Info     ; Stuck at GND     ;
; b[2]     ; Input ; Info     ; Stuck at VCC     ;
+----------+-------+----------+------------------+


+----------------------------------------------+
; Port Connectivity Checks: "mux4:mux4_if"     ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; in_2[1..0] ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Dec 12 12:19:28 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c Pipeline
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file mux_41.vhd
    Info (12022): Found design unit 1: mux_41-behavioral
    Info (12023): Found entity 1: mux_41
Info (12021): Found 2 design units, including 1 entities, in source file ula_mips.vhd
    Info (12022): Found design unit 1: ula_mips-rt1
    Info (12023): Found entity 1: ula_mips
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: somador-somador_arq
    Info (12023): Found entity 1: somador
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc-behavioral
    Info (12023): Found entity 1: pc
Info (12021): Found 2 design units, including 1 entities, in source file bregmips.vhd
    Info (12022): Found design unit 1: bregmips-breg_arch
    Info (12023): Found entity 1: bregmips
Info (12021): Found 2 design units, including 1 entities, in source file pipeline.vhd
    Info (12022): Found design unit 1: Pipeline-behavior
    Info (12023): Found entity 1: Pipeline
Info (12021): Found 2 design units, including 1 entities, in source file minst.vhd
    Info (12022): Found design unit 1: minst-SYN
    Info (12023): Found entity 1: minst
Info (12021): Found 2 design units, including 1 entities, in source file mdata.vhd
    Info (12022): Found design unit 1: mdata-SYN
    Info (12023): Found entity 1: mdata
Info (12021): Found 2 design units, including 1 entities, in source file controle_ula.vhd
    Info (12022): Found design unit 1: controle_ula-behav
    Info (12023): Found entity 1: controle_ula
Info (12021): Found 2 design units, including 1 entities, in source file controle.vhd
    Info (12022): Found design unit 1: controle-arq_controle
    Info (12023): Found entity 1: controle
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend-sign_extend_arch
    Info (12023): Found entity 1: sign_extend
Info (12021): Found 2 design units, including 1 entities, in source file if_id.vhd
    Info (12022): Found design unit 1: if_id-behavioral
    Info (12023): Found entity 1: if_id
Info (12021): Found 2 design units, including 1 entities, in source file id_ex.vhd
    Info (12022): Found design unit 1: id_ex-behavioral
    Info (12023): Found entity 1: id_ex
Info (12021): Found 2 design units, including 1 entities, in source file ex_mem.vhd
    Info (12022): Found design unit 1: ex_mem-behavioral
    Info (12023): Found entity 1: ex_mem
Info (12021): Found 2 design units, including 1 entities, in source file mem_wb.vhd
    Info (12022): Found design unit 1: mem_wb-behavioral
    Info (12023): Found entity 1: mem_wb
Info (12021): Found 2 design units, including 1 entities, in source file conversor_7seg.vhd
    Info (12022): Found design unit 1: conversor_7seg-behavior
    Info (12023): Found entity 1: conversor_7seg
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: mux4-behavioral
    Info (12023): Found entity 1: mux4
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: comparador-behavior
    Info (12023): Found entity 1: comparador
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-behavioral
    Info (12023): Found entity 1: mux2
Info (12127): Elaborating entity "Pipeline" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Pipeline.vhd(323): object "mem_zero_alu" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pipeline.vhd(328): object "mem_somador_result" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pipeline.vhd(333): object "mem_read_sig" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pipeline.vhd(334): object "mem_beq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Pipeline.vhd(335): object "mem_bne" assigned a value but never read
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:mux4_if"
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc_reg"
Info (12128): Elaborating entity "somador" for hierarchy "somador:somador_if"
Info (12128): Elaborating entity "minst" for hierarchy "minst:mi_if"
Info (12128): Elaborating entity "altsyncram" for hierarchy "minst:mi_if|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "minst:mi_if|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "minst:mi_if|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memInstrucoes.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6k81.tdf
    Info (12023): Found entity 1: altsyncram_6k81
Info (12128): Elaborating entity "altsyncram_6k81" for hierarchy "minst:mi_if|altsyncram:altsyncram_component|altsyncram_6k81:auto_generated"
Info (12128): Elaborating entity "if_id" for hierarchy "if_id:reg_ifid"
Info (12128): Elaborating entity "bregmips" for hierarchy "bregmips:breg_id"
Info (12128): Elaborating entity "comparador" for hierarchy "comparador:comparador_id"
Info (12128): Elaborating entity "controle" for hierarchy "controle:controle_id"
Info (12128): Elaborating entity "id_ex" for hierarchy "id_ex:reg_idex"
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:mux2_ex_B"
Info (12128): Elaborating entity "ula_mips" for hierarchy "ula_mips:ula_ex"
Info (12128): Elaborating entity "controle_ula" for hierarchy "controle_ula:ula_control"
Info (12128): Elaborating entity "mux_41" for hierarchy "mux_41:mux4_ex"
Info (12128): Elaborating entity "ex_mem" for hierarchy "ex_mem:reg_exmem"
Info (12128): Elaborating entity "mdata" for hierarchy "mdata:md_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mdata:md_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "mdata:md_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "mdata:md_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memDados.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_55d1.tdf
    Info (12023): Found entity 1: altsyncram_55d1
Info (12128): Elaborating entity "altsyncram_55d1" for hierarchy "mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated"
Info (12128): Elaborating entity "mem_wb" for hierarchy "mem_wb:reg_memwb"
Info (12128): Elaborating entity "conversor_7seg" for hierarchy "conversor_7seg:conversor_7"
Warning (276020): Inferred RAM node "bregmips:breg_id|regs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "bregmips:breg_id|regs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bregmips:breg_id|regs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pipeline.ram0_bregmips_f08f7cce.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bregmips:breg_id|regs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pipeline.ram0_bregmips_f08f7cce.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "id_ex:reg_idex|idex_mem_to_reg_out_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 34
Info (12130): Elaborated megafunction instantiation "bregmips:breg_id|altsyncram:regs_rtl_0"
Info (12133): Instantiated megafunction "bregmips:breg_id|altsyncram:regs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/pipeline.ram0_bregmips_f08f7cce.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u5h1.tdf
    Info (12023): Found entity 1: altsyncram_u5h1
Info (12130): Elaborated megafunction instantiation "id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0"
Info (12133): Instantiated megafunction "id_ex:reg_idex|altshift_taps:idex_mem_to_reg_out_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "34"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_q1m.tdf
    Info (12023): Found entity 1: shift_taps_q1m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hg31.tdf
    Info (12023): Found entity 1: altsyncram_hg31
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf
    Info (12023): Found entity 1: add_sub_gvd
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf
    Info (12023): Found entity 1: cntr_kkf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf
    Info (12023): Found entity 1: cmpr_6cc
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1451 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 186 output pins
    Info (21061): Implemented 1100 logic cells
    Info (21064): Implemented 162 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 549 megabytes
    Info: Processing ended: Tue Dec 12 12:19:32 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


