{
  "design": {
    "design_info": {
      "boundary_crc": "0x415DA4085A75B2A2",
      "device": "xcku040-ffva1156-2-e",
      "gen_directory": "../../../../fmcomms2_kcu105.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "sys_mb": "",
      "sys_dlmb": "",
      "sys_ilmb": "",
      "sys_dlmb_cntlr": "",
      "sys_ilmb_cntlr": "",
      "sys_lmb_bram": "",
      "sys_mb_debug": "",
      "sys_rstgen": "",
      "sys_200m_rstgen": "",
      "axi_ddr_cntrl": "",
      "axi_ddr_cntrl_rstgen": "",
      "axi_ethernet": "",
      "axi_ethernet_dma": "",
      "axi_iic_main": "",
      "axi_uart": "",
      "axi_timer": "",
      "axi_spi": "",
      "axi_gpio": "",
      "axi_intc": "",
      "sys_concat_intc": "",
      "axi_sysid_0": "",
      "rom_sys_0": "",
      "GND_1": "",
      "axi_cpu_interconnect": "",
      "axi_mem_interconnect": "",
      "axi_ad9361": "",
      "util_ad9361_tdd_sync": "",
      "util_ad9361_divclk_sel_concat": "",
      "util_ad9361_divclk_sel": "",
      "util_ad9361_divclk": "",
      "util_ad9361_divclk_reset": "",
      "util_ad9361_adc_fifo": "",
      "util_ad9361_adc_pack": "",
      "axi_ad9361_adc_dma": "",
      "axi_ad9361_dac_fifo": "",
      "util_ad9361_dac_upack": "",
      "axi_ad9361_dac_dma": ""
    },
    "interface_ports": {
      "sys_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "c0_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "EDY4016AABG-DR-F",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default_prop"
          }
        }
      },
      "mdio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "sgmii": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:sgmii:1.0",
        "vlnv": "xilinx.com:interface:sgmii_rtl:1.0"
      },
      "phy_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "625000000"
          }
        }
      },
      "iic_main": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "phy_sd": {
        "direction": "I"
      },
      "phy_rst_n": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "user_prop"
          }
        }
      },
      "uart_sin": {
        "direction": "I"
      },
      "uart_sout": {
        "direction": "O"
      },
      "spi_csn_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "spi_csn_i": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "spi_clk_i": {
        "direction": "I"
      },
      "spi_clk_o": {
        "direction": "O"
      },
      "spi_sdo_i": {
        "direction": "I"
      },
      "spi_sdo_o": {
        "direction": "O"
      },
      "spi_sdi_i": {
        "direction": "I"
      },
      "gpio0_i": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "gpio0_o": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gpio0_t": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gpio1_i": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "gpio1_o": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gpio1_t": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "rx_clk_in_p": {
        "direction": "I"
      },
      "rx_clk_in_n": {
        "direction": "I"
      },
      "rx_frame_in_p": {
        "direction": "I"
      },
      "rx_frame_in_n": {
        "direction": "I"
      },
      "rx_data_in_p": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "rx_data_in_n": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "tx_clk_out_p": {
        "direction": "O"
      },
      "tx_clk_out_n": {
        "direction": "O"
      },
      "tx_frame_out_p": {
        "direction": "O"
      },
      "tx_frame_out_n": {
        "direction": "O"
      },
      "tx_data_out_p": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "tx_data_out_n": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "enable": {
        "direction": "O"
      },
      "txnrx": {
        "direction": "O"
      },
      "up_enable": {
        "direction": "I"
      },
      "up_txnrx": {
        "direction": "I"
      },
      "tdd_sync_o": {
        "direction": "O"
      },
      "tdd_sync_i": {
        "direction": "I"
      },
      "tdd_sync_t": {
        "direction": "O"
      }
    },
    "components": {
      "sys_mb": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "system_sys_mb_0",
        "xci_path": "ip\\system_sys_mb_0\\system_sys_mb_0.xci",
        "inst_hier_path": "sys_mb",
        "parameters": {
          "G_TEMPLATE_LIST": {
            "value": "4"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "M_AXI_DC": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          },
          "M_AXI_IC": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "3"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > system sys_dlmb_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "sys_dlmb": {
        "vlnv": "xilinx.com:ip:lmb_v10:3.0",
        "xci_name": "system_sys_dlmb_0",
        "xci_path": "ip\\system_sys_dlmb_0\\system_sys_dlmb_0.xci",
        "inst_hier_path": "sys_dlmb",
        "interface_ports": {
          "LMB_M": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "MirroredMaster",
            "bridges": [
              "LMB_Sl_0"
            ]
          }
        }
      },
      "sys_ilmb": {
        "vlnv": "xilinx.com:ip:lmb_v10:3.0",
        "xci_name": "system_sys_ilmb_0",
        "xci_path": "ip\\system_sys_ilmb_0\\system_sys_ilmb_0.xci",
        "inst_hier_path": "sys_ilmb",
        "interface_ports": {
          "LMB_M": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "MirroredMaster",
            "bridges": [
              "LMB_Sl_0"
            ]
          }
        }
      },
      "sys_dlmb_cntlr": {
        "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
        "xci_name": "system_sys_dlmb_cntlr_0",
        "xci_path": "ip\\system_sys_dlmb_cntlr_0\\system_sys_dlmb_cntlr_0.xci",
        "inst_hier_path": "sys_dlmb_cntlr",
        "parameters": {
          "C_ECC": {
            "value": "0"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x00000000 32 > system sys_lmb_bram",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "sys_ilmb_cntlr": {
        "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
        "xci_name": "system_sys_ilmb_cntlr_0",
        "xci_path": "ip\\system_sys_ilmb_cntlr_0\\system_sys_ilmb_cntlr_0.xci",
        "inst_hier_path": "sys_ilmb_cntlr",
        "parameters": {
          "C_ECC": {
            "value": "0"
          }
        }
      },
      "sys_lmb_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "system_sys_lmb_bram_0",
        "xci_path": "ip\\system_sys_lmb_bram_0\\system_sys_lmb_bram_0.xci",
        "inst_hier_path": "sys_lmb_bram",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "sys_mb_debug": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "system_sys_mb_debug_0",
        "xci_path": "ip\\system_sys_mb_debug_0\\system_sys_mb_debug_0.xci",
        "inst_hier_path": "sys_mb_debug",
        "parameters": {
          "C_USE_UART": {
            "value": "1"
          }
        }
      },
      "sys_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_sys_rstgen_0",
        "xci_path": "ip\\system_sys_rstgen_0\\system_sys_rstgen_0.xci",
        "inst_hier_path": "sys_rstgen",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "sys_200m_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_sys_200m_rstgen_0",
        "xci_path": "ip\\system_sys_200m_rstgen_0\\system_sys_200m_rstgen_0.xci",
        "inst_hier_path": "sys_200m_rstgen",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_ddr_cntrl": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "system_axi_ddr_cntrl_0",
        "xci_path": "ip\\system_axi_ddr_cntrl_0\\system_axi_ddr_cntrl_0.xci",
        "inst_hier_path": "axi_ddr_cntrl",
        "parameters": {
          "ADDN_UI_CLKOUT1_FREQ_HZ": {
            "value": "100"
          },
          "ADDN_UI_CLKOUT2_FREQ_HZ": {
            "value": "200"
          },
          "C0.DDR4_Mem_Add_Map": {
            "value": "ROW_COLUMN_BANK"
          },
          "C0_CLOCK_BOARD_INTERFACE": {
            "value": "default_sysclk_300"
          },
          "C0_DDR4_BOARD_INTERFACE": {
            "value": "ddr4_sdram_DR"
          },
          "Debug_Signal": {
            "value": "Enable"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory"
                }
              }
            }
          }
        }
      },
      "axi_ddr_cntrl_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_axi_ddr_cntrl_rstgen_0",
        "xci_path": "ip\\system_axi_ddr_cntrl_rstgen_0\\system_axi_ddr_cntrl_rstgen_0.xci",
        "inst_hier_path": "axi_ddr_cntrl_rstgen"
      },
      "axi_ethernet": {
        "vlnv": "xilinx.com:ip:axi_ethernet:7.2",
        "xci_name": "system_axi_ethernet_0",
        "xci_path": "ip\\system_axi_ethernet_0\\system_axi_ethernet_0.xci",
        "inst_hier_path": "axi_ethernet",
        "parameters": {
          "DIFFCLK_BOARD_INTERFACE": {
            "value": "sgmii_phyclk"
          },
          "ETHERNET_BOARD_INTERFACE": {
            "value": "sgmii_lvds"
          },
          "MDIO_BOARD_INTERFACE": {
            "value": "mdio_mdc"
          },
          "PHYRST_BOARD_INTERFACE": {
            "value": "phy_reset_out"
          },
          "RXCSUM": {
            "value": "Full"
          },
          "RXMEM": {
            "value": "8k"
          },
          "TXCSUM": {
            "value": "Full"
          },
          "TXMEM": {
            "value": "8k"
          }
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "18"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            },
            "memory_map_ref": "s_axi"
          },
          "s_axis_txd": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_txc": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxd": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxs": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "mdio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
          },
          "sgmii": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:sgmii:1.0",
            "vlnv": "xilinx.com:interface:sgmii_rtl:1.0"
          },
          "lvds_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "parameters": {
              "TYPE": {
                "value": "ETH_LVDS_CLK"
              }
            }
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi": {
              "address_blocks": {
                "Reg0": {
                  "base_address": "0",
                  "range": "256K",
                  "width": "18",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_eth_buf_REG;/eth_buf/S_AXI/Reg;xilinx.com:ip:axi_ethernet_buffer:2.0;/eth_buf;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "256K",
                      "width": "18",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "axi_ethernet_dma": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "system_axi_ethernet_dma_0",
        "xci_path": "ip\\system_axi_ethernet_dma_0\\system_axi_ethernet_dma_0.xci",
        "inst_hier_path": "axi_ethernet_dma",
        "parameters": {
          "c_include_mm2s_dre": {
            "value": "1"
          },
          "c_include_s2mm_dre": {
            "value": "1"
          },
          "c_sg_use_stsapp_length": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_SG": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_SG",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "4"
              }
            }
          },
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "5"
              }
            }
          },
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "6"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_SG": {
              "range": "4G",
              "width": "32"
            },
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_iic_main": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "system_axi_iic_main_0",
        "xci_path": "ip\\system_axi_iic_main_0\\system_axi_iic_main_0.xci",
        "inst_hier_path": "axi_iic_main"
      },
      "axi_uart": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "system_axi_uart_0",
        "xci_path": "ip\\system_axi_uart_0\\system_axi_uart_0.xci",
        "inst_hier_path": "axi_uart",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "axi_timer": {
        "vlnv": "xilinx.com:ip:axi_timer:2.0",
        "xci_name": "system_axi_timer_0",
        "xci_path": "ip\\system_axi_timer_0\\system_axi_timer_0.xci",
        "inst_hier_path": "axi_timer"
      },
      "axi_spi": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "system_axi_spi_0",
        "xci_path": "ip\\system_axi_spi_0\\system_axi_spi_0.xci",
        "inst_hier_path": "axi_spi",
        "parameters": {
          "C_NUM_SS_BITS": {
            "value": "8"
          },
          "C_SCK_RATIO": {
            "value": "8"
          },
          "C_USE_STARTUP": {
            "value": "0"
          }
        }
      },
      "axi_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_0",
        "xci_path": "ip\\system_axi_gpio_0\\system_axi_gpio_0.xci",
        "inst_hier_path": "axi_gpio",
        "parameters": {
          "C_GPIO2_WIDTH": {
            "value": "32"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "system_axi_intc_0",
        "xci_path": "ip\\system_axi_intc_0\\system_axi_intc_0.xci",
        "inst_hier_path": "axi_intc",
        "parameters": {
          "C_HAS_FAST": {
            "value": "0"
          }
        }
      },
      "sys_concat_intc": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_sys_concat_intc_0",
        "xci_path": "ip\\system_sys_concat_intc_0\\system_sys_concat_intc_0.xci",
        "inst_hier_path": "sys_concat_intc",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          }
        }
      },
      "axi_sysid_0": {
        "vlnv": "analog.com:user:axi_sysid:1.0",
        "xci_name": "system_axi_sysid_0_0",
        "xci_path": "ip\\system_axi_sysid_0_0\\system_axi_sysid_0_0.xci",
        "inst_hier_path": "axi_sysid_0",
        "parameters": {
          "ROM_ADDR_BITS": {
            "value": "9"
          }
        }
      },
      "rom_sys_0": {
        "vlnv": "analog.com:user:sysid_rom:1.0",
        "xci_name": "system_rom_sys_0_0",
        "xci_path": "ip\\system_rom_sys_0_0\\system_rom_sys_0_0.xci",
        "inst_hier_path": "rom_sys_0",
        "parameters": {
          "PATH_TO_FILE": {
            "value": "D:/projects/adi_hdl/projects/fmcomms2/kcu105/mem_init_sys.txt"
          },
          "ROM_ADDR_BITS": {
            "value": "9"
          }
        }
      },
      "GND_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_GND_1_0",
        "xci_path": "ip\\system_GND_1_0\\system_GND_1_0.xci",
        "inst_hier_path": "GND_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_cpu_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_cpu_interconnect_0",
        "xci_path": "ip\\system_axi_cpu_interconnect_0\\system_axi_cpu_interconnect_0.xci",
        "inst_hier_path": "axi_cpu_interconnect",
        "parameters": {
          "NUM_MI": {
            "value": "13"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI",
              "M06_AXI",
              "M07_AXI",
              "M08_AXI",
              "M09_AXI",
              "M10_AXI",
              "M11_AXI",
              "M12_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_mem_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_mem_interconnect_0",
        "xci_path": "ip\\system_axi_mem_interconnect_0\\system_axi_mem_interconnect_0.xci",
        "inst_hier_path": "axi_mem_interconnect",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "7"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "0"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "0"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "2"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_ad9361": {
        "vlnv": "analog.com:user:axi_ad9361:1.0",
        "xci_name": "system_axi_ad9361_0",
        "xci_path": "ip\\system_axi_ad9361_0\\system_axi_ad9361_0.xci",
        "inst_hier_path": "axi_ad9361",
        "parameters": {
          "ADC_INIT_DELAY": {
            "value": "11"
          },
          "DAC_DDS_CORDIC_DW": {
            "value": "14"
          },
          "DAC_DDS_TYPE": {
            "value": "1"
          },
          "ID": {
            "value": "0"
          }
        }
      },
      "util_ad9361_tdd_sync": {
        "vlnv": "analog.com:user:util_tdd_sync:1.0",
        "xci_name": "system_util_ad9361_tdd_sync_0",
        "xci_path": "ip\\system_util_ad9361_tdd_sync_0\\system_util_ad9361_tdd_sync_0.xci",
        "inst_hier_path": "util_ad9361_tdd_sync",
        "parameters": {
          "TDD_SYNC_PERIOD": {
            "value": "10000000"
          }
        }
      },
      "util_ad9361_divclk_sel_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_util_ad9361_divclk_sel_concat_0",
        "xci_path": "ip\\system_util_ad9361_divclk_sel_concat_0\\system_util_ad9361_divclk_sel_concat_0.xci",
        "inst_hier_path": "util_ad9361_divclk_sel_concat",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "util_ad9361_divclk_sel": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "system_util_ad9361_divclk_sel_0",
        "xci_path": "ip\\system_util_ad9361_divclk_sel_0\\system_util_ad9361_divclk_sel_0.xci",
        "inst_hier_path": "util_ad9361_divclk_sel",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_ad9361_divclk": {
        "vlnv": "analog.com:user:util_clkdiv:1.0",
        "xci_name": "system_util_ad9361_divclk_0",
        "xci_path": "ip\\system_util_ad9361_divclk_0\\system_util_ad9361_divclk_0.xci",
        "inst_hier_path": "util_ad9361_divclk",
        "parameters": {
          "SIM_DEVICE": {
            "value": "ULTRASCALE"
          }
        }
      },
      "util_ad9361_divclk_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_util_ad9361_divclk_reset_0",
        "xci_path": "ip\\system_util_ad9361_divclk_reset_0\\system_util_ad9361_divclk_reset_0.xci",
        "inst_hier_path": "util_ad9361_divclk_reset"
      },
      "util_ad9361_adc_fifo": {
        "vlnv": "analog.com:user:util_wfifo:1.0",
        "xci_name": "system_util_ad9361_adc_fifo_0",
        "xci_path": "ip\\system_util_ad9361_adc_fifo_0\\system_util_ad9361_adc_fifo_0.xci",
        "inst_hier_path": "util_ad9361_adc_fifo",
        "parameters": {
          "DIN_ADDRESS_WIDTH": {
            "value": "4"
          },
          "DIN_DATA_WIDTH": {
            "value": "16"
          },
          "DOUT_DATA_WIDTH": {
            "value": "16"
          },
          "NUM_OF_CHANNELS": {
            "value": "4"
          }
        }
      },
      "util_ad9361_adc_pack": {
        "vlnv": "analog.com:user:util_cpack2:1.0",
        "xci_name": "system_util_ad9361_adc_pack_0",
        "xci_path": "ip\\system_util_ad9361_adc_pack_0\\system_util_ad9361_adc_pack_0.xci",
        "inst_hier_path": "util_ad9361_adc_pack",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "4"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_ad9361_adc_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "system_axi_ad9361_adc_dma_0",
        "xci_path": "ip\\system_axi_ad9361_adc_dma_0\\system_axi_ad9361_adc_dma_0.xci",
        "inst_hier_path": "axi_ad9361_adc_dma",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "AXI_SLICE_SRC": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "64"
          },
          "DMA_TYPE_DEST": {
            "value": "0"
          },
          "DMA_TYPE_SRC": {
            "value": "2"
          },
          "SYNC_TRANSFER_START": {
            "value": "true"
          }
        },
        "interface_ports": {
          "m_dest_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_dest_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "7"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_dest_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_ad9361_dac_fifo": {
        "vlnv": "analog.com:user:util_rfifo:1.0",
        "xci_name": "system_axi_ad9361_dac_fifo_0",
        "xci_path": "ip\\system_axi_ad9361_dac_fifo_0\\system_axi_ad9361_dac_fifo_0.xci",
        "inst_hier_path": "axi_ad9361_dac_fifo",
        "parameters": {
          "DIN_ADDRESS_WIDTH": {
            "value": "4"
          },
          "DIN_DATA_WIDTH": {
            "value": "16"
          },
          "DOUT_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "util_ad9361_dac_upack": {
        "vlnv": "analog.com:user:util_upack2:1.0",
        "xci_name": "system_util_ad9361_dac_upack_0",
        "xci_path": "ip\\system_util_ad9361_dac_upack_0\\system_util_ad9361_dac_upack_0.xci",
        "inst_hier_path": "util_ad9361_dac_upack",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "4"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_ad9361_dac_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "system_axi_ad9361_dac_dma_0",
        "xci_path": "ip\\system_axi_ad9361_dac_dma_0\\system_axi_ad9361_dac_dma_0.xci",
        "inst_hier_path": "axi_ad9361_dac_dma",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "AXI_SLICE_SRC": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "true"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "64"
          },
          "DMA_TYPE_DEST": {
            "value": "1"
          },
          "DMA_TYPE_SRC": {
            "value": "0"
          }
        },
        "interface_ports": {
          "m_src_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_src_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "8"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_src_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "Conn": {
        "interface_ports": [
          "sys_dlmb/LMB_Sl_0",
          "sys_dlmb_cntlr/SLMB"
        ]
      },
      "Conn1": {
        "interface_ports": [
          "sys_ilmb/LMB_Sl_0",
          "sys_ilmb_cntlr/SLMB"
        ]
      },
      "axi_ad9361_adc_dma_m_dest_axi": {
        "interface_ports": [
          "axi_mem_interconnect/S05_AXI",
          "axi_ad9361_adc_dma/m_dest_axi"
        ]
      },
      "axi_ad9361_dac_dma_m_axis": {
        "interface_ports": [
          "axi_ad9361_dac_dma/m_axis",
          "util_ad9361_dac_upack/s_axis"
        ]
      },
      "axi_ad9361_dac_dma_m_src_axi": {
        "interface_ports": [
          "axi_mem_interconnect/S06_AXI",
          "axi_ad9361_dac_dma/m_src_axi"
        ]
      },
      "axi_cpu_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M00_AXI",
          "sys_mb_debug/S_AXI"
        ]
      },
      "axi_cpu_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M01_AXI",
          "axi_ethernet/s_axi"
        ]
      },
      "axi_cpu_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M02_AXI",
          "axi_ethernet_dma/S_AXI_LITE"
        ]
      },
      "axi_cpu_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M03_AXI",
          "axi_uart/S_AXI"
        ]
      },
      "axi_cpu_interconnect_M04_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M04_AXI",
          "axi_timer/S_AXI"
        ]
      },
      "axi_cpu_interconnect_M05_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M05_AXI",
          "axi_intc/s_axi"
        ]
      },
      "axi_cpu_interconnect_M06_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M06_AXI",
          "axi_iic_main/S_AXI"
        ]
      },
      "axi_cpu_interconnect_M07_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M07_AXI",
          "axi_sysid_0/s_axi"
        ]
      },
      "axi_cpu_interconnect_M08_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M08_AXI",
          "axi_gpio/S_AXI"
        ]
      },
      "axi_cpu_interconnect_M09_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M09_AXI",
          "axi_spi/AXI_LITE"
        ]
      },
      "axi_cpu_interconnect_M10_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M10_AXI",
          "axi_ad9361/s_axi"
        ]
      },
      "axi_cpu_interconnect_M11_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M11_AXI",
          "axi_ad9361_adc_dma/s_axi"
        ]
      },
      "axi_cpu_interconnect_M12_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M12_AXI",
          "axi_ad9361_dac_dma/s_axi"
        ]
      },
      "axi_ddr_cntrl_C0_DDR4": {
        "interface_ports": [
          "c0_ddr4",
          "axi_ddr_cntrl/C0_DDR4"
        ]
      },
      "axi_ethernet_dma_M_AXIS_CNTRL": {
        "interface_ports": [
          "axi_ethernet/s_axis_txc",
          "axi_ethernet_dma/M_AXIS_CNTRL"
        ]
      },
      "axi_ethernet_dma_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_ethernet/s_axis_txd",
          "axi_ethernet_dma/M_AXIS_MM2S"
        ]
      },
      "axi_ethernet_dma_M_AXI_MM2S": {
        "interface_ports": [
          "axi_mem_interconnect/S03_AXI",
          "axi_ethernet_dma/M_AXI_MM2S"
        ]
      },
      "axi_ethernet_dma_M_AXI_S2MM": {
        "interface_ports": [
          "axi_mem_interconnect/S04_AXI",
          "axi_ethernet_dma/M_AXI_S2MM"
        ]
      },
      "axi_ethernet_dma_M_AXI_SG": {
        "interface_ports": [
          "axi_mem_interconnect/S02_AXI",
          "axi_ethernet_dma/M_AXI_SG"
        ]
      },
      "axi_ethernet_m_axis_rxd": {
        "interface_ports": [
          "axi_ethernet/m_axis_rxd",
          "axi_ethernet_dma/S_AXIS_S2MM"
        ]
      },
      "axi_ethernet_m_axis_rxs": {
        "interface_ports": [
          "axi_ethernet/m_axis_rxs",
          "axi_ethernet_dma/S_AXIS_STS"
        ]
      },
      "axi_ethernet_mdio": {
        "interface_ports": [
          "mdio",
          "axi_ethernet/mdio"
        ]
      },
      "axi_ethernet_sgmii": {
        "interface_ports": [
          "sgmii",
          "axi_ethernet/sgmii"
        ]
      },
      "axi_iic_main_IIC": {
        "interface_ports": [
          "iic_main",
          "axi_iic_main/IIC"
        ]
      },
      "axi_intc_interrupt": {
        "interface_ports": [
          "axi_intc/interrupt",
          "sys_mb/INTERRUPT"
        ]
      },
      "axi_mem_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_mem_interconnect/M00_AXI",
          "axi_ddr_cntrl/C0_DDR4_S_AXI"
        ]
      },
      "phy_clk_1": {
        "interface_ports": [
          "phy_clk",
          "axi_ethernet/lvds_clk"
        ]
      },
      "sys_clk_1": {
        "interface_ports": [
          "sys_clk",
          "axi_ddr_cntrl/C0_SYS_CLK"
        ]
      },
      "sys_dlmb_cntlr_BRAM_PORT": {
        "interface_ports": [
          "sys_dlmb_cntlr/BRAM_PORT",
          "sys_lmb_bram/BRAM_PORTA"
        ]
      },
      "sys_ilmb_cntlr_BRAM_PORT": {
        "interface_ports": [
          "sys_ilmb_cntlr/BRAM_PORT",
          "sys_lmb_bram/BRAM_PORTB"
        ]
      },
      "sys_mb_DLMB": {
        "interface_ports": [
          "sys_mb/DLMB",
          "sys_dlmb/LMB_M"
        ]
      },
      "sys_mb_ILMB": {
        "interface_ports": [
          "sys_mb/ILMB",
          "sys_ilmb/LMB_M"
        ]
      },
      "sys_mb_M_AXI_DC": {
        "interface_ports": [
          "axi_mem_interconnect/S00_AXI",
          "sys_mb/M_AXI_DC"
        ]
      },
      "sys_mb_M_AXI_DP": {
        "interface_ports": [
          "axi_cpu_interconnect/S00_AXI",
          "sys_mb/M_AXI_DP"
        ]
      },
      "sys_mb_M_AXI_IC": {
        "interface_ports": [
          "axi_mem_interconnect/S01_AXI",
          "sys_mb/M_AXI_IC"
        ]
      },
      "sys_mb_debug_MBDEBUG_0": {
        "interface_ports": [
          "sys_mb_debug/MBDEBUG_0",
          "sys_mb/DEBUG"
        ]
      },
      "util_ad9361_adc_pack_packed_fifo_wr": {
        "interface_ports": [
          "util_ad9361_adc_pack/packed_fifo_wr",
          "axi_ad9361_adc_dma/fifo_wr"
        ]
      }
    },
    "nets": {
      "GND_1_dout": {
        "ports": [
          "GND_1/dout",
          "sys_concat_intc/In5",
          "sys_concat_intc/In6",
          "sys_concat_intc/In7",
          "sys_concat_intc/In8",
          "sys_concat_intc/In14",
          "sys_concat_intc/In15"
        ]
      },
      "axi_ad9361_adc_data_i0": {
        "ports": [
          "axi_ad9361/adc_data_i0",
          "util_ad9361_adc_fifo/din_data_0"
        ]
      },
      "axi_ad9361_adc_data_i1": {
        "ports": [
          "axi_ad9361/adc_data_i1",
          "util_ad9361_adc_fifo/din_data_2"
        ]
      },
      "axi_ad9361_adc_data_q0": {
        "ports": [
          "axi_ad9361/adc_data_q0",
          "util_ad9361_adc_fifo/din_data_1"
        ]
      },
      "axi_ad9361_adc_data_q1": {
        "ports": [
          "axi_ad9361/adc_data_q1",
          "util_ad9361_adc_fifo/din_data_3"
        ]
      },
      "axi_ad9361_adc_dma_irq": {
        "ports": [
          "axi_ad9361_adc_dma/irq",
          "sys_concat_intc/In12"
        ]
      },
      "axi_ad9361_adc_enable_i0": {
        "ports": [
          "axi_ad9361/adc_enable_i0",
          "util_ad9361_adc_fifo/din_enable_0"
        ]
      },
      "axi_ad9361_adc_enable_i1": {
        "ports": [
          "axi_ad9361/adc_enable_i1",
          "util_ad9361_adc_fifo/din_enable_2"
        ]
      },
      "axi_ad9361_adc_enable_q0": {
        "ports": [
          "axi_ad9361/adc_enable_q0",
          "util_ad9361_adc_fifo/din_enable_1"
        ]
      },
      "axi_ad9361_adc_enable_q1": {
        "ports": [
          "axi_ad9361/adc_enable_q1",
          "util_ad9361_adc_fifo/din_enable_3"
        ]
      },
      "axi_ad9361_adc_r1_mode": {
        "ports": [
          "axi_ad9361/adc_r1_mode",
          "util_ad9361_divclk_sel_concat/In0"
        ]
      },
      "axi_ad9361_adc_valid_i0": {
        "ports": [
          "axi_ad9361/adc_valid_i0",
          "util_ad9361_adc_fifo/din_valid_0"
        ]
      },
      "axi_ad9361_adc_valid_i1": {
        "ports": [
          "axi_ad9361/adc_valid_i1",
          "util_ad9361_adc_fifo/din_valid_2"
        ]
      },
      "axi_ad9361_adc_valid_q0": {
        "ports": [
          "axi_ad9361/adc_valid_q0",
          "util_ad9361_adc_fifo/din_valid_1"
        ]
      },
      "axi_ad9361_adc_valid_q1": {
        "ports": [
          "axi_ad9361/adc_valid_q1",
          "util_ad9361_adc_fifo/din_valid_3"
        ]
      },
      "axi_ad9361_dac_dma_irq": {
        "ports": [
          "axi_ad9361_dac_dma/irq",
          "sys_concat_intc/In13"
        ]
      },
      "axi_ad9361_dac_enable_i0": {
        "ports": [
          "axi_ad9361/dac_enable_i0",
          "axi_ad9361_dac_fifo/dout_enable_0"
        ]
      },
      "axi_ad9361_dac_enable_i1": {
        "ports": [
          "axi_ad9361/dac_enable_i1",
          "axi_ad9361_dac_fifo/dout_enable_2"
        ]
      },
      "axi_ad9361_dac_enable_q0": {
        "ports": [
          "axi_ad9361/dac_enable_q0",
          "axi_ad9361_dac_fifo/dout_enable_1"
        ]
      },
      "axi_ad9361_dac_enable_q1": {
        "ports": [
          "axi_ad9361/dac_enable_q1",
          "axi_ad9361_dac_fifo/dout_enable_3"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_0": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_0",
          "util_ad9361_dac_upack/enable_0"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_1": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_1",
          "util_ad9361_dac_upack/enable_1"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_2": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_2",
          "util_ad9361_dac_upack/enable_2"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_3": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_3",
          "util_ad9361_dac_upack/enable_3"
        ]
      },
      "axi_ad9361_dac_fifo_din_valid_0": {
        "ports": [
          "axi_ad9361_dac_fifo/din_valid_0",
          "util_ad9361_dac_upack/fifo_rd_en"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_0": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_0",
          "axi_ad9361/dac_data_i0"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_1": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_1",
          "axi_ad9361/dac_data_q0"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_2": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_2",
          "axi_ad9361/dac_data_i1"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_3": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_3",
          "axi_ad9361/dac_data_q1"
        ]
      },
      "axi_ad9361_dac_fifo_dout_unf": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_unf",
          "axi_ad9361/dac_dunf"
        ]
      },
      "axi_ad9361_dac_r1_mode": {
        "ports": [
          "axi_ad9361/dac_r1_mode",
          "util_ad9361_divclk_sel_concat/In1"
        ]
      },
      "axi_ad9361_dac_valid_i0": {
        "ports": [
          "axi_ad9361/dac_valid_i0",
          "axi_ad9361_dac_fifo/dout_valid_0"
        ]
      },
      "axi_ad9361_dac_valid_i1": {
        "ports": [
          "axi_ad9361/dac_valid_i1",
          "axi_ad9361_dac_fifo/dout_valid_2"
        ]
      },
      "axi_ad9361_dac_valid_q0": {
        "ports": [
          "axi_ad9361/dac_valid_q0",
          "axi_ad9361_dac_fifo/dout_valid_1"
        ]
      },
      "axi_ad9361_dac_valid_q1": {
        "ports": [
          "axi_ad9361/dac_valid_q1",
          "axi_ad9361_dac_fifo/dout_valid_3"
        ]
      },
      "axi_ad9361_enable": {
        "ports": [
          "axi_ad9361/enable",
          "enable"
        ]
      },
      "axi_ad9361_l_clk": {
        "ports": [
          "axi_ad9361/l_clk",
          "axi_ad9361/clk",
          "util_ad9361_divclk/clk",
          "util_ad9361_adc_fifo/din_clk",
          "axi_ad9361_dac_fifo/dout_clk"
        ]
      },
      "axi_ad9361_rst": {
        "ports": [
          "axi_ad9361/rst",
          "util_ad9361_adc_fifo/din_rst",
          "axi_ad9361_dac_fifo/dout_rst"
        ]
      },
      "axi_ad9361_tdd_sync_cntr": {
        "ports": [
          "axi_ad9361/tdd_sync_cntr",
          "util_ad9361_tdd_sync/sync_mode",
          "tdd_sync_t"
        ]
      },
      "axi_ad9361_tx_clk_out_n": {
        "ports": [
          "axi_ad9361/tx_clk_out_n",
          "tx_clk_out_n"
        ]
      },
      "axi_ad9361_tx_clk_out_p": {
        "ports": [
          "axi_ad9361/tx_clk_out_p",
          "tx_clk_out_p"
        ]
      },
      "axi_ad9361_tx_data_out_n": {
        "ports": [
          "axi_ad9361/tx_data_out_n",
          "tx_data_out_n"
        ]
      },
      "axi_ad9361_tx_data_out_p": {
        "ports": [
          "axi_ad9361/tx_data_out_p",
          "tx_data_out_p"
        ]
      },
      "axi_ad9361_tx_frame_out_n": {
        "ports": [
          "axi_ad9361/tx_frame_out_n",
          "tx_frame_out_n"
        ]
      },
      "axi_ad9361_tx_frame_out_p": {
        "ports": [
          "axi_ad9361/tx_frame_out_p",
          "tx_frame_out_p"
        ]
      },
      "axi_ad9361_txnrx": {
        "ports": [
          "axi_ad9361/txnrx",
          "txnrx"
        ]
      },
      "axi_ddr_cntrl_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "axi_ddr_cntrl/c0_ddr4_ui_clk_sync_rst",
          "sys_rstgen/ext_reset_in",
          "sys_200m_rstgen/ext_reset_in",
          "axi_ddr_cntrl_rstgen/ext_reset_in"
        ]
      },
      "axi_ethernet_dma_mm2s_cntrl_reset_out_n": {
        "ports": [
          "axi_ethernet_dma/mm2s_cntrl_reset_out_n",
          "axi_ethernet/axi_txc_arstn"
        ]
      },
      "axi_ethernet_dma_mm2s_introut": {
        "ports": [
          "axi_ethernet_dma/mm2s_introut",
          "sys_concat_intc/In2"
        ]
      },
      "axi_ethernet_dma_mm2s_prmry_reset_out_n": {
        "ports": [
          "axi_ethernet_dma/mm2s_prmry_reset_out_n",
          "axi_ethernet/axi_txd_arstn"
        ]
      },
      "axi_ethernet_dma_s2mm_introut": {
        "ports": [
          "axi_ethernet_dma/s2mm_introut",
          "sys_concat_intc/In3"
        ]
      },
      "axi_ethernet_dma_s2mm_prmry_reset_out_n": {
        "ports": [
          "axi_ethernet_dma/s2mm_prmry_reset_out_n",
          "axi_ethernet/axi_rxd_arstn"
        ]
      },
      "axi_ethernet_dma_s2mm_sts_reset_out_n": {
        "ports": [
          "axi_ethernet_dma/s2mm_sts_reset_out_n",
          "axi_ethernet/axi_rxs_arstn"
        ]
      },
      "axi_ethernet_interrupt": {
        "ports": [
          "axi_ethernet/interrupt",
          "sys_concat_intc/In1"
        ]
      },
      "axi_ethernet_phy_rst_n": {
        "ports": [
          "axi_ethernet/phy_rst_n",
          "phy_rst_n"
        ]
      },
      "axi_gpio_gpio2_io_o": {
        "ports": [
          "axi_gpio/gpio2_io_o",
          "gpio1_o"
        ]
      },
      "axi_gpio_gpio2_io_t": {
        "ports": [
          "axi_gpio/gpio2_io_t",
          "gpio1_t"
        ]
      },
      "axi_gpio_gpio_io_o": {
        "ports": [
          "axi_gpio/gpio_io_o",
          "gpio0_o"
        ]
      },
      "axi_gpio_gpio_io_t": {
        "ports": [
          "axi_gpio/gpio_io_t",
          "gpio0_t"
        ]
      },
      "axi_gpio_ip2intc_irpt": {
        "ports": [
          "axi_gpio/ip2intc_irpt",
          "sys_concat_intc/In11"
        ]
      },
      "axi_iic_main_iic2intc_irpt": {
        "ports": [
          "axi_iic_main/iic2intc_irpt",
          "sys_concat_intc/In9"
        ]
      },
      "axi_spi_io0_o": {
        "ports": [
          "axi_spi/io0_o",
          "spi_sdo_o"
        ]
      },
      "axi_spi_ip2intc_irpt": {
        "ports": [
          "axi_spi/ip2intc_irpt",
          "sys_concat_intc/In10"
        ]
      },
      "axi_spi_sck_o": {
        "ports": [
          "axi_spi/sck_o",
          "spi_clk_o"
        ]
      },
      "axi_spi_ss_o": {
        "ports": [
          "axi_spi/ss_o",
          "spi_csn_o"
        ]
      },
      "axi_sysid_0_rom_addr": {
        "ports": [
          "axi_sysid_0/rom_addr",
          "rom_sys_0/rom_addr"
        ]
      },
      "axi_timer_interrupt": {
        "ports": [
          "axi_timer/interrupt",
          "sys_concat_intc/In0"
        ]
      },
      "axi_uart_interrupt": {
        "ports": [
          "axi_uart/interrupt",
          "sys_concat_intc/In4"
        ]
      },
      "axi_uart_tx": {
        "ports": [
          "axi_uart/tx",
          "uart_sout"
        ]
      },
      "gpio0_i_1": {
        "ports": [
          "gpio0_i",
          "axi_gpio/gpio_io_i"
        ]
      },
      "gpio1_i_1": {
        "ports": [
          "gpio1_i",
          "axi_gpio/gpio2_io_i"
        ]
      },
      "phy_sd_1": {
        "ports": [
          "phy_sd",
          "axi_ethernet/signal_detect"
        ]
      },
      "rom_sys_0_rom_data": {
        "ports": [
          "rom_sys_0/rom_data",
          "axi_sysid_0/sys_rom_data"
        ]
      },
      "rx_clk_in_n_1": {
        "ports": [
          "rx_clk_in_n",
          "axi_ad9361/rx_clk_in_n"
        ]
      },
      "rx_clk_in_p_1": {
        "ports": [
          "rx_clk_in_p",
          "axi_ad9361/rx_clk_in_p"
        ]
      },
      "rx_data_in_n_1": {
        "ports": [
          "rx_data_in_n",
          "axi_ad9361/rx_data_in_n"
        ]
      },
      "rx_data_in_p_1": {
        "ports": [
          "rx_data_in_p",
          "axi_ad9361/rx_data_in_p"
        ]
      },
      "rx_frame_in_n_1": {
        "ports": [
          "rx_frame_in_n",
          "axi_ad9361/rx_frame_in_n"
        ]
      },
      "rx_frame_in_p_1": {
        "ports": [
          "rx_frame_in_p",
          "axi_ad9361/rx_frame_in_p"
        ]
      },
      "spi_clk_i_1": {
        "ports": [
          "spi_clk_i",
          "axi_spi/sck_i"
        ]
      },
      "spi_csn_i_1": {
        "ports": [
          "spi_csn_i",
          "axi_spi/ss_i"
        ]
      },
      "spi_sdi_i_1": {
        "ports": [
          "spi_sdi_i",
          "axi_spi/io1_i"
        ]
      },
      "spi_sdo_i_1": {
        "ports": [
          "spi_sdo_i",
          "axi_spi/io0_i"
        ]
      },
      "sys_200m_clk": {
        "ports": [
          "axi_ddr_cntrl/addn_ui_clkout2",
          "sys_200m_rstgen/slowest_sync_clk",
          "axi_ad9361/delay_clk"
        ]
      },
      "sys_200m_reset": {
        "ports": [
          "sys_200m_rstgen/peripheral_reset"
        ]
      },
      "sys_200m_resetn": {
        "ports": [
          "sys_200m_rstgen/peripheral_aresetn"
        ]
      },
      "sys_concat_intc_dout": {
        "ports": [
          "sys_concat_intc/dout",
          "axi_intc/intr"
        ]
      },
      "sys_cpu_clk": {
        "ports": [
          "axi_ddr_cntrl/addn_ui_clkout1",
          "sys_rstgen/slowest_sync_clk",
          "sys_mb/Clk",
          "sys_dlmb/LMB_Clk",
          "sys_ilmb/LMB_Clk",
          "sys_dlmb_cntlr/LMB_Clk",
          "sys_ilmb_cntlr/LMB_Clk",
          "axi_ethernet/axis_clk",
          "axi_spi/ext_spi_clk",
          "rom_sys_0/clk",
          "axi_cpu_interconnect/aclk",
          "sys_mb_debug/S_AXI_ACLK",
          "axi_ethernet/s_axi_lite_clk",
          "axi_ethernet_dma/s_axi_lite_aclk",
          "axi_uart/s_axi_aclk",
          "axi_timer/s_axi_aclk",
          "axi_intc/s_axi_aclk",
          "axi_iic_main/s_axi_aclk",
          "axi_sysid_0/s_axi_aclk",
          "axi_gpio/s_axi_aclk",
          "axi_spi/s_axi_aclk",
          "axi_mem_interconnect/aclk1",
          "axi_ethernet_dma/m_axi_sg_aclk",
          "axi_ethernet_dma/m_axi_mm2s_aclk",
          "axi_ethernet_dma/m_axi_s2mm_aclk",
          "util_ad9361_tdd_sync/clk",
          "axi_ad9361/s_axi_aclk",
          "axi_ad9361_adc_dma/s_axi_aclk",
          "axi_ad9361_dac_dma/s_axi_aclk",
          "axi_ad9361_adc_dma/m_dest_axi_aclk",
          "axi_ad9361_dac_dma/m_src_axi_aclk"
        ]
      },
      "sys_cpu_reset": {
        "ports": [
          "sys_rstgen/peripheral_reset"
        ]
      },
      "sys_cpu_resetn": {
        "ports": [
          "sys_rstgen/peripheral_aresetn",
          "axi_cpu_interconnect/aresetn",
          "sys_mb_debug/S_AXI_ARESETN",
          "axi_ethernet/s_axi_lite_resetn",
          "axi_ethernet_dma/axi_resetn",
          "axi_uart/s_axi_aresetn",
          "axi_timer/s_axi_aresetn",
          "axi_intc/s_axi_aresetn",
          "axi_iic_main/s_axi_aresetn",
          "axi_sysid_0/s_axi_aresetn",
          "axi_gpio/s_axi_aresetn",
          "axi_spi/s_axi_aresetn",
          "util_ad9361_tdd_sync/rstn",
          "util_ad9361_divclk_reset/ext_reset_in",
          "axi_ad9361_adc_dma/m_dest_axi_aresetn",
          "axi_ad9361_dac_dma/m_src_axi_aresetn",
          "axi_ad9361/s_axi_aresetn",
          "axi_ad9361_adc_dma/s_axi_aresetn",
          "axi_ad9361_dac_dma/s_axi_aresetn"
        ]
      },
      "sys_mb_debug_Debug_SYS_Rst": {
        "ports": [
          "sys_mb_debug/Debug_SYS_Rst",
          "sys_rstgen/mb_debug_sys_rst"
        ]
      },
      "sys_mem_clk": {
        "ports": [
          "axi_ddr_cntrl/c0_ddr4_ui_clk",
          "axi_ddr_cntrl_rstgen/slowest_sync_clk",
          "axi_mem_interconnect/aclk"
        ]
      },
      "sys_mem_resetn": {
        "ports": [
          "axi_ddr_cntrl_rstgen/peripheral_aresetn",
          "axi_ddr_cntrl/c0_ddr4_aresetn",
          "axi_mem_interconnect/aresetn"
        ]
      },
      "sys_rst_1": {
        "ports": [
          "sys_rst",
          "axi_ddr_cntrl/sys_rst"
        ]
      },
      "sys_rstgen_bus_struct_reset": {
        "ports": [
          "sys_rstgen/bus_struct_reset",
          "sys_dlmb/SYS_Rst",
          "sys_ilmb/SYS_Rst",
          "sys_dlmb_cntlr/LMB_Rst",
          "sys_ilmb_cntlr/LMB_Rst"
        ]
      },
      "sys_rstgen_mb_reset": {
        "ports": [
          "sys_rstgen/mb_reset",
          "sys_mb/Reset"
        ]
      },
      "tdd_sync_i_1": {
        "ports": [
          "tdd_sync_i",
          "util_ad9361_tdd_sync/sync_in"
        ]
      },
      "uart_sin_1": {
        "ports": [
          "uart_sin",
          "axi_uart/rx"
        ]
      },
      "up_enable_1": {
        "ports": [
          "up_enable",
          "axi_ad9361/up_enable"
        ]
      },
      "up_txnrx_1": {
        "ports": [
          "up_txnrx",
          "axi_ad9361/up_txnrx"
        ]
      },
      "util_ad9361_adc_fifo_din_ovf": {
        "ports": [
          "util_ad9361_adc_fifo/din_ovf",
          "axi_ad9361/adc_dovf"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_0": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_0",
          "util_ad9361_adc_pack/fifo_wr_data_0"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_1": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_1",
          "util_ad9361_adc_pack/fifo_wr_data_1"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_2": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_2",
          "util_ad9361_adc_pack/fifo_wr_data_2"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_3": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_3",
          "util_ad9361_adc_pack/fifo_wr_data_3"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_0": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_0",
          "util_ad9361_adc_pack/enable_0"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_1": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_1",
          "util_ad9361_adc_pack/enable_1"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_2": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_2",
          "util_ad9361_adc_pack/enable_2"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_3": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_3",
          "util_ad9361_adc_pack/enable_3"
        ]
      },
      "util_ad9361_adc_fifo_dout_valid_0": {
        "ports": [
          "util_ad9361_adc_fifo/dout_valid_0",
          "util_ad9361_adc_pack/fifo_wr_en"
        ]
      },
      "util_ad9361_adc_pack_fifo_wr_overflow": {
        "ports": [
          "util_ad9361_adc_pack/fifo_wr_overflow",
          "util_ad9361_adc_fifo/dout_ovf"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_data_0": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_data_0",
          "axi_ad9361_dac_fifo/din_data_0"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_data_1": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_data_1",
          "axi_ad9361_dac_fifo/din_data_1"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_data_2": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_data_2",
          "axi_ad9361_dac_fifo/din_data_2"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_data_3": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_data_3",
          "axi_ad9361_dac_fifo/din_data_3"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_underflow": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_underflow",
          "axi_ad9361_dac_fifo/din_unf"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_valid": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_valid",
          "axi_ad9361_dac_fifo/din_valid_in_0",
          "axi_ad9361_dac_fifo/din_valid_in_1",
          "axi_ad9361_dac_fifo/din_valid_in_2",
          "axi_ad9361_dac_fifo/din_valid_in_3"
        ]
      },
      "util_ad9361_divclk_clk_out": {
        "ports": [
          "util_ad9361_divclk/clk_out",
          "util_ad9361_divclk_reset/slowest_sync_clk",
          "util_ad9361_adc_fifo/dout_clk",
          "util_ad9361_adc_pack/clk",
          "axi_ad9361_adc_dma/fifo_wr_clk",
          "axi_ad9361_dac_fifo/din_clk",
          "util_ad9361_dac_upack/clk",
          "axi_ad9361_dac_dma/m_axis_aclk"
        ]
      },
      "util_ad9361_divclk_reset_peripheral_aresetn": {
        "ports": [
          "util_ad9361_divclk_reset/peripheral_aresetn",
          "util_ad9361_adc_fifo/dout_rstn",
          "axi_ad9361_dac_fifo/din_rstn"
        ]
      },
      "util_ad9361_divclk_reset_peripheral_reset": {
        "ports": [
          "util_ad9361_divclk_reset/peripheral_reset",
          "util_ad9361_adc_pack/reset",
          "util_ad9361_dac_upack/reset"
        ]
      },
      "util_ad9361_divclk_sel_Res": {
        "ports": [
          "util_ad9361_divclk_sel/Res",
          "util_ad9361_divclk/clk_sel"
        ]
      },
      "util_ad9361_divclk_sel_concat_dout": {
        "ports": [
          "util_ad9361_divclk_sel_concat/dout",
          "util_ad9361_divclk_sel/Op1"
        ]
      },
      "util_ad9361_tdd_sync_sync_out": {
        "ports": [
          "util_ad9361_tdd_sync/sync_out",
          "axi_ad9361/tdd_sync",
          "tdd_sync_o"
        ]
      }
    },
    "addressing": {
      "/sys_mb": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_ddr_cntrl_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              },
              "SEG_data_axi_ad9361": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x79020000",
                "range": "64K"
              },
              "SEG_data_axi_ad9361_adc_dma": {
                "address_block": "/axi_ad9361_adc_dma/s_axi/axi_lite",
                "offset": "0x7C400000",
                "range": "4K"
              },
              "SEG_data_axi_ad9361_dac_dma": {
                "address_block": "/axi_ad9361_dac_dma/s_axi/axi_lite",
                "offset": "0x7C420000",
                "range": "4K"
              },
              "SEG_data_axi_ethernet": {
                "address_block": "/axi_ethernet/s_axi/Reg0",
                "offset": "0x40E00000",
                "range": "256K"
              },
              "SEG_data_axi_ethernet_dma": {
                "address_block": "/axi_ethernet_dma/S_AXI_LITE/Reg",
                "offset": "0x41E10000",
                "range": "4K"
              },
              "SEG_data_axi_gpio": {
                "address_block": "/axi_gpio/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "4K"
              },
              "SEG_data_axi_iic_main": {
                "address_block": "/axi_iic_main/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "4K"
              },
              "SEG_data_axi_intc": {
                "address_block": "/axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "4K"
              },
              "SEG_data_axi_spi": {
                "address_block": "/axi_spi/AXI_LITE/Reg",
                "offset": "0x44A70000",
                "range": "4K"
              },
              "SEG_data_axi_sysid_0": {
                "address_block": "/axi_sysid_0/s_axi/axi_lite",
                "offset": "0x45000000",
                "range": "64K"
              },
              "SEG_data_axi_timer": {
                "address_block": "/axi_timer/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "4K"
              },
              "SEG_data_axi_uart": {
                "address_block": "/axi_uart/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "4K"
              },
              "SEG_data_sys_mb_debug": {
                "address_block": "/sys_mb_debug/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_dlmb_cntlr": {
                "address_block": "/sys_dlmb_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_axi_ddr_cntrl_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              },
              "SEG_ilmb_cntlr": {
                "address_block": "/sys_ilmb_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              }
            }
          }
        }
      },
      "/axi_ethernet_dma": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_axi_ddr_cntrl_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_axi_ddr_cntrl_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_axi_ddr_cntrl_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              }
            }
          }
        }
      },
      "/axi_ad9361_adc_dma": {
        "address_spaces": {
          "m_dest_axi": {
            "segments": {
              "SEG_axi_ddr_cntrl_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              }
            }
          }
        }
      },
      "/axi_ad9361_dac_dma": {
        "address_spaces": {
          "m_src_axi": {
            "segments": {
              "SEG_axi_ddr_cntrl_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              }
            }
          }
        }
      }
    }
  }
}