Analysis & Synthesis report for ADDA
Wed Feb 05 16:15:24 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |ADDA|current_sta
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated
 15. Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p
 16. Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p
 17. Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram
 18. Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|dffpipe_oe9:rs_brp
 19. Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|dffpipe_gd9:rs_bwp
 20. Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 21. Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10
 22. Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|dffpipe_gd9:ws_brp
 23. Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|dffpipe_gd9:ws_bwp
 24. Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 25. Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13
 26. Parameter Settings for User Entity Instance: Top-level Entity: |ADDA
 27. Parameter Settings for User Entity Instance: ip:u_pll|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 29. altpll Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "fifo:u_fifo"
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 05 16:15:24 2020       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ADDA                                        ;
; Top-level Entity Name              ; ADDA                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 67                                          ;
;     Total combinational functions  ; 67                                          ;
;     Dedicated logic registers      ; 20                                          ;
; Total registers                    ; 20                                          ;
; Total pins                         ; 23                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; ADDA               ; ADDA               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; ../rtl/ADDA.v                    ; yes             ; User Verilog HDL File        ; E:/FPGAProgramm/ADDA/rtl/ADDA.v                                                ;         ;
; ../rtl/ip.v                      ; yes             ; User Wizard-Generated File   ; E:/FPGAProgramm/ADDA/rtl/ip.v                                                  ;         ;
; ../rtl/fifo.v                    ; yes             ; User Wizard-Generated File   ; E:/FPGAProgramm/ADDA/rtl/fifo.v                                                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/altera/13.1standard/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1standard/quartus/libraries/megafunctions/aglobal131.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1standard/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/13.1standard/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/13.1standard/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/ip_altpll.v                   ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/ip_altpll.v                                        ;         ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                 ; d:/altera/13.1standard/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf ;         ;
; db/dcfifo_t7n1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf                                    ;         ;
; db/a_gray2bin_ugb.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/a_gray2bin_ugb.tdf                                 ;         ;
; db/a_graycounter_s57.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/a_graycounter_s57.tdf                              ;         ;
; db/a_graycounter_pjc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/a_graycounter_pjc.tdf                              ;         ;
; db/altsyncram_ei31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/altsyncram_ei31.tdf                                ;         ;
; db/dffpipe_oe9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/dffpipe_oe9.tdf                                    ;         ;
; db/dffpipe_gd9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/dffpipe_gd9.tdf                                    ;         ;
; db/alt_synch_pipe_kkd.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/alt_synch_pipe_kkd.tdf                             ;         ;
; db/dffpipe_jd9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/dffpipe_jd9.tdf                                    ;         ;
; db/alt_synch_pipe_lkd.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/alt_synch_pipe_lkd.tdf                             ;         ;
; db/dffpipe_kd9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/dffpipe_kd9.tdf                                    ;         ;
; db/cmpr_f66.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/cmpr_f66.tdf                                       ;         ;
; db/cmpr_n76.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/cmpr_n76.tdf                                       ;         ;
; db/cntr_54e.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/FPGAProgramm/ADDA/par/db/cntr_54e.tdf                                       ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 67             ;
;                                             ;                ;
; Total combinational functions               ; 67             ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 36             ;
;     -- 3 input functions                    ; 16             ;
;     -- <=2 input functions                  ; 15             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 63             ;
;     -- arithmetic mode                      ; 4              ;
;                                             ;                ;
; Total registers                             ; 20             ;
;     -- Dedicated logic registers            ; 20             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 23             ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; i_rest_n~input ;
; Maximum fan-out                             ; 34             ;
; Total fan-out                               ; 361            ;
; Average fan-out                             ; 2.41           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                              ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                             ; Library Name ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+--------------+
; |ADDA                               ; 67 (67)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 23   ; 0            ; |ADDA                                                           ; work         ;
;    |ip:u_pll|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADDA|ip:u_pll                                                  ; work         ;
;       |altpll:altpll_component|     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADDA|ip:u_pll|altpll:altpll_component                          ; work         ;
;          |ip_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADDA|ip:u_pll|altpll:altpll_component|ip_altpll:auto_generated ; work         ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+-------------------+---------------------------------+
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |ADDA|fifo:u_fifo ; E:/FPGAProgramm/ADDA/rtl/fifo.v ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |ADDA|ip:u_pll    ; E:/FPGAProgramm/ADDA/rtl/ip.v   ;
+--------+--------------+---------+--------------+--------------+-------------------+---------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ADDA|current_sta                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------+-----------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+---------------------+---------------------+--------------------+
; Name                              ; current_sta.WAIT_DRDY ; current_sta.WRITECONTROL2_VAL_END ; current_sta.WRITECONTROL2_VAL ; current_sta.WRITECONTROL2_ADR_END ; current_sta.WRITECONTROL2_ADR ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL1_VAL ; current_sta.WRITECONTROL1_ADR_END ; current_sta.WRITECONTROL1_ADR ; current_sta.WRESET2 ; current_sta.WRESET1 ; current_sta.STATE0 ;
+-----------------------------------+-----------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+---------------------+---------------------+--------------------+
; current_sta.STATE0                ; 0                     ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 0                  ;
; current_sta.WRESET1               ; 0                     ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 1                   ; 1                  ;
; current_sta.WRESET2               ; 0                     ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 1                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL1_ADR     ; 0                     ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 1                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL1_ADR_END ; 0                     ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 1                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL1_VAL     ; 0                     ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 1                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL1_VAL_END ; 0                     ; 0                                 ; 0                             ; 0                                 ; 0                             ; 1                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL2_ADR     ; 0                     ; 0                                 ; 0                             ; 0                                 ; 1                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL2_ADR_END ; 0                     ; 0                                 ; 0                             ; 1                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL2_VAL     ; 0                     ; 0                                 ; 1                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WRITECONTROL2_VAL_END ; 0                     ; 1                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
; current_sta.WAIT_DRDY             ; 1                     ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                                 ; 0                             ; 0                   ; 0                   ; 1                  ;
+-----------------------------------+-----------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+-----------------------------------+-------------------------------+---------------------+---------------------+--------------------+


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; r_n_w$latch                                         ; WideOr15              ; yes                    ;
; cs_n$latch                                          ; cs_n                  ; yes                    ;
; o_rest_n$latch                                      ; WideOr12              ; yes                    ;
; next_sta.WAIT_DRDY_682                              ; next_sta.STATE0       ; yes                    ;
; next_sta.WRITECONTROL2_VAL_END_689                  ; next_sta.STATE0       ; yes                    ;
; next_sta.WRITECONTROL2_VAL_696                      ; next_sta.STATE0       ; yes                    ;
; next_sta.WRITECONTROL2_ADR_END_703                  ; next_sta.STATE0       ; yes                    ;
; next_sta.WRITECONTROL2_ADR_710                      ; next_sta.STATE0       ; yes                    ;
; next_sta.WRITECONTROL1_VAL_END_717                  ; next_sta.STATE0       ; yes                    ;
; next_sta.WRITECONTROL1_VAL_724                      ; next_sta.STATE0       ; yes                    ;
; next_sta.WRITECONTROL1_ADR_END_731                  ; next_sta.STATE0       ; yes                    ;
; next_sta.WRITECONTROL1_ADR_738                      ; next_sta.STATE0       ; yes                    ;
; next_sta.WRESET2_745                                ; next_sta.STATE0       ; yes                    ;
; next_sta.WRESET1_752                                ; next_sta.STATE0       ; yes                    ;
; next_sta.STATE0_760                                 ; GND                   ; yes                    ;
; wrreq                                               ; current_sta.WAIT_DRDY ; yes                    ;
; adcdata[0]~0                                        ; WideOr20              ; yes                    ;
; adcdata[0]_428                                      ; WideOr20              ; yes                    ;
; adcdata[1]~2                                        ; WideOr20              ; yes                    ;
; adcdata[1]_443                                      ; WideOr20              ; yes                    ;
; adcdata[2]_458                                      ; WideOr20              ; yes                    ;
; adcdata[5]                                          ; WideOr20              ; yes                    ;
; adcdata[5]_503                                      ; WideOr20              ; yes                    ;
; Number of user-specified and inferred latches = 23  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[0]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[0]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[0]                                             ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[1]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[1]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[1]                                             ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[2]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[2]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[2]                                             ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[3]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[3]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[3]                                             ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[4]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[4]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[4]                                             ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[5]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[5]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[5]                                             ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[6]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[6]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[6]                                             ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[7]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[7]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[7]                                             ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[8]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[8]    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[8]                                             ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|rdptr_g[0..8]                                                  ; Stuck at GND due to stuck port clock_enable ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                             ; Stuck at GND due to stuck port clock_enable ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe14a[0..8] ; Stuck at GND due to stuck port data_in      ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe15a[0..8] ; Stuck at GND due to stuck port data_in      ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|wrptr_g[0..8]                                                  ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                         ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                         ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                         ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                         ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                         ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                         ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                         ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                         ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                         ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                            ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0..2]                ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0..8]                    ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                            ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                      ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                      ; Lost fanout                                 ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                      ; Lost fanout                                 ;
; current_sta~4                                                                                                                                           ; Lost fanout                                 ;
; current_sta~5                                                                                                                                           ; Lost fanout                                 ;
; current_sta~6                                                                                                                                           ; Lost fanout                                 ;
; current_sta~7                                                                                                                                           ; Lost fanout                                 ;
; Total Number of Removed Registers = 94                                                                                                                  ;                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|rdptr_g[8]                                                  ; Stuck at GND                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe14a[8], ;
;                                                                                                                                                      ; due to stuck port clock_enable ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe15a[8], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1,                      ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2,                      ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3,                      ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8,                      ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2],                ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1],                ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0],                ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[0] ; Lost Fanouts                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[0], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[0],                                          ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|wrptr_g[0],                                                  ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[1] ; Lost Fanouts                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[1], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[1],                                          ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|wrptr_g[1]                                                   ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[2] ; Lost Fanouts                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[2], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[2],                                          ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|wrptr_g[2]                                                   ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[3] ; Lost Fanouts                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[3], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[3],                                          ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|wrptr_g[3]                                                   ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[4] ; Lost Fanouts                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[4], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[4],                                          ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|wrptr_g[4]                                                   ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[5] ; Lost Fanouts                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[5], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[5],                                          ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|wrptr_g[5]                                                   ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[6] ; Lost Fanouts                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[6], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[6],                                          ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|wrptr_g[6]                                                   ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[7] ; Lost Fanouts                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[7], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[7],                                          ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|wrptr_g[7]                                                   ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe12a[8] ; Lost Fanouts                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10|dffe11a[8], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|delayed_wrptr_g[8],                                          ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|wrptr_g[8]                                                   ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|rdptr_g[7]                                                  ; Stuck at GND                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe14a[7], ;
;                                                                                                                                                      ; due to stuck port clock_enable ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe15a[7], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|rdptr_g[6]                                                  ; Stuck at GND                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe14a[6], ;
;                                                                                                                                                      ; due to stuck port clock_enable ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe15a[6], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|rdptr_g[5]                                                  ; Stuck at GND                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe14a[5], ;
;                                                                                                                                                      ; due to stuck port clock_enable ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe15a[5], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|rdptr_g[4]                                                  ; Stuck at GND                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe14a[4], ;
;                                                                                                                                                      ; due to stuck port clock_enable ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe15a[4], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|rdptr_g[3]                                                  ; Stuck at GND                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe14a[3], ;
;                                                                                                                                                      ; due to stuck port clock_enable ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe15a[3], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|rdptr_g[2]                                                  ; Stuck at GND                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe14a[2], ;
;                                                                                                                                                      ; due to stuck port clock_enable ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe15a[2], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|rdptr_g[1]                                                  ; Stuck at GND                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe14a[1], ;
;                                                                                                                                                      ; due to stuck port clock_enable ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe15a[1], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ;
; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|rdptr_g[0]                                                  ; Stuck at GND                   ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe14a[0], ;
;                                                                                                                                                      ; due to stuck port clock_enable ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13|dffe15a[0], ;
;                                                                                                                                                      ;                                ; fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 20    ;
; Number of registers using Synchronous Clear  ; 5     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ADDA ;
+-----------------------+------------------+---------------------------+
; Parameter Name        ; Value            ; Type                      ;
+-----------------------+------------------+---------------------------+
; CONTROL1_MOD_VALE     ; 0000000000000000 ; Unsigned Binary           ;
; CONTROL2_MOD_VALE     ; 0000000000100010 ; Unsigned Binary           ;
; CONTROL1_ADDRESS      ; 0000000000000001 ; Unsigned Binary           ;
; CONTROL2_ADDRESS      ; 0000000000000010 ; Unsigned Binary           ;
; MCLKFREQUENT          ; 10000000         ; Signed Integer            ;
; STATE0                ; 0000             ; Unsigned Binary           ;
; WRESET1               ; 0001             ; Unsigned Binary           ;
; WRESET2               ; 0010             ; Unsigned Binary           ;
; WRITECONTROL1_ADR     ; 0011             ; Unsigned Binary           ;
; WRITECONTROL1_ADR_END ; 0100             ; Unsigned Binary           ;
; WRITECONTROL1_VAL     ; 0101             ; Unsigned Binary           ;
; WRITECONTROL1_VAL_END ; 0110             ; Unsigned Binary           ;
; WRITECONTROL2_ADR     ; 0111             ; Unsigned Binary           ;
; WRITECONTROL2_ADR_END ; 1000             ; Unsigned Binary           ;
; WRITECONTROL2_VAL     ; 1001             ; Unsigned Binary           ;
; WRITECONTROL2_VAL_END ; 1010             ; Unsigned Binary           ;
; WAIT_SIX_MCLK         ; 1011             ; Unsigned Binary           ;
; COLLECT               ; 1100             ; Unsigned Binary           ;
; WAIT_DRDY             ; 1101             ; Unsigned Binary           ;
+-----------------------+------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip:u_pll|altpll:altpll_component ;
+-------------------------------+----------------------+------------------------+
; Parameter Name                ; Value                ; Type                   ;
+-------------------------------+----------------------+------------------------+
; OPERATION_MODE                ; NORMAL               ; Untyped                ;
; PLL_TYPE                      ; AUTO                 ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ip ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                  ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                 ; Untyped                ;
; SCAN_CHAIN                    ; LONG                 ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0               ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                    ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                   ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                    ; Untyped                ;
; LOCK_HIGH                     ; 1                    ; Untyped                ;
; LOCK_LOW                      ; 1                    ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                    ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                    ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                  ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                  ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                  ; Untyped                ;
; SKIP_VCO                      ; OFF                  ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                    ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                 ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0              ; Untyped                ;
; BANDWIDTH                     ; 0                    ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                 ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                    ; Untyped                ;
; DOWN_SPREAD                   ; 0                    ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                  ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                  ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                    ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                    ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                    ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                    ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                    ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                    ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                    ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                    ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 6                    ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                    ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                    ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                    ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                    ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                    ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                    ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                    ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                    ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                    ; Untyped                ;
; CLK1_DIVIDE_BY                ; 25                   ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 5                    ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                    ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                    ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                    ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                    ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                    ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                    ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                    ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                    ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                    ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                    ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                    ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                    ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                    ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                    ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                    ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                    ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                   ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                   ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                   ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                   ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                   ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                   ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                   ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                   ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                   ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                   ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED               ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED               ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED               ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                    ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                    ; Untyped                ;
; DPA_DIVIDER                   ; 0                    ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                    ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                    ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                    ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                    ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                    ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                    ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                    ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                    ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                    ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                    ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                    ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                    ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                    ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                    ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                    ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                    ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                   ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                   ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                   ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                   ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                    ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                    ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                    ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                    ; Untyped                ;
; VCO_MIN                       ; 0                    ; Untyped                ;
; VCO_MAX                       ; 0                    ; Untyped                ;
; VCO_CENTER                    ; 0                    ; Untyped                ;
; PFD_MIN                       ; 0                    ; Untyped                ;
; PFD_MAX                       ; 0                    ; Untyped                ;
; M_INITIAL                     ; 0                    ; Untyped                ;
; M                             ; 0                    ; Untyped                ;
; N                             ; 1                    ; Untyped                ;
; M2                            ; 1                    ; Untyped                ;
; N2                            ; 1                    ; Untyped                ;
; SS                            ; 1                    ; Untyped                ;
; C0_HIGH                       ; 0                    ; Untyped                ;
; C1_HIGH                       ; 0                    ; Untyped                ;
; C2_HIGH                       ; 0                    ; Untyped                ;
; C3_HIGH                       ; 0                    ; Untyped                ;
; C4_HIGH                       ; 0                    ; Untyped                ;
; C5_HIGH                       ; 0                    ; Untyped                ;
; C6_HIGH                       ; 0                    ; Untyped                ;
; C7_HIGH                       ; 0                    ; Untyped                ;
; C8_HIGH                       ; 0                    ; Untyped                ;
; C9_HIGH                       ; 0                    ; Untyped                ;
; C0_LOW                        ; 0                    ; Untyped                ;
; C1_LOW                        ; 0                    ; Untyped                ;
; C2_LOW                        ; 0                    ; Untyped                ;
; C3_LOW                        ; 0                    ; Untyped                ;
; C4_LOW                        ; 0                    ; Untyped                ;
; C5_LOW                        ; 0                    ; Untyped                ;
; C6_LOW                        ; 0                    ; Untyped                ;
; C7_LOW                        ; 0                    ; Untyped                ;
; C8_LOW                        ; 0                    ; Untyped                ;
; C9_LOW                        ; 0                    ; Untyped                ;
; C0_INITIAL                    ; 0                    ; Untyped                ;
; C1_INITIAL                    ; 0                    ; Untyped                ;
; C2_INITIAL                    ; 0                    ; Untyped                ;
; C3_INITIAL                    ; 0                    ; Untyped                ;
; C4_INITIAL                    ; 0                    ; Untyped                ;
; C5_INITIAL                    ; 0                    ; Untyped                ;
; C6_INITIAL                    ; 0                    ; Untyped                ;
; C7_INITIAL                    ; 0                    ; Untyped                ;
; C8_INITIAL                    ; 0                    ; Untyped                ;
; C9_INITIAL                    ; 0                    ; Untyped                ;
; C0_MODE                       ; BYPASS               ; Untyped                ;
; C1_MODE                       ; BYPASS               ; Untyped                ;
; C2_MODE                       ; BYPASS               ; Untyped                ;
; C3_MODE                       ; BYPASS               ; Untyped                ;
; C4_MODE                       ; BYPASS               ; Untyped                ;
; C5_MODE                       ; BYPASS               ; Untyped                ;
; C6_MODE                       ; BYPASS               ; Untyped                ;
; C7_MODE                       ; BYPASS               ; Untyped                ;
; C8_MODE                       ; BYPASS               ; Untyped                ;
; C9_MODE                       ; BYPASS               ; Untyped                ;
; C0_PH                         ; 0                    ; Untyped                ;
; C1_PH                         ; 0                    ; Untyped                ;
; C2_PH                         ; 0                    ; Untyped                ;
; C3_PH                         ; 0                    ; Untyped                ;
; C4_PH                         ; 0                    ; Untyped                ;
; C5_PH                         ; 0                    ; Untyped                ;
; C6_PH                         ; 0                    ; Untyped                ;
; C7_PH                         ; 0                    ; Untyped                ;
; C8_PH                         ; 0                    ; Untyped                ;
; C9_PH                         ; 0                    ; Untyped                ;
; L0_HIGH                       ; 1                    ; Untyped                ;
; L1_HIGH                       ; 1                    ; Untyped                ;
; G0_HIGH                       ; 1                    ; Untyped                ;
; G1_HIGH                       ; 1                    ; Untyped                ;
; G2_HIGH                       ; 1                    ; Untyped                ;
; G3_HIGH                       ; 1                    ; Untyped                ;
; E0_HIGH                       ; 1                    ; Untyped                ;
; E1_HIGH                       ; 1                    ; Untyped                ;
; E2_HIGH                       ; 1                    ; Untyped                ;
; E3_HIGH                       ; 1                    ; Untyped                ;
; L0_LOW                        ; 1                    ; Untyped                ;
; L1_LOW                        ; 1                    ; Untyped                ;
; G0_LOW                        ; 1                    ; Untyped                ;
; G1_LOW                        ; 1                    ; Untyped                ;
; G2_LOW                        ; 1                    ; Untyped                ;
; G3_LOW                        ; 1                    ; Untyped                ;
; E0_LOW                        ; 1                    ; Untyped                ;
; E1_LOW                        ; 1                    ; Untyped                ;
; E2_LOW                        ; 1                    ; Untyped                ;
; E3_LOW                        ; 1                    ; Untyped                ;
; L0_INITIAL                    ; 1                    ; Untyped                ;
; L1_INITIAL                    ; 1                    ; Untyped                ;
; G0_INITIAL                    ; 1                    ; Untyped                ;
; G1_INITIAL                    ; 1                    ; Untyped                ;
; G2_INITIAL                    ; 1                    ; Untyped                ;
; G3_INITIAL                    ; 1                    ; Untyped                ;
; E0_INITIAL                    ; 1                    ; Untyped                ;
; E1_INITIAL                    ; 1                    ; Untyped                ;
; E2_INITIAL                    ; 1                    ; Untyped                ;
; E3_INITIAL                    ; 1                    ; Untyped                ;
; L0_MODE                       ; BYPASS               ; Untyped                ;
; L1_MODE                       ; BYPASS               ; Untyped                ;
; G0_MODE                       ; BYPASS               ; Untyped                ;
; G1_MODE                       ; BYPASS               ; Untyped                ;
; G2_MODE                       ; BYPASS               ; Untyped                ;
; G3_MODE                       ; BYPASS               ; Untyped                ;
; E0_MODE                       ; BYPASS               ; Untyped                ;
; E1_MODE                       ; BYPASS               ; Untyped                ;
; E2_MODE                       ; BYPASS               ; Untyped                ;
; E3_MODE                       ; BYPASS               ; Untyped                ;
; L0_PH                         ; 0                    ; Untyped                ;
; L1_PH                         ; 0                    ; Untyped                ;
; G0_PH                         ; 0                    ; Untyped                ;
; G1_PH                         ; 0                    ; Untyped                ;
; G2_PH                         ; 0                    ; Untyped                ;
; G3_PH                         ; 0                    ; Untyped                ;
; E0_PH                         ; 0                    ; Untyped                ;
; E1_PH                         ; 0                    ; Untyped                ;
; E2_PH                         ; 0                    ; Untyped                ;
; E3_PH                         ; 0                    ; Untyped                ;
; M_PH                          ; 0                    ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                  ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                  ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                  ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                  ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                  ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                  ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                  ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                  ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                  ; Untyped                ;
; CLK0_COUNTER                  ; G0                   ; Untyped                ;
; CLK1_COUNTER                  ; G0                   ; Untyped                ;
; CLK2_COUNTER                  ; G0                   ; Untyped                ;
; CLK3_COUNTER                  ; G0                   ; Untyped                ;
; CLK4_COUNTER                  ; G0                   ; Untyped                ;
; CLK5_COUNTER                  ; G0                   ; Untyped                ;
; CLK6_COUNTER                  ; E0                   ; Untyped                ;
; CLK7_COUNTER                  ; E1                   ; Untyped                ;
; CLK8_COUNTER                  ; E2                   ; Untyped                ;
; CLK9_COUNTER                  ; E3                   ; Untyped                ;
; L0_TIME_DELAY                 ; 0                    ; Untyped                ;
; L1_TIME_DELAY                 ; 0                    ; Untyped                ;
; G0_TIME_DELAY                 ; 0                    ; Untyped                ;
; G1_TIME_DELAY                 ; 0                    ; Untyped                ;
; G2_TIME_DELAY                 ; 0                    ; Untyped                ;
; G3_TIME_DELAY                 ; 0                    ; Untyped                ;
; E0_TIME_DELAY                 ; 0                    ; Untyped                ;
; E1_TIME_DELAY                 ; 0                    ; Untyped                ;
; E2_TIME_DELAY                 ; 0                    ; Untyped                ;
; E3_TIME_DELAY                 ; 0                    ; Untyped                ;
; M_TIME_DELAY                  ; 0                    ; Untyped                ;
; N_TIME_DELAY                  ; 0                    ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                   ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                   ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                   ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                   ; Untyped                ;
; ENABLE0_COUNTER               ; L0                   ; Untyped                ;
; ENABLE1_COUNTER               ; L0                   ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                    ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000            ; Untyped                ;
; LOOP_FILTER_C                 ; 5                    ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                 ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                 ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                 ; Untyped                ;
; VCO_POST_SCALE                ; 0                    ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                    ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                    ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                    ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E         ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED          ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED          ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED          ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED          ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED          ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED          ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY    ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY    ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY    ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY    ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED          ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED          ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED          ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED          ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED          ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED          ; Untyped                ;
; PORT_CLK0                     ; PORT_USED            ; Untyped                ;
; PORT_CLK1                     ; PORT_USED            ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED          ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED          ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED          ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED          ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED          ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED          ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED          ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED          ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED          ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED          ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED          ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY    ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY    ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED          ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED          ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED          ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED            ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED          ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED          ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED          ; Untyped                ;
; PORT_ARESET                   ; PORT_USED            ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED          ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED          ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED          ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED          ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED          ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY    ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY    ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED          ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED          ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY    ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED          ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED          ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED          ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED          ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED          ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY    ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY    ; Untyped                ;
; M_TEST_SOURCE                 ; 5                    ; Untyped                ;
; C0_TEST_SOURCE                ; 5                    ; Untyped                ;
; C1_TEST_SOURCE                ; 5                    ; Untyped                ;
; C2_TEST_SOURCE                ; 5                    ; Untyped                ;
; C3_TEST_SOURCE                ; 5                    ; Untyped                ;
; C4_TEST_SOURCE                ; 5                    ; Untyped                ;
; C5_TEST_SOURCE                ; 5                    ; Untyped                ;
; C6_TEST_SOURCE                ; 5                    ; Untyped                ;
; C7_TEST_SOURCE                ; 5                    ; Untyped                ;
; C8_TEST_SOURCE                ; 5                    ; Untyped                ;
; C9_TEST_SOURCE                ; 5                    ; Untyped                ;
; CBXI_PARAMETER                ; ip_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                 ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                    ; Untyped                ;
; WIDTH_CLOCK                   ; 5                    ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                    ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                  ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E         ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED               ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                  ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                  ; IGNORE_CASCADE         ;
+-------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                              ;
+--------------------------+-------------+-------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                           ;
; LPM_NUMWORDS             ; 256         ; Signed Integer                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                           ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                    ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                    ;
; LPM_WIDTHU               ; 8           ; Signed Integer                                                    ;
; LPM_WIDTHU_R             ; 9           ; Signed Integer                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                           ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                    ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                           ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                           ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                    ;
; CBXI_PARAMETER           ; dcfifo_t7n1 ; Untyped                                                           ;
+--------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; ip:u_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:u_fifo"                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (1 bits) it drives; bit(s) "rdusedw[8..1]" have no fanouts ;
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; wrusedw ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "wrusedw[7..1]" have no fanouts ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Feb 05 16:15:21 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADDA -c ADDA
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprogramm/adda/rtl/uart.v
    Info (12023): Found entity 1: uart
Warning (10229): Verilog HDL Expression warning at ADDA.v(37): truncated literal to match 4 bits
Warning (10885): Verilog HDL Attribute warning at ADDA.v(49): synthesis attribute "noprune" with value "1" has no object and is ignored
Warning (10885): Verilog HDL Attribute warning at ADDA.v(50): synthesis attribute "noprune" with value "1" has no object and is ignored
Warning (10885): Verilog HDL Attribute warning at ADDA.v(51): synthesis attribute "noprune" with value "1" has no object and is ignored
Warning (10885): Verilog HDL Attribute warning at ADDA.v(52): synthesis attribute "noprune" with value "1" has no object and is ignored
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprogramm/adda/rtl/adda.v
    Info (12023): Found entity 1: ADDA
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprogramm/adda/rtl/ip.v
    Info (12023): Found entity 1: ip
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprogramm/adda/rtl/fifo.v
    Info (12023): Found entity 1: fifo
Info (12127): Elaborating entity "ADDA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ADDA.v(53): object "drdy_cnt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ADDA.v(55): object "contro_set_flg" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at ADDA.v(147): inferring latch(es) for variable "next_sta", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ADDA.v(245): inferring latch(es) for variable "o_rest_n", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ADDA.v(245): inferring latch(es) for variable "cs_n", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ADDA.v(245): inferring latch(es) for variable "r_n_w", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ADDA.v(245): inferring latch(es) for variable "adcdata", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ADDA.v(245): inferring latch(es) for variable "wrreq", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "wrreq" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[0]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[1]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[2]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[3]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[4]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[5]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[6]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[7]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[8]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[9]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[10]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[11]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[12]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[13]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[14]" at ADDA.v(245)
Info (10041): Inferred latch for "adcdata[15]" at ADDA.v(245)
Info (10041): Inferred latch for "r_n_w" at ADDA.v(245)
Info (10041): Inferred latch for "cs_n" at ADDA.v(245)
Info (10041): Inferred latch for "o_rest_n" at ADDA.v(245)
Info (10041): Inferred latch for "next_sta.WAIT_DRDY" at ADDA.v(147)
Info (10041): Inferred latch for "next_sta.WRITECONTROL2_VAL_END" at ADDA.v(147)
Info (10041): Inferred latch for "next_sta.WRITECONTROL2_VAL" at ADDA.v(147)
Info (10041): Inferred latch for "next_sta.WRITECONTROL2_ADR_END" at ADDA.v(147)
Info (10041): Inferred latch for "next_sta.WRITECONTROL2_ADR" at ADDA.v(147)
Info (10041): Inferred latch for "next_sta.WRITECONTROL1_VAL_END" at ADDA.v(147)
Info (10041): Inferred latch for "next_sta.WRITECONTROL1_VAL" at ADDA.v(147)
Info (10041): Inferred latch for "next_sta.WRITECONTROL1_ADR_END" at ADDA.v(147)
Info (10041): Inferred latch for "next_sta.WRITECONTROL1_ADR" at ADDA.v(147)
Info (10041): Inferred latch for "next_sta.WRESET2" at ADDA.v(147)
Info (10041): Inferred latch for "next_sta.WRESET1" at ADDA.v(147)
Info (10041): Inferred latch for "next_sta.STATE0" at ADDA.v(147)
Info (12128): Elaborating entity "ip" for hierarchy "ip:u_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "ip:u_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "ip:u_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "ip:u_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ip"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip_altpll.v
    Info (12023): Found entity 1: ip_altpll
Info (12128): Elaborating entity "ip_altpll" for hierarchy "ip:u_pll|altpll:altpll_component|ip_altpll:auto_generated"
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:u_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_t7n1.tdf
    Info (12023): Found entity 1: dcfifo_t7n1
Info (12128): Elaborating entity "dcfifo_t7n1" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ei31.tdf
    Info (12023): Found entity 1: altsyncram_ei31
Info (12128): Elaborating entity "altsyncram_ei31" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|dffpipe_gd9:rs_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_kkd
Info (12128): Elaborating entity "alt_synch_pipe_kkd" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe10"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_lkd
Info (12128): Elaborating entity "alt_synch_pipe_lkd" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|cmpr_n76:rdfull_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e
Info (12128): Elaborating entity "cntr_54e" for hierarchy "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|cntr_54e:cntr_b"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|q_b[7]"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "adcdata[1]_443" merged with LATCH primitive "adcdata[0]_428"
    Info (13026): Duplicate LATCH primitive "adcdata[2]_458" merged with LATCH primitive "adcdata[0]_428"
    Info (13026): Duplicate LATCH primitive "adcdata[5]_503" merged with LATCH primitive "adcdata[0]_428"
Warning (13012): Latch r_n_w$latch has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_sta.WAIT_DRDY
Warning (13012): Latch o_rest_n$latch has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_sta.WRESET1
Warning (13012): Latch next_sta.WAIT_DRDY_682 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal command
Warning (13012): Latch next_sta.WRITECONTROL2_VAL_END_689 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal command
Info (286030): Timing-Driven Synthesis is running
Info (17049): 66 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/FPGAProgramm/ADDA/par/output_files/ADDA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "ip:u_pll|altpll:altpll_component|ip_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info (21057): Implemented 102 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 78 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 4686 megabytes
    Info: Processing ended: Wed Feb 05 16:15:24 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/FPGAProgramm/ADDA/par/output_files/ADDA.map.smsg.


