{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.333775",
   "Default View_TopLeft":"-1004,-210",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port xillybus_M_AXI -pg 1 -lvl 0 -x 0 -y 1140 -defaultsOSRD
preplace port xillybus_S_AXI -pg 1 -lvl 5 -x 1630 -y 1160 -defaultsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1630 -y 290 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1630 -y 310 -defaultsOSRD
preplace port USBIND_0 -pg 1 -lvl 5 -x 1630 -y 330 -defaultsOSRD
preplace port GPIO_0 -pg 1 -lvl 5 -x 1630 -y 270 -defaultsOSRD
preplace port xillybus_host_interrupt -pg 1 -lvl 0 -x 0 -y 1240 -defaultsOSRD
preplace port xillybus_bus_rst_n -pg 1 -lvl 5 -x 1630 -y 1220 -defaultsOSRD
preplace port xillybus_bus_clk -pg 1 -lvl 5 -x 1630 -y 1200 -defaultsOSRD
preplace port vga_vsync -pg 1 -lvl 5 -x 1630 -y 580 -defaultsOSRD
preplace port vga_de -pg 1 -lvl 5 -x 1630 -y 600 -defaultsOSRD
preplace port vga_clk -pg 1 -lvl 5 -x 1630 -y 480 -defaultsOSRD
preplace port vga_hsync -pg 1 -lvl 5 -x 1630 -y 540 -defaultsOSRD
preplace port clk_in -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port user_irq -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port user_wren -pg 1 -lvl 5 -x 1630 -y 90 -defaultsOSRD
preplace port user_clk -pg 1 -lvl 5 -x 1630 -y 70 -defaultsOSRD
preplace port user_rden -pg 1 -lvl 5 -x 1630 -y 110 -defaultsOSRD
preplace portBus vga_blue -pg 1 -lvl 5 -x 1630 -y 500 -defaultsOSRD
preplace portBus vga_green -pg 1 -lvl 5 -x 1630 -y 520 -defaultsOSRD
preplace portBus vga_red -pg 1 -lvl 5 -x 1630 -y 560 -defaultsOSRD
preplace portBus user_wstrb -pg 1 -lvl 5 -x 1630 -y 130 -defaultsOSRD
preplace portBus user_addr -pg 1 -lvl 5 -x 1630 -y 170 -defaultsOSRD
preplace portBus user_wr_data -pg 1 -lvl 5 -x 1630 -y 150 -defaultsOSRD
preplace portBus user_rd_data -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace inst xillybus_lite_0 -pg 1 -lvl 3 -x 990 -y 110 -defaultsOSRD
preplace inst xillybus_ip_0 -pg 1 -lvl 2 -x 570 -y 1180 -defaultsOSRD
preplace inst xillyvga_0 -pg 1 -lvl 2 -x 570 -y 530 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 990 -y 330 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -x 200 -y 290 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 570 -y 850 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1430 -y -70 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK1 1 0 4 20 390 380 370 760 -10 1270
preplace netloc processing_system7_0_FCLK_RESET1_N 1 0 4 30 400 NJ 400 740J 450 1240
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 3 370 110 730 -30 1280
preplace netloc xillybus_host_interrupt_1 1 0 2 NJ 1240 NJ
preplace netloc xillybus_ip_0_xillybus_bus_rst_n 1 2 3 NJ 1220 NJ 1220 N
preplace netloc xillybus_ip_0_xillybus_bus_clk 1 2 3 NJ 1200 NJ 1200 N
preplace netloc xlconcat_0_dout 1 2 1 760 390n
preplace netloc xillybus_ip_0_Interrupt 1 1 2 410 1060 730
preplace netloc xillybus_lite_0_host_interrupt 1 1 3 410 -20 NJ -20 1230
preplace netloc xillyvga_0_vga_vsync 1 2 3 NJ 580 NJ 580 N
preplace netloc xillyvga_0_vga_de 1 2 3 NJ 600 NJ 600 N
preplace netloc xillyvga_0_vga_blue 1 2 3 NJ 500 NJ 500 N
preplace netloc xillyvga_0_vga_green 1 2 3 NJ 520 NJ 520 N
preplace netloc xillyvga_0_vga_clk 1 2 3 NJ 480 NJ 480 N
preplace netloc xillyvga_0_vga_red 1 2 3 NJ 560 NJ 560 N
preplace netloc xillyvga_0_vga_hsync 1 2 3 NJ 540 NJ 540 N
preplace netloc clk_in_1 1 0 2 NJ 540 NJ
preplace netloc xillybus_lite_0_user_wstrb 1 3 2 NJ 130 N
preplace netloc xillybus_lite_0_user_addr 1 3 2 NJ 170 N
preplace netloc user_irq_1 1 0 3 NJ 130 NJ 130 NJ
preplace netloc xillybus_lite_0_user_wren 1 3 2 1220J 100 1610
preplace netloc xillybus_lite_0_user_clk 1 3 2 1230J 90 1600
preplace netloc xillybus_lite_0_user_rden 1 3 2 NJ 110 N
preplace netloc xillybus_lite_0_user_wr_data 1 3 2 NJ 150 N
preplace netloc user_rd_data_1 1 0 3 NJ 150 NJ 150 NJ
preplace netloc xillybus_ip_0_m_axi 1 2 1 750 290n
preplace netloc xillyvga_0_m_axi 1 2 1 730 310n
preplace netloc xillybus_M_AXI_1 1 0 2 NJ 1140 NJ
preplace netloc xillybus_ip_0_xillybus_S_AXI 1 2 3 NJ 1160 NJ 1160 N
preplace netloc processing_system7_0_DDR 1 3 2 NJ 290 N
preplace netloc processing_system7_0_FIXED_IO 1 3 2 NJ 310 N
preplace netloc processing_system7_0_USBIND_0 1 3 2 NJ 330 N
preplace netloc processing_system7_0_GPIO_0 1 3 2 NJ 270 N
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 1250 -150n
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 4 390 -50 NJ -50 1240J 70 1590
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 4 400 -40 NJ -40 1260J 80 1580
levelinfo -pg 1 0 200 570 990 1430 1630
pagesize -pg 1 -db -bbox -sgen -200 -210 1810 1300
"
}
{
   "da_axi4_cnt":"3"
}
