#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18a5240 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18a53d0 .scope module, "tb" "tb" 3 65;
 .timescale -12 -12;
L_0x1896b00 .functor NOT 1, L_0x18ef610, C4<0>, C4<0>, C4<0>;
L_0x1896fe0 .functor XOR 32, L_0x18ef1c0, L_0x18ef4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1897490 .functor XOR 32, L_0x1896fe0, L_0x18ef540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x18ecf10_0 .net *"_ivl_10", 31 0, L_0x18ef540;  1 drivers
v0x18ed010_0 .net *"_ivl_12", 31 0, L_0x1897490;  1 drivers
v0x18ed0f0_0 .net *"_ivl_2", 31 0, L_0x18ef120;  1 drivers
v0x18ed1b0_0 .net *"_ivl_4", 31 0, L_0x18ef1c0;  1 drivers
v0x18ed290_0 .net *"_ivl_6", 31 0, L_0x18ef4a0;  1 drivers
v0x18ed3c0_0 .net *"_ivl_8", 31 0, L_0x1896fe0;  1 drivers
v0x18ed4a0_0 .net "a", 4 0, v0x18eb400_0;  1 drivers
v0x18ed560_0 .net "b", 4 0, v0x18eb4c0_0;  1 drivers
v0x18ed620_0 .net "c", 4 0, v0x18eb560_0;  1 drivers
v0x18ed770_0 .var "clk", 0 0;
v0x18ed810_0 .net "d", 4 0, v0x18eb6a0_0;  1 drivers
v0x18ed8b0_0 .net "e", 4 0, v0x18eb790_0;  1 drivers
v0x18ed970_0 .net "f", 4 0, v0x18eb830_0;  1 drivers
v0x18eda30_0 .var/2u "stats1", 351 0;
v0x18edb10_0 .var/2u "strobe", 0 0;
v0x18edbd0_0 .net "tb_match", 0 0, L_0x18ef610;  1 drivers
v0x18edc90_0 .net "tb_mismatch", 0 0, L_0x1896b00;  1 drivers
v0x18edd50_0 .net "w_dut", 7 0, L_0x18eede0;  1 drivers
v0x18ede10_0 .net "w_ref", 7 0, L_0x18ee500;  1 drivers
v0x18edeb0_0 .net "wavedrom_enable", 0 0, v0x18eb900_0;  1 drivers
v0x18edf50_0 .net "wavedrom_title", 511 0, v0x18eb9a0_0;  1 drivers
v0x18edff0_0 .net "x_dut", 7 0, L_0x18eee80;  1 drivers
v0x18ee090_0 .net "x_ref", 7 0, L_0x18ee5a0;  1 drivers
v0x18ee160_0 .net "y_dut", 7 0, L_0x18eef20;  1 drivers
v0x18ee230_0 .net "y_ref", 7 0, L_0x18ee6e0;  1 drivers
v0x18ee300_0 .net "z_dut", 7 0, L_0x18ef080;  1 drivers
v0x18ee3d0_0 .net "z_ref", 7 0, L_0x18ee7d0;  1 drivers
L_0x18ef120 .concat [ 8 8 8 8], L_0x18ee7d0, L_0x18ee6e0, L_0x18ee5a0, L_0x18ee500;
L_0x18ef1c0 .concat [ 8 8 8 8], L_0x18ee7d0, L_0x18ee6e0, L_0x18ee5a0, L_0x18ee500;
L_0x18ef4a0 .concat [ 8 8 8 8], L_0x18ef080, L_0x18eef20, L_0x18eee80, L_0x18eede0;
L_0x18ef540 .concat [ 8 8 8 8], L_0x18ee7d0, L_0x18ee6e0, L_0x18ee5a0, L_0x18ee500;
L_0x18ef610 .cmp/eeq 32, L_0x18ef120, L_0x1897490;
S_0x18af280 .scope module, "good1" "reference_module" 3 126, 3 4 0, S_0x18a53d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /INPUT 5 "d";
    .port_info 4 /INPUT 5 "e";
    .port_info 5 /INPUT 5 "f";
    .port_info 6 /OUTPUT 8 "w";
    .port_info 7 /OUTPUT 8 "x";
    .port_info 8 /OUTPUT 8 "y";
    .port_info 9 /OUTPUT 8 "z";
L_0x7f44b16dc018 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1896250_0 .net/2u *"_ivl_5", 1 0, L_0x7f44b16dc018;  1 drivers
v0x1896730_0 .net *"_ivl_7", 31 0, L_0x18ee8f0;  1 drivers
v0x1896c10_0 .net "a", 4 0, v0x18eb400_0;  alias, 1 drivers
v0x18970f0_0 .net "b", 4 0, v0x18eb4c0_0;  alias, 1 drivers
v0x18975a0_0 .net "c", 4 0, v0x18eb560_0;  alias, 1 drivers
v0x1897a80_0 .net "d", 4 0, v0x18eb6a0_0;  alias, 1 drivers
v0x1897f60_0 .net "e", 4 0, v0x18eb790_0;  alias, 1 drivers
v0x18ea700_0 .net "f", 4 0, v0x18eb830_0;  alias, 1 drivers
v0x18ea7e0_0 .net "w", 7 0, L_0x18ee500;  alias, 1 drivers
v0x18ea8c0_0 .net "x", 7 0, L_0x18ee5a0;  alias, 1 drivers
v0x18ea9a0_0 .net "y", 7 0, L_0x18ee6e0;  alias, 1 drivers
v0x18eaa80_0 .net "z", 7 0, L_0x18ee7d0;  alias, 1 drivers
L_0x18ee500 .part L_0x18ee8f0, 24, 8;
L_0x18ee5a0 .part L_0x18ee8f0, 16, 8;
L_0x18ee6e0 .part L_0x18ee8f0, 8, 8;
L_0x18ee7d0 .part L_0x18ee8f0, 0, 8;
LS_0x18ee8f0_0_0 .concat [ 2 5 5 5], L_0x7f44b16dc018, v0x18eb830_0, v0x18eb790_0, v0x18eb6a0_0;
LS_0x18ee8f0_0_4 .concat [ 5 5 5 0], v0x18eb560_0, v0x18eb4c0_0, v0x18eb400_0;
L_0x18ee8f0 .concat [ 17 15 0 0], LS_0x18ee8f0_0_0, LS_0x18ee8f0_0_4;
S_0x18eaca0 .scope module, "stim1" "stimulus_gen" 3 117, 3 22 0, S_0x18a53d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 5 "a";
    .port_info 2 /OUTPUT 5 "b";
    .port_info 3 /OUTPUT 5 "c";
    .port_info 4 /OUTPUT 5 "d";
    .port_info 5 /OUTPUT 5 "e";
    .port_info 6 /OUTPUT 5 "f";
    .port_info 7 /OUTPUT 512 "wavedrom_title";
    .port_info 8 /OUTPUT 1 "wavedrom_enable";
v0x18eb400_0 .var "a", 4 0;
v0x18eb4c0_0 .var "b", 4 0;
v0x18eb560_0 .var "c", 4 0;
v0x18eb600_0 .net "clk", 0 0, v0x18ed770_0;  1 drivers
v0x18eb6a0_0 .var "d", 4 0;
v0x18eb790_0 .var "e", 4 0;
v0x18eb830_0 .var "f", 4 0;
v0x18eb900_0 .var "wavedrom_enable", 0 0;
v0x18eb9a0_0 .var "wavedrom_title", 511 0;
E_0x18a3e50/0 .event negedge, v0x18eb600_0;
E_0x18a3e50/1 .event posedge, v0x18eb600_0;
E_0x18a3e50 .event/or E_0x18a3e50/0, E_0x18a3e50/1;
E_0x18a42c0 .event negedge, v0x18eb600_0;
E_0x18a4730 .event posedge, v0x18eb600_0;
S_0x18eaf00 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x18eaca0;
 .timescale -12 -12;
v0x18eb100_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18eb200 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x18eaca0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18ebc30 .scope module, "top_module1" "top_module" 3 138, 4 1 0, S_0x18a53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /INPUT 5 "d";
    .port_info 4 /INPUT 5 "e";
    .port_info 5 /INPUT 5 "f";
    .port_info 6 /OUTPUT 8 "w";
    .port_info 7 /OUTPUT 8 "x";
    .port_info 8 /OUTPUT 8 "y";
    .port_info 9 /OUTPUT 8 "z";
L_0x7f44b16dc060 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x18ebf40_0 .net/2u *"_ivl_0", 1 0, L_0x7f44b16dc060;  1 drivers
v0x18ec020_0 .net "a", 4 0, v0x18eb400_0;  alias, 1 drivers
v0x18ec130_0 .net "b", 4 0, v0x18eb4c0_0;  alias, 1 drivers
v0x18ec220_0 .net "c", 4 0, v0x18eb560_0;  alias, 1 drivers
v0x18ec330_0 .net "concatenated", 31 0, L_0x18eed40;  1 drivers
v0x18ec460_0 .net "d", 4 0, v0x18eb6a0_0;  alias, 1 drivers
v0x18ec570_0 .net "e", 4 0, v0x18eb790_0;  alias, 1 drivers
v0x18ec680_0 .net "f", 4 0, v0x18eb830_0;  alias, 1 drivers
v0x18ec790_0 .net "w", 7 0, L_0x18eede0;  alias, 1 drivers
v0x18ec900_0 .net "x", 7 0, L_0x18eee80;  alias, 1 drivers
v0x18ec9e0_0 .net "y", 7 0, L_0x18eef20;  alias, 1 drivers
v0x18ecac0_0 .net "z", 7 0, L_0x18ef080;  alias, 1 drivers
LS_0x18eed40_0_0 .concat [ 2 5 5 5], L_0x7f44b16dc060, v0x18eb830_0, v0x18eb790_0, v0x18eb6a0_0;
LS_0x18eed40_0_4 .concat [ 5 5 5 0], v0x18eb560_0, v0x18eb4c0_0, v0x18eb400_0;
L_0x18eed40 .concat [ 17 15 0 0], LS_0x18eed40_0_0, LS_0x18eed40_0_4;
L_0x18eede0 .part L_0x18eed40, 24, 8;
L_0x18eee80 .part L_0x18eed40, 16, 8;
L_0x18eef20 .part L_0x18eed40, 8, 8;
L_0x18ef080 .part L_0x18eed40, 0, 8;
S_0x18ecd40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 152, 3 152 0, S_0x18a53d0;
 .timescale -12 -12;
E_0x188a9f0 .event anyedge, v0x18edb10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18edb10_0;
    %nor/r;
    %assign/vec4 v0x18edb10_0, 0;
    %wait E_0x188a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18eaca0;
T_3 ;
    %wait E_0x18a4730;
    %pushi/vec4 0, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x18eb830_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb4c0_0, 0;
    %assign/vec4 v0x18eb400_0, 0;
    %wait E_0x18a4730;
    %pushi/vec4 1, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x18eb830_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb4c0_0, 0;
    %assign/vec4 v0x18eb400_0, 0;
    %wait E_0x18a4730;
    %pushi/vec4 2, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x18eb830_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb4c0_0, 0;
    %assign/vec4 v0x18eb400_0, 0;
    %wait E_0x18a4730;
    %pushi/vec4 4, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x18eb830_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb4c0_0, 0;
    %assign/vec4 v0x18eb400_0, 0;
    %wait E_0x18a4730;
    %pushi/vec4 8, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x18eb830_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb4c0_0, 0;
    %assign/vec4 v0x18eb400_0, 0;
    %wait E_0x18a4730;
    %pushi/vec4 16, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x18eb830_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb4c0_0, 0;
    %assign/vec4 v0x18eb400_0, 0;
    %wait E_0x18a4730;
    %pushi/vec4 32, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x18eb830_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb4c0_0, 0;
    %assign/vec4 v0x18eb400_0, 0;
    %wait E_0x18a4730;
    %pushi/vec4 64, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x18eb830_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb4c0_0, 0;
    %assign/vec4 v0x18eb400_0, 0;
    %wait E_0x18a4730;
    %pushi/vec4 128, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x18eb830_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb4c0_0, 0;
    %assign/vec4 v0x18eb400_0, 0;
    %wait E_0x18a4730;
    %pushi/vec4 256, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x18eb830_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb4c0_0, 0;
    %assign/vec4 v0x18eb400_0, 0;
    %wait E_0x18a4730;
    %pushi/vec4 512, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x18eb830_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb4c0_0, 0;
    %assign/vec4 v0x18eb400_0, 0;
    %wait E_0x18a4730;
    %pushi/vec4 1024, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x18eb830_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb4c0_0, 0;
    %assign/vec4 v0x18eb400_0, 0;
    %wait E_0x18a4730;
    %pushi/vec4 1041204192, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x18eb830_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb4c0_0, 0;
    %assign/vec4 v0x18eb400_0, 0;
    %wait E_0x18a42c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18eb200;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18a3e50;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 30;
    %split/vec4 5;
    %assign/vec4 v0x18eb830_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18eb4c0_0, 0;
    %assign/vec4 v0x18eb400_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 60 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18a53d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ed770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18edb10_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18a53d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18ed770_0;
    %inv;
    %store/vec4 v0x18ed770_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18a53d0;
T_6 ;
    %vpi_call/w 3 109 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 110 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18eb600_0, v0x18edc90_0, v0x18ed4a0_0, v0x18ed560_0, v0x18ed620_0, v0x18ed810_0, v0x18ed8b0_0, v0x18ed970_0, v0x18ede10_0, v0x18edd50_0, v0x18ee090_0, v0x18edff0_0, v0x18ee230_0, v0x18ee160_0, v0x18ee3d0_0, v0x18ee300_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18a53d0;
T_7 ;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "w", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has no mismatches.", "w" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "x", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 164 "$display", "Hint: Output '%s' has no mismatches.", "x" {0 0 0};
T_7.3 ;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "y" {0 0 0};
T_7.5 ;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 167 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 168 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_7.7 ;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 171 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 172 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18a53d0;
T_8 ;
    %wait E_0x18a3e50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18eda30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18eda30_0, 4, 32;
    %load/vec4 v0x18edbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18eda30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18eda30_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18eda30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18ede10_0;
    %load/vec4 v0x18ede10_0;
    %load/vec4 v0x18edd50_0;
    %xor;
    %load/vec4 v0x18ede10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 187 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18eda30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18eda30_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x18ee090_0;
    %load/vec4 v0x18ee090_0;
    %load/vec4 v0x18edff0_0;
    %xor;
    %load/vec4 v0x18ee090_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 190 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18eda30_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18eda30_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x18ee230_0;
    %load/vec4 v0x18ee230_0;
    %load/vec4 v0x18ee160_0;
    %xor;
    %load/vec4 v0x18ee230_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 193 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18eda30_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18eda30_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x18ee3d0_0;
    %load/vec4 v0x18ee3d0_0;
    %load/vec4 v0x18ee300_0;
    %xor;
    %load/vec4 v0x18ee3d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 196 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18eda30_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x18eda30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18eda30_0, 4, 32;
T_8.16 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector3/vector3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/vector3/iter0/response8/top_module.sv";
