;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN @3, 1
	SUB -0, 1
	SUB @0, @2
	MOV -7, <-20
	MOV -7, <-20
	ADD 270, 60
	DJN -1, @-20
	ADD 30, 809
	SUB @0, @2
	SUB <0, @2
	SLT 0, 700
	SUB <0, @2
	SUB @121, -503
	SUB @121, -503
	SUB @-127, 100
	DJN 0, <402
	ADD 30, 809
	CMP @-127, 100
	JMZ 0, 908
	ADD -0, 1
	ADD 278, 60
	SUB -207, <-120
	DJN 0, <402
	SUB <0, @2
	SLT @121, 106
	JMP 210, 30
	ADD 210, 30
	SUB <0, @2
	DJN <-127, 100
	ADD #72, @200
	SUB 300, 90
	SPL 100, <5
	SPL 0, <402
	ADD 270, 60
	SPL 200, -40
	ADD 210, 30
	JMN <121, 103
	DAT #210, #30
	DJN 0, #2
	ADD 670, 60
	ADD 670, 60
	CMP -207, <-120
	ADD 210, 60
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
