Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Nov 06 17:27:08 2018
| Host         : DESKTOP-5KRUO71 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file m_main_timing_summary_routed.rpt -rpx m_main_timing_summary_routed.rpx
| Design       : m_main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 154 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.428        0.000                      0                 1542        0.073        0.000                      0                 1542        3.000        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
w_clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       14.431        0.000                      0                 1542        0.160        0.000                      0                 1542       12.000        0.000                       0                   156  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
w_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         14.428        0.000                      0                 1542        0.160        0.000                      0                 1542       12.000        0.000                       0                   156  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       14.428        0.000                      0                 1542        0.073        0.000                      0                 1542  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         14.428        0.000                      0                 1542        0.073        0.000                      0                 1542  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { w_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.431ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_5_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.835ns  (logic 0.434ns (4.413%)  route 9.401ns (95.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 r  address_reg/P[15]
                         net (fo=126, routed)         9.401     8.981    vram/P[15]
    RAMB36_X1Y17         RAMB36E1                                     r  vram/memory_array_reg_5_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.551    23.530    vram/clk_out1
    RAMB36_X1Y17         RAMB36E1                                     r  vram/memory_array_reg_5_1/CLKARDCLK
                         clock pessimism              0.480    24.011    
                         clock uncertainty           -0.085    23.926    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.411    vram/memory_array_reg_5_1
  -------------------------------------------------------------------
                         required time                         23.411    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.620ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_4_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.714ns  (logic 0.558ns (5.744%)  route 9.156ns (94.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 23.526 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 f  address_reg/P[15]
                         net (fo=126, routed)         8.813     8.393    vram/P[15]
    SLICE_X62Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.517 r  vram/memory_array_reg_4_1_ENARDEN_cooolgate_en_gate_56/O
                         net (fo=1, routed)           0.343     8.859    vram/memory_array_reg_4_1_ENARDEN_cooolgate_en_sig_31
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.547    23.526    vram/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/CLKARDCLK
                         clock pessimism              0.480    24.007    
                         clock uncertainty           -0.085    23.922    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.479    vram/memory_array_reg_4_1
  -------------------------------------------------------------------
                         required time                         23.479    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                 14.620    

Slack (MET) :             15.076ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_4_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 0.434ns (4.725%)  route 8.752ns (95.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 23.526 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 r  address_reg/P[15]
                         net (fo=126, routed)         8.752     8.331    vram/P[15]
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.547    23.526    vram/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/CLKARDCLK
                         clock pessimism              0.480    24.007    
                         clock uncertainty           -0.085    23.922    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.407    vram/memory_array_reg_4_1
  -------------------------------------------------------------------
                         required time                         23.407    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 15.076    

Slack (MET) :             15.125ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 3.937ns (40.446%)  route 5.797ns (59.554%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.780     8.576    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.875 r  vram/g0_b7/O
                         net (fo=1, routed)           0.000     8.875    p_0_out[7]
    SLICE_X83Y141        FDRE                                         r  colour_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[7]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.085    23.968    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.032    24.000    colour_reg[7]
  -------------------------------------------------------------------
                         required time                         24.000    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 15.125    

Slack (MET) :             15.144ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 3.937ns (40.327%)  route 5.826ns (59.673%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.808     8.605    vram/data_out[2]
    SLICE_X84Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.904 r  vram/g0_b6/O
                         net (fo=1, routed)           0.000     8.904    p_0_out[6]
    SLICE_X84Y141        FDRE                                         r  colour_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[6]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.085    23.968    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)        0.079    24.047    colour_reg[6]
  -------------------------------------------------------------------
                         required time                         24.047    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                 15.144    

Slack (MET) :             15.151ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 3.937ns (40.565%)  route 5.768ns (59.435%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.751     8.547    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.846 r  vram/g0_b10/O
                         net (fo=1, routed)           0.000     8.846    p_0_out[10]
    SLICE_X83Y141        FDRE                                         r  colour_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[10]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.085    23.968    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.029    23.997    colour_reg[10]
  -------------------------------------------------------------------
                         required time                         23.997    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                 15.151    

Slack (MET) :             15.152ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_8_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 0.558ns (6.082%)  route 8.616ns (93.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 23.518 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 f  address_reg/P[15]
                         net (fo=126, routed)         7.885     7.465    vram/P[15]
    SLICE_X62Y78         LUT3 (Prop_lut3_I1_O)        0.124     7.589 r  vram/memory_array_reg_8_1_ENARDEN_cooolgate_en_gate_82/O
                         net (fo=1, routed)           0.731     8.319    vram/memory_array_reg_8_1_ENARDEN_cooolgate_en_sig_45
    RAMB36_X1Y14         RAMB36E1                                     r  vram/memory_array_reg_8_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.539    23.518    vram/clk_out1
    RAMB36_X1Y14         RAMB36E1                                     r  vram/memory_array_reg_8_1/CLKARDCLK
                         clock pessimism              0.480    23.999    
                         clock uncertainty           -0.085    23.914    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.471    vram/memory_array_reg_8_1
  -------------------------------------------------------------------
                         required time                         23.471    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                 15.152    

Slack (MET) :             15.153ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 3.937ns (40.565%)  route 5.768ns (59.435%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.751     8.547    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.846 r  vram/g0_b5/O
                         net (fo=1, routed)           0.000     8.846    p_0_out[5]
    SLICE_X83Y141        FDRE                                         r  colour_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[5]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.085    23.968    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.031    23.999    colour_reg[5]
  -------------------------------------------------------------------
                         required time                         23.999    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                 15.153    

Slack (MET) :             15.154ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 3.937ns (40.569%)  route 5.767ns (59.431%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.750     8.546    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.845 r  vram/g0_b4/O
                         net (fo=1, routed)           0.000     8.845    p_0_out[4]
    SLICE_X83Y141        FDRE                                         r  colour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[4]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.085    23.968    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.031    23.999    colour_reg[4]
  -------------------------------------------------------------------
                         required time                         23.999    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                 15.154    

Slack (MET) :             15.163ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 3.937ns (40.405%)  route 5.807ns (59.595%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.789     8.586    vram/data_out[2]
    SLICE_X84Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.885 r  vram/g0_b3/O
                         net (fo=1, routed)           0.000     8.885    p_0_out[3]
    SLICE_X84Y141        FDRE                                         r  colour_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[3]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.085    23.968    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)        0.079    24.047    colour_reg[3]
  -------------------------------------------------------------------
                         required time                         24.047    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                 15.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.597    -0.567    clk
    SLICE_X84Y137        FDRE                                         r  colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  colour_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.347    colour_reg_n_0_[2]
    SLICE_X84Y137        FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.868    -0.805    clk
    SLICE_X84Y137        FDRE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X84Y137        FDRE (Hold_fdre_C_D)         0.060    -0.507    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.564%)  route 0.155ns (45.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.549    -0.615    clk
    SLICE_X55Y120        FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vcnt_reg[7]/Q
                         net (fo=10, routed)          0.155    -0.319    vcnt[7]
    SLICE_X56Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  vcnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.274    vcnt[10]_i_2_n_0
    SLICE_X56Y120        FDRE                                         r  vcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.818    -0.855    clk
    SLICE_X56Y120        FDRE                                         r  vcnt_reg[10]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X56Y120        FDRE (Hold_fdre_C_D)         0.121    -0.459    vcnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 colour_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.596    -0.568    clk
    SLICE_X84Y134        FDRE                                         r  colour_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  colour_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.288    p_0_in[0]
    SLICE_X85Y134        FDRE                                         r  vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.866    -0.807    clk
    SLICE_X85Y134        FDRE                                         r  vga_red_reg[0]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X85Y134        FDRE (Hold_fdre_C_D)         0.070    -0.485    vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 colour_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  colour_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.285    colour_reg_n_0_[6]
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.801    clk
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[2]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.063    -0.485    vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 colour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  colour_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.285    colour_reg_n_0_[1]
    SLICE_X85Y141        FDRE                                         r  vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.802    clk
    SLICE_X85Y141        FDRE                                         r  vga_blue_reg[1]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.066    -0.486    vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 colour_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.596    -0.568    clk
    SLICE_X84Y134        FDRE                                         r  colour_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  colour_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.294    p_0_in[3]
    SLICE_X84Y133        FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.865    -0.808    clk
    SLICE_X84Y133        FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X84Y133        FDRE (Hold_fdre_C_D)         0.059    -0.496    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 colour_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  colour_reg[10]/Q
                         net (fo=1, routed)           0.157    -0.267    p_0_in[2]
    SLICE_X85Y141        FDRE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.802    clk
    SLICE_X85Y141        FDRE                                         r  vga_red_reg[2]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.072    -0.477    vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.048%)  route 0.152ns (44.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.549    -0.615    clk
    SLICE_X55Y120        FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vcnt_reg[7]/Q
                         net (fo=10, routed)          0.152    -0.322    vcnt[7]
    SLICE_X57Y120        LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    y[8]_i_1_n_0
    SLICE_X57Y120        FDSE                                         r  y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.818    -0.855    clk
    SLICE_X57Y120        FDSE                                         r  y_reg[8]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X57Y120        FDSE (Hold_fdse_C_D)         0.092    -0.488    y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 colour_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  colour_reg[7]/Q
                         net (fo=1, routed)           0.156    -0.268    colour_reg_n_0_[7]
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.801    clk
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[3]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.063    -0.485    vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            address_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.293%)  route 0.296ns (67.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.551    -0.613    clk
    SLICE_X59Y120        FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  hcnt_reg[5]/Q
                         net (fo=6, routed)           0.296    -0.177    hcnt[5]
    DSP48_X1Y48          DSP48E1                                      r  address_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.767    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
                         clock pessimism              0.275    -0.492    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.396    address_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y24     vram/memory_array_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y35     vram/memory_array_reg_11_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y18     vram/memory_array_reg_12_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y21     vram/memory_array_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y21     vram/memory_array_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y20     vram/memory_array_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y17     vram/memory_array_reg_5_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y32     vram/memory_array_reg_6_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X3Y23     vram/memory_array_reg_7_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y15     vram/memory_array_reg_9_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    colour_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y141    colour_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    colour_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    colour_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y141    colour_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y141    colour_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    colour_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y141    colour_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y141    vga_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y141    vga_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y134    colour_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y134    colour_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y137    colour_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y137    colour_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y134    colour_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y134    colour_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y134    colour_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y134    colour_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y119    vcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y119    vcnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  w_clk
  To Clock:  w_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { w_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.428ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_5_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.835ns  (logic 0.434ns (4.413%)  route 9.401ns (95.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 r  address_reg/P[15]
                         net (fo=126, routed)         9.401     8.981    vram/P[15]
    RAMB36_X1Y17         RAMB36E1                                     r  vram/memory_array_reg_5_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.551    23.530    vram/clk_out1
    RAMB36_X1Y17         RAMB36E1                                     r  vram/memory_array_reg_5_1/CLKARDCLK
                         clock pessimism              0.480    24.011    
                         clock uncertainty           -0.087    23.924    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.409    vram/memory_array_reg_5_1
  -------------------------------------------------------------------
                         required time                         23.409    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                 14.428    

Slack (MET) :             14.617ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_4_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.714ns  (logic 0.558ns (5.744%)  route 9.156ns (94.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 23.526 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 f  address_reg/P[15]
                         net (fo=126, routed)         8.813     8.393    vram/P[15]
    SLICE_X62Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.517 r  vram/memory_array_reg_4_1_ENARDEN_cooolgate_en_gate_56/O
                         net (fo=1, routed)           0.343     8.859    vram/memory_array_reg_4_1_ENARDEN_cooolgate_en_sig_31
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.547    23.526    vram/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/CLKARDCLK
                         clock pessimism              0.480    24.007    
                         clock uncertainty           -0.087    23.920    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.477    vram/memory_array_reg_4_1
  -------------------------------------------------------------------
                         required time                         23.477    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                 14.617    

Slack (MET) :             15.074ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_4_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 0.434ns (4.725%)  route 8.752ns (95.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 23.526 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 r  address_reg/P[15]
                         net (fo=126, routed)         8.752     8.331    vram/P[15]
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.547    23.526    vram/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/CLKARDCLK
                         clock pessimism              0.480    24.007    
                         clock uncertainty           -0.087    23.920    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.405    vram/memory_array_reg_4_1
  -------------------------------------------------------------------
                         required time                         23.405    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 15.074    

Slack (MET) :             15.123ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 3.937ns (40.446%)  route 5.797ns (59.554%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.780     8.576    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.875 r  vram/g0_b7/O
                         net (fo=1, routed)           0.000     8.875    p_0_out[7]
    SLICE_X83Y141        FDRE                                         r  colour_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[7]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.032    23.997    colour_reg[7]
  -------------------------------------------------------------------
                         required time                         23.997    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 15.123    

Slack (MET) :             15.141ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 3.937ns (40.327%)  route 5.826ns (59.673%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.808     8.605    vram/data_out[2]
    SLICE_X84Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.904 r  vram/g0_b6/O
                         net (fo=1, routed)           0.000     8.904    p_0_out[6]
    SLICE_X84Y141        FDRE                                         r  colour_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[6]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)        0.079    24.044    colour_reg[6]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                 15.141    

Slack (MET) :             15.148ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 3.937ns (40.565%)  route 5.768ns (59.435%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.751     8.547    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.846 r  vram/g0_b10/O
                         net (fo=1, routed)           0.000     8.846    p_0_out[10]
    SLICE_X83Y141        FDRE                                         r  colour_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[10]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.029    23.994    colour_reg[10]
  -------------------------------------------------------------------
                         required time                         23.994    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                 15.148    

Slack (MET) :             15.149ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_8_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 0.558ns (6.082%)  route 8.616ns (93.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 23.518 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 f  address_reg/P[15]
                         net (fo=126, routed)         7.885     7.465    vram/P[15]
    SLICE_X62Y78         LUT3 (Prop_lut3_I1_O)        0.124     7.589 r  vram/memory_array_reg_8_1_ENARDEN_cooolgate_en_gate_82/O
                         net (fo=1, routed)           0.731     8.319    vram/memory_array_reg_8_1_ENARDEN_cooolgate_en_sig_45
    RAMB36_X1Y14         RAMB36E1                                     r  vram/memory_array_reg_8_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.539    23.518    vram/clk_out1
    RAMB36_X1Y14         RAMB36E1                                     r  vram/memory_array_reg_8_1/CLKARDCLK
                         clock pessimism              0.480    23.999    
                         clock uncertainty           -0.087    23.912    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.469    vram/memory_array_reg_8_1
  -------------------------------------------------------------------
                         required time                         23.469    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                 15.149    

Slack (MET) :             15.150ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 3.937ns (40.565%)  route 5.768ns (59.435%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.751     8.547    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.846 r  vram/g0_b5/O
                         net (fo=1, routed)           0.000     8.846    p_0_out[5]
    SLICE_X83Y141        FDRE                                         r  colour_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[5]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.031    23.996    colour_reg[5]
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                 15.150    

Slack (MET) :             15.151ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 3.937ns (40.569%)  route 5.767ns (59.431%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.750     8.546    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.845 r  vram/g0_b4/O
                         net (fo=1, routed)           0.000     8.845    p_0_out[4]
    SLICE_X83Y141        FDRE                                         r  colour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[4]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.031    23.996    colour_reg[4]
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                 15.151    

Slack (MET) :             15.160ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 3.937ns (40.405%)  route 5.807ns (59.595%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.789     8.586    vram/data_out[2]
    SLICE_X84Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.885 r  vram/g0_b3/O
                         net (fo=1, routed)           0.000     8.885    p_0_out[3]
    SLICE_X84Y141        FDRE                                         r  colour_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[3]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)        0.079    24.044    colour_reg[3]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                 15.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.597    -0.567    clk
    SLICE_X84Y137        FDRE                                         r  colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  colour_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.347    colour_reg_n_0_[2]
    SLICE_X84Y137        FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.868    -0.805    clk
    SLICE_X84Y137        FDRE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X84Y137        FDRE (Hold_fdre_C_D)         0.060    -0.507    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.564%)  route 0.155ns (45.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.549    -0.615    clk
    SLICE_X55Y120        FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vcnt_reg[7]/Q
                         net (fo=10, routed)          0.155    -0.319    vcnt[7]
    SLICE_X56Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  vcnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.274    vcnt[10]_i_2_n_0
    SLICE_X56Y120        FDRE                                         r  vcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.818    -0.855    clk
    SLICE_X56Y120        FDRE                                         r  vcnt_reg[10]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X56Y120        FDRE (Hold_fdre_C_D)         0.121    -0.459    vcnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 colour_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.596    -0.568    clk
    SLICE_X84Y134        FDRE                                         r  colour_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  colour_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.288    p_0_in[0]
    SLICE_X85Y134        FDRE                                         r  vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.866    -0.807    clk
    SLICE_X85Y134        FDRE                                         r  vga_red_reg[0]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X85Y134        FDRE (Hold_fdre_C_D)         0.070    -0.485    vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 colour_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  colour_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.285    colour_reg_n_0_[6]
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.801    clk
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[2]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.063    -0.485    vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 colour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  colour_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.285    colour_reg_n_0_[1]
    SLICE_X85Y141        FDRE                                         r  vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.802    clk
    SLICE_X85Y141        FDRE                                         r  vga_blue_reg[1]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.066    -0.486    vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 colour_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.596    -0.568    clk
    SLICE_X84Y134        FDRE                                         r  colour_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  colour_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.294    p_0_in[3]
    SLICE_X84Y133        FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.865    -0.808    clk
    SLICE_X84Y133        FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X84Y133        FDRE (Hold_fdre_C_D)         0.059    -0.496    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 colour_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  colour_reg[10]/Q
                         net (fo=1, routed)           0.157    -0.267    p_0_in[2]
    SLICE_X85Y141        FDRE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.802    clk
    SLICE_X85Y141        FDRE                                         r  vga_red_reg[2]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.072    -0.477    vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.048%)  route 0.152ns (44.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.549    -0.615    clk
    SLICE_X55Y120        FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vcnt_reg[7]/Q
                         net (fo=10, routed)          0.152    -0.322    vcnt[7]
    SLICE_X57Y120        LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    y[8]_i_1_n_0
    SLICE_X57Y120        FDSE                                         r  y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.818    -0.855    clk
    SLICE_X57Y120        FDSE                                         r  y_reg[8]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X57Y120        FDSE (Hold_fdse_C_D)         0.092    -0.488    y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 colour_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  colour_reg[7]/Q
                         net (fo=1, routed)           0.156    -0.268    colour_reg_n_0_[7]
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.801    clk
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[3]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.063    -0.485    vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            address_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.293%)  route 0.296ns (67.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.551    -0.613    clk
    SLICE_X59Y120        FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  hcnt_reg[5]/Q
                         net (fo=6, routed)           0.296    -0.177    hcnt[5]
    DSP48_X1Y48          DSP48E1                                      r  address_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.767    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
                         clock pessimism              0.275    -0.492    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.396    address_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y24     vram/memory_array_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y35     vram/memory_array_reg_11_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y18     vram/memory_array_reg_12_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y21     vram/memory_array_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y21     vram/memory_array_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y20     vram/memory_array_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y17     vram/memory_array_reg_5_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y32     vram/memory_array_reg_6_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X3Y23     vram/memory_array_reg_7_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y15     vram/memory_array_reg_9_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    colour_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y141    colour_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    colour_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    colour_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y141    colour_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y141    colour_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    colour_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y141    colour_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y141    vga_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y141    vga_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y134    colour_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y134    colour_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y137    colour_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y137    colour_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y134    colour_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y134    colour_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y134    colour_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y134    colour_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y119    vcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y119    vcnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.428ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_5_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.835ns  (logic 0.434ns (4.413%)  route 9.401ns (95.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 r  address_reg/P[15]
                         net (fo=126, routed)         9.401     8.981    vram/P[15]
    RAMB36_X1Y17         RAMB36E1                                     r  vram/memory_array_reg_5_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.551    23.530    vram/clk_out1
    RAMB36_X1Y17         RAMB36E1                                     r  vram/memory_array_reg_5_1/CLKARDCLK
                         clock pessimism              0.480    24.011    
                         clock uncertainty           -0.087    23.924    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.409    vram/memory_array_reg_5_1
  -------------------------------------------------------------------
                         required time                         23.409    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                 14.428    

Slack (MET) :             14.617ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_4_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.714ns  (logic 0.558ns (5.744%)  route 9.156ns (94.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 23.526 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 f  address_reg/P[15]
                         net (fo=126, routed)         8.813     8.393    vram/P[15]
    SLICE_X62Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.517 r  vram/memory_array_reg_4_1_ENARDEN_cooolgate_en_gate_56/O
                         net (fo=1, routed)           0.343     8.859    vram/memory_array_reg_4_1_ENARDEN_cooolgate_en_sig_31
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.547    23.526    vram/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/CLKARDCLK
                         clock pessimism              0.480    24.007    
                         clock uncertainty           -0.087    23.920    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.477    vram/memory_array_reg_4_1
  -------------------------------------------------------------------
                         required time                         23.477    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                 14.617    

Slack (MET) :             15.074ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_4_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 0.434ns (4.725%)  route 8.752ns (95.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 23.526 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 r  address_reg/P[15]
                         net (fo=126, routed)         8.752     8.331    vram/P[15]
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.547    23.526    vram/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/CLKARDCLK
                         clock pessimism              0.480    24.007    
                         clock uncertainty           -0.087    23.920    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.405    vram/memory_array_reg_4_1
  -------------------------------------------------------------------
                         required time                         23.405    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 15.074    

Slack (MET) :             15.123ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 3.937ns (40.446%)  route 5.797ns (59.554%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.780     8.576    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.875 r  vram/g0_b7/O
                         net (fo=1, routed)           0.000     8.875    p_0_out[7]
    SLICE_X83Y141        FDRE                                         r  colour_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[7]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.032    23.997    colour_reg[7]
  -------------------------------------------------------------------
                         required time                         23.997    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 15.123    

Slack (MET) :             15.141ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 3.937ns (40.327%)  route 5.826ns (59.673%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.808     8.605    vram/data_out[2]
    SLICE_X84Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.904 r  vram/g0_b6/O
                         net (fo=1, routed)           0.000     8.904    p_0_out[6]
    SLICE_X84Y141        FDRE                                         r  colour_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[6]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)        0.079    24.044    colour_reg[6]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                 15.141    

Slack (MET) :             15.148ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 3.937ns (40.565%)  route 5.768ns (59.435%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.751     8.547    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.846 r  vram/g0_b10/O
                         net (fo=1, routed)           0.000     8.846    p_0_out[10]
    SLICE_X83Y141        FDRE                                         r  colour_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[10]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.029    23.994    colour_reg[10]
  -------------------------------------------------------------------
                         required time                         23.994    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                 15.148    

Slack (MET) :             15.149ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_8_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 0.558ns (6.082%)  route 8.616ns (93.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 23.518 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 f  address_reg/P[15]
                         net (fo=126, routed)         7.885     7.465    vram/P[15]
    SLICE_X62Y78         LUT3 (Prop_lut3_I1_O)        0.124     7.589 r  vram/memory_array_reg_8_1_ENARDEN_cooolgate_en_gate_82/O
                         net (fo=1, routed)           0.731     8.319    vram/memory_array_reg_8_1_ENARDEN_cooolgate_en_sig_45
    RAMB36_X1Y14         RAMB36E1                                     r  vram/memory_array_reg_8_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.539    23.518    vram/clk_out1
    RAMB36_X1Y14         RAMB36E1                                     r  vram/memory_array_reg_8_1/CLKARDCLK
                         clock pessimism              0.480    23.999    
                         clock uncertainty           -0.087    23.912    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.469    vram/memory_array_reg_8_1
  -------------------------------------------------------------------
                         required time                         23.469    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                 15.149    

Slack (MET) :             15.150ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 3.937ns (40.565%)  route 5.768ns (59.435%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.751     8.547    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.846 r  vram/g0_b5/O
                         net (fo=1, routed)           0.000     8.846    p_0_out[5]
    SLICE_X83Y141        FDRE                                         r  colour_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[5]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.031    23.996    colour_reg[5]
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                 15.150    

Slack (MET) :             15.151ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 3.937ns (40.569%)  route 5.767ns (59.431%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.750     8.546    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.845 r  vram/g0_b4/O
                         net (fo=1, routed)           0.000     8.845    p_0_out[4]
    SLICE_X83Y141        FDRE                                         r  colour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[4]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.031    23.996    colour_reg[4]
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                 15.151    

Slack (MET) :             15.160ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 3.937ns (40.405%)  route 5.807ns (59.595%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.789     8.586    vram/data_out[2]
    SLICE_X84Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.885 r  vram/g0_b3/O
                         net (fo=1, routed)           0.000     8.885    p_0_out[3]
    SLICE_X84Y141        FDRE                                         r  colour_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[3]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)        0.079    24.044    colour_reg[3]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                 15.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.597    -0.567    clk
    SLICE_X84Y137        FDRE                                         r  colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  colour_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.347    colour_reg_n_0_[2]
    SLICE_X84Y137        FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.868    -0.805    clk
    SLICE_X84Y137        FDRE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.087    -0.480    
    SLICE_X84Y137        FDRE (Hold_fdre_C_D)         0.060    -0.420    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.564%)  route 0.155ns (45.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.549    -0.615    clk
    SLICE_X55Y120        FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vcnt_reg[7]/Q
                         net (fo=10, routed)          0.155    -0.319    vcnt[7]
    SLICE_X56Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  vcnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.274    vcnt[10]_i_2_n_0
    SLICE_X56Y120        FDRE                                         r  vcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.818    -0.855    clk
    SLICE_X56Y120        FDRE                                         r  vcnt_reg[10]/C
                         clock pessimism              0.275    -0.580    
                         clock uncertainty            0.087    -0.493    
    SLICE_X56Y120        FDRE (Hold_fdre_C_D)         0.121    -0.372    vcnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 colour_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.596    -0.568    clk
    SLICE_X84Y134        FDRE                                         r  colour_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  colour_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.288    p_0_in[0]
    SLICE_X85Y134        FDRE                                         r  vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.866    -0.807    clk
    SLICE_X85Y134        FDRE                                         r  vga_red_reg[0]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.087    -0.468    
    SLICE_X85Y134        FDRE (Hold_fdre_C_D)         0.070    -0.398    vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 colour_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  colour_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.285    colour_reg_n_0_[6]
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.801    clk
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[2]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.087    -0.461    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.063    -0.398    vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 colour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  colour_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.285    colour_reg_n_0_[1]
    SLICE_X85Y141        FDRE                                         r  vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.802    clk
    SLICE_X85Y141        FDRE                                         r  vga_blue_reg[1]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.087    -0.465    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.066    -0.399    vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 colour_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.596    -0.568    clk
    SLICE_X84Y134        FDRE                                         r  colour_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  colour_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.294    p_0_in[3]
    SLICE_X84Y133        FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.865    -0.808    clk
    SLICE_X84Y133        FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.087    -0.468    
    SLICE_X84Y133        FDRE (Hold_fdre_C_D)         0.059    -0.409    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 colour_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  colour_reg[10]/Q
                         net (fo=1, routed)           0.157    -0.267    p_0_in[2]
    SLICE_X85Y141        FDRE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.802    clk
    SLICE_X85Y141        FDRE                                         r  vga_red_reg[2]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.087    -0.462    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.072    -0.390    vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.048%)  route 0.152ns (44.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.549    -0.615    clk
    SLICE_X55Y120        FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vcnt_reg[7]/Q
                         net (fo=10, routed)          0.152    -0.322    vcnt[7]
    SLICE_X57Y120        LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    y[8]_i_1_n_0
    SLICE_X57Y120        FDSE                                         r  y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.818    -0.855    clk
    SLICE_X57Y120        FDSE                                         r  y_reg[8]/C
                         clock pessimism              0.275    -0.580    
                         clock uncertainty            0.087    -0.493    
    SLICE_X57Y120        FDSE (Hold_fdse_C_D)         0.092    -0.401    y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 colour_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  colour_reg[7]/Q
                         net (fo=1, routed)           0.156    -0.268    colour_reg_n_0_[7]
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.801    clk
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[3]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.087    -0.461    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.063    -0.398    vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            address_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.293%)  route 0.296ns (67.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.551    -0.613    clk
    SLICE_X59Y120        FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  hcnt_reg[5]/Q
                         net (fo=6, routed)           0.296    -0.177    hcnt[5]
    DSP48_X1Y48          DSP48E1                                      r  address_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.767    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
                         clock pessimism              0.275    -0.492    
                         clock uncertainty            0.087    -0.404    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.308    address_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.428ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_5_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.835ns  (logic 0.434ns (4.413%)  route 9.401ns (95.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 r  address_reg/P[15]
                         net (fo=126, routed)         9.401     8.981    vram/P[15]
    RAMB36_X1Y17         RAMB36E1                                     r  vram/memory_array_reg_5_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.551    23.530    vram/clk_out1
    RAMB36_X1Y17         RAMB36E1                                     r  vram/memory_array_reg_5_1/CLKARDCLK
                         clock pessimism              0.480    24.011    
                         clock uncertainty           -0.087    23.924    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.409    vram/memory_array_reg_5_1
  -------------------------------------------------------------------
                         required time                         23.409    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                 14.428    

Slack (MET) :             14.617ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_4_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.714ns  (logic 0.558ns (5.744%)  route 9.156ns (94.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 23.526 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 f  address_reg/P[15]
                         net (fo=126, routed)         8.813     8.393    vram/P[15]
    SLICE_X62Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.517 r  vram/memory_array_reg_4_1_ENARDEN_cooolgate_en_gate_56/O
                         net (fo=1, routed)           0.343     8.859    vram/memory_array_reg_4_1_ENARDEN_cooolgate_en_sig_31
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.547    23.526    vram/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/CLKARDCLK
                         clock pessimism              0.480    24.007    
                         clock uncertainty           -0.087    23.920    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.477    vram/memory_array_reg_4_1
  -------------------------------------------------------------------
                         required time                         23.477    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                 14.617    

Slack (MET) :             15.074ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_4_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 0.434ns (4.725%)  route 8.752ns (95.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 23.526 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 r  address_reg/P[15]
                         net (fo=126, routed)         8.752     8.331    vram/P[15]
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.547    23.526    vram/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  vram/memory_array_reg_4_1/CLKARDCLK
                         clock pessimism              0.480    24.007    
                         clock uncertainty           -0.087    23.920    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.405    vram/memory_array_reg_4_1
  -------------------------------------------------------------------
                         required time                         23.405    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 15.074    

Slack (MET) :             15.123ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 3.937ns (40.446%)  route 5.797ns (59.554%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.780     8.576    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.875 r  vram/g0_b7/O
                         net (fo=1, routed)           0.000     8.875    p_0_out[7]
    SLICE_X83Y141        FDRE                                         r  colour_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[7]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.032    23.997    colour_reg[7]
  -------------------------------------------------------------------
                         required time                         23.997    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 15.123    

Slack (MET) :             15.141ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 3.937ns (40.327%)  route 5.826ns (59.673%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.808     8.605    vram/data_out[2]
    SLICE_X84Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.904 r  vram/g0_b6/O
                         net (fo=1, routed)           0.000     8.904    p_0_out[6]
    SLICE_X84Y141        FDRE                                         r  colour_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[6]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)        0.079    24.044    colour_reg[6]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                 15.141    

Slack (MET) :             15.148ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 3.937ns (40.565%)  route 5.768ns (59.435%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.751     8.547    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.846 r  vram/g0_b10/O
                         net (fo=1, routed)           0.000     8.846    p_0_out[10]
    SLICE_X83Y141        FDRE                                         r  colour_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[10]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.029    23.994    colour_reg[10]
  -------------------------------------------------------------------
                         required time                         23.994    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                 15.148    

Slack (MET) :             15.149ns  (required time - arrival time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram/memory_array_reg_8_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 0.558ns (6.082%)  route 8.616ns (93.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 23.518 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.686    -0.855    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.421 f  address_reg/P[15]
                         net (fo=126, routed)         7.885     7.465    vram/P[15]
    SLICE_X62Y78         LUT3 (Prop_lut3_I1_O)        0.124     7.589 r  vram/memory_array_reg_8_1_ENARDEN_cooolgate_en_gate_82/O
                         net (fo=1, routed)           0.731     8.319    vram/memory_array_reg_8_1_ENARDEN_cooolgate_en_sig_45
    RAMB36_X1Y14         RAMB36E1                                     r  vram/memory_array_reg_8_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.539    23.518    vram/clk_out1
    RAMB36_X1Y14         RAMB36E1                                     r  vram/memory_array_reg_8_1/CLKARDCLK
                         clock pessimism              0.480    23.999    
                         clock uncertainty           -0.087    23.912    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.469    vram/memory_array_reg_8_1
  -------------------------------------------------------------------
                         required time                         23.469    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                 15.149    

Slack (MET) :             15.150ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 3.937ns (40.565%)  route 5.768ns (59.435%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.751     8.547    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.846 r  vram/g0_b5/O
                         net (fo=1, routed)           0.000     8.846    p_0_out[5]
    SLICE_X83Y141        FDRE                                         r  colour_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[5]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.031    23.996    colour_reg[5]
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                 15.150    

Slack (MET) :             15.151ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 3.937ns (40.569%)  route 5.767ns (59.431%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.750     8.546    vram/data_out[2]
    SLICE_X83Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.845 r  vram/g0_b4/O
                         net (fo=1, routed)           0.000     8.845    p_0_out[4]
    SLICE_X83Y141        FDRE                                         r  colour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[4]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.031    23.996    colour_reg[4]
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                 15.151    

Slack (MET) :             15.160ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_12_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            colour_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 3.937ns (40.405%)  route 5.807ns (59.595%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 23.572 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.681    -0.859    vram/clk_out1
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_12_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.013 r  vram/memory_array_reg_12_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.078    vram/memory_array_reg_12_2_n_19
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.503 r  vram/memory_array_reg_13_2/DOADO[0]
                         net (fo=1, routed)           2.952     5.455    vram/memory_array_reg_13_2_n_52
    SLICE_X72Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.579 r  vram/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     5.579    vram/g0_b0_i_12_n_0
    SLICE_X72Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.796 r  vram/g0_b0_i_3/O
                         net (fo=12, routed)          2.789     8.586    vram/data_out[2]
    SLICE_X84Y141        LUT6 (Prop_lut6_I2_O)        0.299     8.885 r  vram/g0_b3/O
                         net (fo=1, routed)           0.000     8.885    p_0_out[3]
    SLICE_X84Y141        FDRE                                         r  colour_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.593    23.572    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[3]/C
                         clock pessimism              0.480    24.053    
                         clock uncertainty           -0.087    23.965    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)        0.079    24.044    colour_reg[3]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                 15.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.597    -0.567    clk
    SLICE_X84Y137        FDRE                                         r  colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  colour_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.347    colour_reg_n_0_[2]
    SLICE_X84Y137        FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.868    -0.805    clk
    SLICE_X84Y137        FDRE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.087    -0.480    
    SLICE_X84Y137        FDRE (Hold_fdre_C_D)         0.060    -0.420    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.564%)  route 0.155ns (45.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.549    -0.615    clk
    SLICE_X55Y120        FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vcnt_reg[7]/Q
                         net (fo=10, routed)          0.155    -0.319    vcnt[7]
    SLICE_X56Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  vcnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.274    vcnt[10]_i_2_n_0
    SLICE_X56Y120        FDRE                                         r  vcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.818    -0.855    clk
    SLICE_X56Y120        FDRE                                         r  vcnt_reg[10]/C
                         clock pessimism              0.275    -0.580    
                         clock uncertainty            0.087    -0.493    
    SLICE_X56Y120        FDRE (Hold_fdre_C_D)         0.121    -0.372    vcnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 colour_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.596    -0.568    clk
    SLICE_X84Y134        FDRE                                         r  colour_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  colour_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.288    p_0_in[0]
    SLICE_X85Y134        FDRE                                         r  vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.866    -0.807    clk
    SLICE_X85Y134        FDRE                                         r  vga_red_reg[0]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.087    -0.468    
    SLICE_X85Y134        FDRE (Hold_fdre_C_D)         0.070    -0.398    vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 colour_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  colour_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.285    colour_reg_n_0_[6]
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.801    clk
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[2]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.087    -0.461    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.063    -0.398    vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 colour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X84Y141        FDRE                                         r  colour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  colour_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.285    colour_reg_n_0_[1]
    SLICE_X85Y141        FDRE                                         r  vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.802    clk
    SLICE_X85Y141        FDRE                                         r  vga_blue_reg[1]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.087    -0.465    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.066    -0.399    vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 colour_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.596    -0.568    clk
    SLICE_X84Y134        FDRE                                         r  colour_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  colour_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.294    p_0_in[3]
    SLICE_X84Y133        FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.865    -0.808    clk
    SLICE_X84Y133        FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.087    -0.468    
    SLICE_X84Y133        FDRE (Hold_fdre_C_D)         0.059    -0.409    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 colour_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  colour_reg[10]/Q
                         net (fo=1, routed)           0.157    -0.267    p_0_in[2]
    SLICE_X85Y141        FDRE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.802    clk
    SLICE_X85Y141        FDRE                                         r  vga_red_reg[2]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.087    -0.462    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.072    -0.390    vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.048%)  route 0.152ns (44.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.549    -0.615    clk
    SLICE_X55Y120        FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vcnt_reg[7]/Q
                         net (fo=10, routed)          0.152    -0.322    vcnt[7]
    SLICE_X57Y120        LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    y[8]_i_1_n_0
    SLICE_X57Y120        FDSE                                         r  y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.818    -0.855    clk
    SLICE_X57Y120        FDSE                                         r  y_reg[8]/C
                         clock pessimism              0.275    -0.580    
                         clock uncertainty            0.087    -0.493    
    SLICE_X57Y120        FDSE (Hold_fdse_C_D)         0.092    -0.401    y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 colour_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.599    -0.565    clk
    SLICE_X83Y141        FDRE                                         r  colour_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  colour_reg[7]/Q
                         net (fo=1, routed)           0.156    -0.268    colour_reg_n_0_[7]
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.871    -0.801    clk
    SLICE_X84Y143        FDRE                                         r  vga_green_reg[3]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.087    -0.461    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.063    -0.398    vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            address_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.293%)  route 0.296ns (67.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.551    -0.613    clk
    SLICE_X59Y120        FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  hcnt_reg[5]/Q
                         net (fo=6, routed)           0.296    -0.177    hcnt[5]
    DSP48_X1Y48          DSP48E1                                      r  address_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.906    -0.767    clk
    DSP48_X1Y48          DSP48E1                                      r  address_reg/CLK
                         clock pessimism              0.275    -0.492    
                         clock uncertainty            0.087    -0.404    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.308    address_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.132    





