# do lab1_1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:27 on Feb 22,2019
# vlog -work work lab1_1.vo 
# -- Compiling module lab1_1
# 
# Top level modules:
# 	lab1_1
# End time: 13:10:27 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:27 on Feb 22,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module lab1_1_vlg_vec_tst
# 
# Top level modules:
# 	lab1_1_vlg_vec_tst
# End time: 13:10:27 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.lab1_1_vlg_vec_tst 
# Start time: 13:10:27 on Feb 22,2019
# Loading work.lab1_1_vlg_vec_tst
# Loading work.lab1_1
# after#23
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /lab1_1_vlg_vec_tst
# End time: 13:10:28 on Feb 22,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
