$date
	Sat Sep  3 16:05:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3ii_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$scope module Q3ii $end
$var wire 1 % F $end
$var wire 1 & X1 $end
$var wire 1 ' X1X2 $end
$var wire 1 ( X1X3 $end
$var wire 1 ) X2 $end
$var wire 1 ! f $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
0'
1&
1%
0$
0#
0"
0!
$end
#20
1$
#40
1!
0%
1'
0)
0$
1#
#60
1$
#80
1)
0&
0$
0#
1"
#100
0!
1%
0(
1$
#120
1!
0%
1(
0)
0$
1#
#140
0!
1%
0(
1$
#160
