@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/my_fft_pkg.sv":2:8:2:17|Synthesizing module my_fft_pkg in library work.
Selecting top level module fft_top
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000100000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000110
   Generated name = fifo_16s_32s_6s
Running optimization stage 1 on fifo_16s_32s_6s .......
@N: CL134 :"/home/gel8580/CE387/HW/HW7/imp/sv/fifo.sv":36:4:36:12|Found RAM fifo_buf, depth=32, width=16
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_bit_reversal.sv":2:7:2:22|Synthesizing module fft_bit_reversal in library work.

	N=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000000100
   Generated name = fft_bit_reversal_16s_16s_4s
Running optimization stage 1 on fft_bit_reversal_16s_16s_4s .......
@N: CL134 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_bit_reversal.sv":43:4:43:12|Found RAM mem_imag_b, depth=16, width=16
@N: CL134 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_bit_reversal.sv":43:4:43:12|Found RAM mem_real_b, depth=16, width=16
@N: CL134 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_bit_reversal.sv":43:4:43:12|Found RAM mem_imag_a, depth=16, width=16
@N: CL134 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_bit_reversal.sv":43:4:43:12|Found RAM mem_real_a, depth=16, width=16
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_top.sv":3:7:3:13|Synthesizing module fft_top in library work.
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv":2:7:2:18|Synthesizing module complex_mult in library work.

	DATA_WIDTH=32'b00000000000000000000000000100000
	TWIDDLE_WIDTH=32'b00000000000000000000000000010000
	Q=32'b00000000000000000000000000001110
	HALF=48'b000000000000000000000000000000000010000000000000
	QUANT=48'b000000000000000000000000000000000100000000000000
   Generated name = complex_mult_32s_16s_14s_Z1
Running optimization stage 1 on complex_mult_32s_16s_14s_Z1 .......
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":3:7:3:15|Synthesizing module fft_stage in library work.

	STAGE_ID=32'b00000000000000000000000000000000
	MULT_LATENCY=32'b00000000000000000000000000000100
	D=32'b00000000000000000000000000000001
	PHASE_BIT=32'b00000000000000000000000000000000
   Generated name = fft_stage_0s_4s_1s_0s
Running optimization stage 1 on fft_stage_0s_4s_1s_0s .......
@W: CL169 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Pruning unused register delay_pipe_v[3:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Pruning register bits 3 to 1 of cnt_in[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Pruning register bits 3 to 1 of cnt_out[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":3:7:3:15|Synthesizing module fft_stage in library work.

	STAGE_ID=32'b00000000000000000000000000000001
	MULT_LATENCY=32'b00000000000000000000000000000100
	D=32'b00000000000000000000000000000010
	PHASE_BIT=32'b00000000000000000000000000000001
   Generated name = fft_stage_1s_4s_2s_1s
Running optimization stage 1 on fft_stage_1s_4s_2s_1s .......
@W: CL169 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Pruning unused register delay_pipe_v[3:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Pruning register bits 3 to 2 of cnt_in[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Pruning register bits 3 to 2 of cnt_out[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":3:7:3:15|Synthesizing module fft_stage in library work.

	STAGE_ID=32'b00000000000000000000000000000010
	MULT_LATENCY=32'b00000000000000000000000000000100
	D=32'b00000000000000000000000000000100
	PHASE_BIT=32'b00000000000000000000000000000010
   Generated name = fft_stage_2s_4s_4s_2s
Running optimization stage 1 on fft_stage_2s_4s_4s_2s .......
@W: CL169 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Pruning unused register delay_pipe_v[3:0]. Make sure that there are no unused intermediate registers.
@W: CL260 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Pruning register bit 3 of cnt_in[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Pruning register bit 3 of cnt_out[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":3:7:3:15|Synthesizing module fft_stage in library work.

	STAGE_ID=32'b00000000000000000000000000000011
	MULT_LATENCY=32'b00000000000000000000000000000100
	D=32'b00000000000000000000000000001000
	PHASE_BIT=32'b00000000000000000000000000000011
   Generated name = fft_stage_3s_4s_8s_3s
Running optimization stage 1 on fft_stage_3s_4s_8s_3s .......
@W: CL169 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Pruning unused register delay_pipe_v[3:0]. Make sure that there are no unused intermediate registers.
Running optimization stage 1 on fft_top .......
@W: CL169 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_top.sv":73:12:73:20|Pruning unused register gen_stages[0].stage_cnt[0]. Make sure that there are no unused intermediate registers.
Running optimization stage 2 on fft_stage_3s_4s_8s_3s .......
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_r with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_i with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift sub_fifo_imag with address depth of 7 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift sub_fifo_real with address depth of 7 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift shift_imag with address depth of 8 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift shift_real with address depth of 8 words and data bit width of 32.
Running optimization stage 2 on fft_stage_2s_4s_4s_2s .......
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_r with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_i with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift sub_fifo_imag with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift sub_fifo_real with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift shift_imag with address depth of 4 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift shift_real with address depth of 4 words and data bit width of 32.
Running optimization stage 2 on fft_stage_1s_4s_2s_1s .......
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_r with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_i with address depth of 3 words and data bit width of 32.
Running optimization stage 2 on fft_stage_0s_4s_1s_0s .......
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_r with address depth of 3 words and data bit width of 32.
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/fft_stage.sv":72:4:72:12|Found sequential shift delay_pipe_i with address depth of 3 words and data bit width of 32.
Running optimization stage 2 on complex_mult_32s_16s_14s_Z1 .......
@N: CL135 :"/home/gel8580/CE387/HW/HW7/imp/sv/complex_mult.sv":51:4:51:12|Found sequential shift val_p3 with address depth of 4 words and data bit width of 1.
Running optimization stage 2 on fft_top .......
Running optimization stage 2 on fft_bit_reversal_16s_16s_4s .......
Running optimization stage 2 on fifo_16s_32s_6s .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/gel8580/CE387/HW/HW7/imp/syn/rev_1/synwork/layer0.rt.csv

