snd_pcm_substream	,	V_27
regmap	,	V_84
snd_pcm_hw_params	,	V_29
ENOMEM	,	V_88
SND_SOC_BIAS_OFF	,	V_77
ES8328_CONTROL1_ENREF	,	V_72
ES8328_CHIPPOWER	,	V_69
ES8328_CONTROL1_VMIDSEL_5k	,	V_78
snd_soc_codec_get_drvdata	,	F_2
regulator_bulk_enable	,	F_24
msleep	,	F_17
supply	,	V_89
SND_SOC_DAIFMT_I2S	,	V_52
"unable to sync regcache\n"	,	L_6
"%s: clock is running at %d Hz, not %d or %d Hz\n"	,	L_2
dev	,	V_11
dapm	,	V_75
"Set deemphasis %d\n"	,	L_1
es8328_remove	,	F_31
supplies	,	V_83
es8328_dai	,	V_92
"unable to enable regulators\n"	,	L_5
val	,	V_5
ARRAY_SIZE	,	F_3
item	,	V_19
clk	,	V_38
es8328_mute	,	F_9
mute	,	V_24
params	,	V_30
clk_fail	,	V_85
ES8328_DACCONTROL1_DACFORMAT_RJUST	,	V_55
es8328_set_bias_level	,	F_16
__func__	,	V_41
SND_SOC_BIAS_ON	,	V_67
ES8328_CONTROL1_VMIDSEL_MASK	,	V_71
GFP_KERNEL	,	V_87
device	,	V_86
snd_soc_kcontrol_codec	,	F_7
SND_SOC_DAIFMT_FORMAT_MASK	,	V_51
ES8328_ADCCONTROL4	,	V_61
kcontrol	,	V_14
ES8328_ADCCONTROL5	,	V_37
ES8328_SYSCLK_RATE_1X	,	V_39
"unable to enable clock\n"	,	L_4
snd_kcontrol	,	V_13
ES8328_CONTROL2_OVERCURRENT_ON	,	V_80
stream	,	V_34
bias_level	,	V_76
deemph_settings	,	V_9
ES8328_CONTROL1_VMIDSEL_500k	,	V_82
clk_prepare_enable	,	F_23
substream	,	V_28
SND_SOC_DAIFMT_MASTER_MASK	,	V_49
SND_SOC_DAIFMT_INV_MASK	,	V_58
u8	,	T_1
"unable to prepare codec clk\n"	,	L_8
es8328_suspend	,	F_18
i	,	V_6
SND_SOC_DAIFMT_CBM_CFM	,	V_50
ES8328_SYSCLK_RATE_2X	,	V_40
EINVAL	,	V_21
supply_names	,	V_90
ES8328_MASTERMODE_MCLKDIV2	,	V_64
es8328_set_dai_fmt	,	F_14
ES8328_CONTROL1_VMIDSEL_50k	,	V_73
SND_SOC_BIAS_PREPARE	,	V_68
SND_SOC_DAIFMT_NB_NF	,	V_59
ratio	,	V_33
ES8328_DACCONTROL3_DACMUTE	,	V_26
ES8328_CONTROL2_THERMAL_SHUTDOWN_ON	,	V_81
dev_dbg	,	F_4
fmt	,	V_46
dai	,	V_23
regulator_bulk_disable	,	F_20
mode	,	V_47
reg	,	V_32
SND_SOC_DAIFMT_LEFT_J	,	V_56
regcache_mark_dirty	,	F_25
snd_ctl_elem_value	,	V_15
params_rate	,	F_13
ES8328_MASTERMODE_MSC	,	V_63
enumerated	,	V_18
ret	,	V_20
level	,	V_66
es8328_codec_driver	,	V_91
PTR_ERR	,	F_30
es8328_put_deemph	,	F_8
clk_get_rate	,	F_11
ES8328_CONTROL2	,	V_79
codec	,	V_2
ES8328_CONTROL1	,	V_70
devm_regulator_bulk_get	,	F_34
"unable to get regulators\n"	,	L_9
SNDRV_PCM_STREAM_PLAYBACK	,	V_35
es8328_resume	,	F_21
es8328_priv	,	V_3
ES8328_DACCONTROL1_DACFORMAT_I2S	,	V_53
dev_set_drvdata	,	F_35
devm_kzalloc	,	F_33
deemph	,	V_8
SND_SOC_DAIFMT_RIGHT_J	,	V_54
playback_fs	,	V_10
es8328_get_deemph	,	F_6
es8328_set_deemph	,	F_1
best	,	V_7
ES8328_RATEMASK	,	V_44
ES8328_DACCONTROL1_DACWL_16	,	V_48
dev_err	,	F_12
rate	,	V_43
snd_soc_bias_level	,	V_65
dev_get_regmap	,	F_22
value	,	V_17
ES8328_DACCONTROL1_DACFORMAT_LJUST	,	V_57
snd_soc_write	,	F_15
SND_SOC_BIAS_STANDBY	,	V_74
codec_dai	,	V_45
regcache_sync	,	F_26
devm_clk_get	,	F_28
"unable to disable regulators\n"	,	L_3
clk_rate	,	V_31
es8328	,	V_4
ucontrol	,	V_16
snd_soc_register_codec	,	F_36
clk_disable_unprepare	,	F_19
ES8328_MASTERMODE	,	V_62
es8328_hw_params	,	F_10
snd_soc_dai	,	V_22
"codec clock missing or invalid\n"	,	L_7
es8328_codec_probe	,	F_27
ES8328_DACCONTROL3	,	V_25
es8328_probe	,	F_32
ES8328_DACCONTROL6	,	V_12
mclk_ratios	,	V_42
snd_soc_codec	,	V_1
ES8328_DACCONTROL1	,	V_60
snd_soc_update_bits	,	F_5
ES8328_DACCONTROL2	,	V_36
IS_ERR	,	F_29
