git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674265069
git clone --depth 1 --no-tags https://github.com/Microchip-Vectorblox/VectorBlox-SoC-Video-Kit-Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674337020
git clone --depth 1 --no-tags https://github.com/xixiyu5/HDLBITS_Answers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674419196
git clone --depth 1 --no-tags https://github.com/MoustafaDarsh/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675524759
git clone --depth 1 --no-tags https://github.com/stef2805/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672828258
git clone --depth 1 --no-tags https://github.com/nzaupa/FPGA_resonant_converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672950907
git clone --depth 1 --no-tags https://github.com/waghsagar2016/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673732035
git clone --depth 1 --no-tags https://github.com/CDurbala/mazesolving.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675390864
git clone --depth 1 --no-tags https://github.com/12562/caravel_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675381328
git clone --depth 1 --no-tags https://github.com/Mahmoud1172/VeryRISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675387121
git clone --depth 1 --no-tags https://github.com/PumkTbt/FPGA_8LED_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675200988
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1to4-08.06-END.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675231518
git clone --depth 1 --no-tags https://github.com/princemahi2001/VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674957653
git clone --depth 1 --no-tags https://github.com/Syedhasan7/Cordic-algorithm-rotation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676213784
git clone --depth 1 --no-tags https://github.com/smergeolacx/VGA_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672963323
git clone --depth 1 --no-tags https://github.com/SanjanaHoskote/Internship_IERY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676849568
git clone --depth 1 --no-tags https://github.com/Manikgar/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672165899
git clone --depth 1 --no-tags https://github.com/ahmed23shaf/GuessWhichHand.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672103500
git clone --depth 1 --no-tags https://github.com/ThomasMJosline/CTBhackthon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671949430
git clone --depth 1 --no-tags https://github.com/ahmedqamesh/uart-core-interface-fw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671495241
git clone --depth 1 --no-tags https://github.com/aadeesh06/4_bit_Array_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677263307
git clone --depth 1 --no-tags https://github.com/YongukSim/RRAM_mem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677041835
git clone --depth 1 --no-tags https://github.com/Sarthak14082003/vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677411561
git clone --depth 1 --no-tags https://github.com/Talin-Estiban/chip-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673899323
git clone --depth 1 --no-tags https://github.com/tipsharsha/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675564402
git clone --depth 1 --no-tags https://github.com/Jonathan684/AC_TPF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672084080
git clone --depth 1 --no-tags https://github.com/HajraKamran/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675624386
git clone --depth 1 --no-tags https://github.com/trong420/icc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677576997
git clone --depth 1 --no-tags https://github.com/muhammadtalhasami/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675607476
git clone --depth 1 --no-tags https://github.com/Raunak445/CompArch-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672541398
git clone --depth 1 --no-tags https://github.com/sasi-kiran123/asyn_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672458385
git clone --depth 1 --no-tags https://github.com/akshayanr/rtl_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672713170
git clone --depth 1 --no-tags https://github.com/yannickreiss/tt04-riscv-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672789411
git clone --depth 1 --no-tags https://github.com/liruixianglrx/all-in-one.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672980986
git clone --depth 1 --no-tags https://github.com/Feng573795502/cyclone-source.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672872482
git clone --depth 1 --no-tags https://github.com/zxtres/test_carta_ajuste.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672986244
git clone --depth 1 --no-tags https://github.com/oguzhanvtnsvr/caravel-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673643172
git clone --depth 1 --no-tags https://github.com/2jyun/HD74HC165_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673228529
git clone --depth 1 --no-tags https://github.com/Strateago/IF817_InterfaceHardware-Software.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673513220
git clone --depth 1 --no-tags https://github.com/jtss9/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671349298
git clone --depth 1 --no-tags https://github.com/PrathammGupta/task1.1p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671367591
git clone --depth 1 --no-tags https://github.com/MohamedKhaleeed/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672071507
git clone --depth 1 --no-tags https://github.com/OmarMahmoudElsherif/CRC-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674724425
git clone --depth 1 --no-tags https://github.com/MJoergen/ChipChatData.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673328823
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1-08.02-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673757204
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1nlayer2-08.04-END.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674607474
git clone --depth 1 --no-tags https://github.com/Mohamedaboelnaga/CRC-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674744075
git clone --depth 1 --no-tags https://github.com/mo-hosni/caravel_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674166175
git clone --depth 1 --no-tags https://github.com/2jyun/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674468579
git clone --depth 1 --no-tags https://github.com/kayak44/Test_Caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673994740
git clone --depth 1 --no-tags https://github.com/hyunjunekim02/CSED273.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674144594
git clone --depth 1 --no-tags https://github.com/PratMaha/VerilogExpFunction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676243035
git clone --depth 1 --no-tags https://github.com/AARONKOSHY22/intelunnati_Incognito.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676532349
git clone --depth 1 --no-tags https://github.com/Africanuncle/210.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676571257
git clone --depth 1 --no-tags https://github.com/hasibulhasanjoy/HDL_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675209759
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675257607
git clone --depth 1 --no-tags https://github.com/amirmuallim/ALU-8-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675251053
git clone --depth 1 --no-tags https://github.com/farhanaafrin12/FarhanaAfrin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675376726
git clone --depth 1 --no-tags https://github.com/jollyfello/mwscas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675376997
git clone --depth 1 --no-tags https://github.com/Foxlisic/C6502M25.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675609286
git clone --depth 1 --no-tags https://github.com/I-am-VarunM/ZCU104_src_EMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676542149
git clone --depth 1 --no-tags https://github.com/hanqian1997/gitstudy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675916859
git clone --depth 1 --no-tags https://github.com/Buteau17/Computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676682564
git clone --depth 1 --no-tags https://github.com/mhamdy2712/Debouncer-Button.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676711739
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Sync_down_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677357667
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-27.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677737940
git clone --depth 1 --no-tags https://github.com/manglamayank/High-Performance-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677721128
git clone --depth 1 --no-tags https://github.com/kabyadeb/CSE2112-Digital_System_Design_Lab_work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677338413
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_JAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675316395
git clone --depth 1 --no-tags https://github.com/SanaNavaei/Digital-Logic-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675257486
git clone --depth 1 --no-tags https://github.com/fhayes1/Sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675784830
git clone --depth 1 --no-tags https://github.com/francielekreff/picorv32-sha256-coprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674327919
git clone --depth 1 --no-tags https://github.com/y4asse/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672991617
git clone --depth 1 --no-tags https://github.com/I-am-VarunM/ZCU104_src_power.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676534670
git clone --depth 1 --no-tags https://github.com/YongukSim/rram_memory_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676396215
git clone --depth 1 --no-tags https://github.com/Iosaias/VLSI_Bootcamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675834974
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-015-sync_d_flip_flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674954779
git clone --depth 1 --no-tags https://github.com/Kevin1729/chess-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676831907
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Wallace_mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677364081
git clone --depth 1 --no-tags https://github.com/GOKULSP027/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671817938
git clone --depth 1 --no-tags https://github.com/Randomguywithamoustache/Asynchronous_Fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671850699
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-FC84to10-07.28.night.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671847979
git clone --depth 1 --no-tags https://github.com/0MultiplyN/synthesizable_sqrt_circuit_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674498747
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-FC84to10-07.30.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672438136
git clone --depth 1 --no-tags https://github.com/burakcaki/caravel_openlane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672807623
git clone --depth 1 --no-tags https://github.com/purveshthummar/Sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672918615
git clone --depth 1 --no-tags https://github.com/vayur/y86-64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672555420
git clone --depth 1 --no-tags https://github.com/SujayHL/Ticket-Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673837663
git clone --depth 1 --no-tags https://github.com/sangamanathpuncham/picorv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674169209
git clone --depth 1 --no-tags https://github.com/tonyalfred/Computation-Storage-Design-and-Verification-using-Verilog-and-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674640330
git clone --depth 1 --no-tags https://github.com/ishansingh07/Medium_Sized_Projects_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671623084
git clone --depth 1 --no-tags https://github.com/Embedded-Tinkerer/Dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671937868
git clone --depth 1 --no-tags https://github.com/sabarense/AC-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674987520
git clone --depth 1 --no-tags https://github.com/KeerthiBhushanM/braille-to-ascii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674362818
git clone --depth 1 --no-tags https://github.com/Ashwin4514/Verilog-Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674382778
