# 2-stage-pipeline-Risc-V-Processor
In this repository I introduced an implementation of a 2 stage pipelined Risc-V Processor using Verilog and build an Assembler with it to make it easier to write programs so you can write it in the instruction memory and execute it
