\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\-:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{structSpefNetISPD2013_1_1Capacitor}{Spef\-Net\-I\-S\-P\-D2013\-::\-Capacitor} \\*Struct which represents a capacitor }{\pageref{structSpefNetISPD2013_1_1Capacitor}}{}
\item\contentsline{section}{\hyperlink{classCircuit__Netlist}{Circuit\-\_\-\-Netlist} }{\pageref{classCircuit__Netlist}}{}
\item\contentsline{section}{\hyperlink{classDesign__Constraints}{Design\-\_\-\-Constraints} }{\pageref{classDesign__Constraints}}{}
\item\contentsline{section}{\hyperlink{classTiming__Analysis_1_1Edge}{Timing\-\_\-\-Analysis\-::\-Edge$<$ T $>$} \\*Template class which represents an edge of the graph model. An edge in graph theory is a connection between vertices }{\pageref{classTiming__Analysis_1_1Edge}}{}
\item\contentsline{section}{\hyperlink{structIF}{I\-F$<$ cond, Then\-Type, Else\-Type $>$} \\*S\-T\-A\-T\-I\-C M\-E\-T\-A\-P\-R\-O\-G\-R\-A\-M\-M\-E\-D \hyperlink{structIF}{I\-F} }{\pageref{structIF}}{}
\item\contentsline{section}{\hyperlink{structIF_3_01false_00_01ThenType_00_01ElseType_01_4}{I\-F$<$ false, Then\-Type, Else\-Type $>$} }{\pageref{structIF_3_01false_00_01ThenType_00_01ElseType_01_4}}{}
\item\contentsline{section}{\hyperlink{structLibertyCellInfo}{Liberty\-Cell\-Info} }{\pageref{structLibertyCellInfo}}{}
\item\contentsline{section}{\hyperlink{classLibertyLibrary}{Liberty\-Library} }{\pageref{classLibertyLibrary}}{}
\item\contentsline{section}{\hyperlink{structLibertyLookupTable}{Liberty\-Lookup\-Table} \\*Look up table to store delay or slew functions }{\pageref{structLibertyLookupTable}}{}
\item\contentsline{section}{\hyperlink{classLibertyLookupTableInterpolator}{Liberty\-Lookup\-Table\-Interpolator} }{\pageref{classLibertyLookupTableInterpolator}}{}
\item\contentsline{section}{\hyperlink{classLibertyParser}{Liberty\-Parser} }{\pageref{classLibertyParser}}{}
\item\contentsline{section}{\hyperlink{structLibertyPinInfo}{Liberty\-Pin\-Info} }{\pageref{structLibertyPinInfo}}{}
\item\contentsline{section}{\hyperlink{structLibertyTimingInfo}{Liberty\-Timing\-Info} }{\pageref{structLibertyTimingInfo}}{}
\item\contentsline{section}{\hyperlink{classLinearLibertyLookupTableInterpolator}{Linear\-Liberty\-Lookup\-Table\-Interpolator} }{\pageref{classLinearLibertyLookupTableInterpolator}}{}
\item\contentsline{section}{\hyperlink{structCircuit__Netlist_1_1Logic__Gate}{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate} }{\pageref{structCircuit__Netlist_1_1Logic__Gate}}{}
\item\contentsline{section}{\hyperlink{classLumpedCapacitanceWireDelayModel}{Lumped\-Capacitance\-Wire\-Delay\-Model} }{\pageref{classLumpedCapacitanceWireDelayModel}}{}
\item\contentsline{section}{\hyperlink{classTiming__Analysis_1_1Multi__Fanout__Edge}{Timing\-\_\-\-Analysis\-::\-Multi\-\_\-\-Fanout\-\_\-\-Edge$<$ T $>$} \\*Inherits from \hyperlink{classTiming__Analysis_1_1Edge}{Edge}. Template class which represents a single edge of the graph model. In a circuit, a multi fanout edge is a logic gate output which has multiple inputs connected to it }{\pageref{classTiming__Analysis_1_1Multi__Fanout__Edge}}{}
\item\contentsline{section}{\hyperlink{structCircuit__Netlist_1_1Net}{Circuit\-\_\-\-Netlist\-::\-Net} }{\pageref{structCircuit__Netlist_1_1Net}}{}
\item\contentsline{section}{\hyperlink{structSpefNetISPD2013_1_1Node}{Spef\-Net\-I\-S\-P\-D2013\-::\-Node} \\*Struct which represents a node of the circuit. A node is a point of the circuit where two or more elements meet }{\pageref{structSpefNetISPD2013_1_1Node}}{}
\item\contentsline{section}{\hyperlink{classstd_1_1numeric__limits_3_01Transitions_3_01double_01_4_01_4}{std\-::numeric\-\_\-limits$<$ Transitions$<$ double $>$ $>$} }{\pageref{classstd_1_1numeric__limits_3_01Transitions_3_01double_01_4_01_4}}{}
\item\contentsline{section}{\hyperlink{classTiming__Analysis_1_1Option}{Timing\-\_\-\-Analysis\-::\-Option} }{\pageref{classTiming__Analysis_1_1Option}}{}
\item\contentsline{section}{\hyperlink{classParser}{Parser} }{\pageref{classParser}}{}
\item\contentsline{section}{\hyperlink{structPrime__Time__Output__Parser_1_1Pin__Timing}{Prime\-\_\-\-Time\-\_\-\-Output\-\_\-\-Parser\-::\-Pin\-\_\-\-Timing} }{\pageref{structPrime__Time__Output__Parser_1_1Pin__Timing}}{}
\item\contentsline{section}{\hyperlink{structPrime__Time__Output__Parser_1_1Port__Timing}{Prime\-\_\-\-Time\-\_\-\-Output\-\_\-\-Parser\-::\-Port\-\_\-\-Timing} }{\pageref{structPrime__Time__Output__Parser_1_1Port__Timing}}{}
\item\contentsline{section}{\hyperlink{classPrime__Time__Output__Parser_1_1Prime__Time__Output}{Prime\-\_\-\-Time\-\_\-\-Output\-\_\-\-Parser\-::\-Prime\-\_\-\-Time\-\_\-\-Output} }{\pageref{classPrime__Time__Output__Parser_1_1Prime__Time__Output}}{}
\item\contentsline{section}{\hyperlink{classPrime__Time__Output__Parser}{Prime\-\_\-\-Time\-\_\-\-Output\-\_\-\-Parser} }{\pageref{classPrime__Time__Output__Parser}}{}
\item\contentsline{section}{\hyperlink{classRCTreeWireDelayModel}{R\-C\-Tree\-Wire\-Delay\-Model} }{\pageref{classRCTreeWireDelayModel}}{}
\item\contentsline{section}{\hyperlink{structSpefNetISPD2013_1_1Resistor}{Spef\-Net\-I\-S\-P\-D2013\-::\-Resistor} \\*Struct which represents a resistor }{\pageref{structSpefNetISPD2013_1_1Resistor}}{}
\item\contentsline{section}{\hyperlink{classSDCParser}{S\-D\-C\-Parser} }{\pageref{classSDCParser}}{}
\item\contentsline{section}{\hyperlink{classTiming__Analysis_1_1Single__Fanout__Edge}{Timing\-\_\-\-Analysis\-::\-Single\-\_\-\-Fanout\-\_\-\-Edge$<$ T $>$} \\*Inherits from \hyperlink{classTiming__Analysis_1_1Edge}{Edge}. Template class which represents a single edge of the graph model. In a circuit, a single fanout edge is a logic gate output which has only one input connected to it }{\pageref{classTiming__Analysis_1_1Single__Fanout__Edge}}{}
\item\contentsline{section}{\hyperlink{structCircuit__Netlist_1_1Sink}{Circuit\-\_\-\-Netlist\-::\-Sink} }{\pageref{structCircuit__Netlist_1_1Sink}}{}
\item\contentsline{section}{\hyperlink{classSpefNetISPD2012}{Spef\-Net\-I\-S\-P\-D2012} \\*S\-P\-E\-F stands for Standard Parasitic Exchange Format. Describes the set of parasitic elements of the wires in a circuit, within its descriptions and values }{\pageref{classSpefNetISPD2012}}{}
\item\contentsline{section}{\hyperlink{classSpefNetISPD2013}{Spef\-Net\-I\-S\-P\-D2013} }{\pageref{classSpefNetISPD2013}}{}
\item\contentsline{section}{\hyperlink{classSpefParserISPD2012}{Spef\-Parser\-I\-S\-P\-D2012} }{\pageref{classSpefParserISPD2012}}{}
\item\contentsline{section}{\hyperlink{classSpefParserISPD2013}{Spef\-Parser\-I\-S\-P\-D2013} }{\pageref{classSpefParserISPD2013}}{}
\item\contentsline{section}{\hyperlink{classTimerInterface}{Timer\-Interface} }{\pageref{classTimerInterface}}{}
\item\contentsline{section}{\hyperlink{classTiming__Analysis_1_1Timing__Analysis}{Timing\-\_\-\-Analysis\-::\-Timing\-\_\-\-Analysis} }{\pageref{classTiming__Analysis_1_1Timing__Analysis}}{}
\item\contentsline{section}{\hyperlink{classTiming__Analysis_1_1Timing__Arc}{Timing\-\_\-\-Analysis\-::\-Timing\-\_\-\-Arc} }{\pageref{classTiming__Analysis_1_1Timing__Arc}}{}
\item\contentsline{section}{\hyperlink{classTiming__Analysis_1_1Timing__Net}{Timing\-\_\-\-Analysis\-::\-Timing\-\_\-\-Net} }{\pageref{classTiming__Analysis_1_1Timing__Net}}{}
\item\contentsline{section}{\hyperlink{classTiming__Analysis_1_1Timing__Point}{Timing\-\_\-\-Analysis\-::\-Timing\-\_\-\-Point} }{\pageref{classTiming__Analysis_1_1Timing__Point}}{}
\item\contentsline{section}{\hyperlink{classTraits}{Traits} }{\pageref{classTraits}}{}
\item\contentsline{section}{\hyperlink{classTransitions}{Transitions$<$ T $>$} }{\pageref{classTransitions}}{}
\item\contentsline{section}{\hyperlink{classVerilogParser}{Verilog\-Parser} }{\pageref{classVerilogParser}}{}
\item\contentsline{section}{\hyperlink{classWireDelayModel}{Wire\-Delay\-Model} }{\pageref{classWireDelayModel}}{}
\end{DoxyCompactList}
