Timing Analyzer report for rt11_cz12
Mon Nov 23 19:22:34 2020
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'sw_clk'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 9.363 ns                         ; DR[1]                                                                                                        ; regfile:inst1|register_16:Areg01|q_output[11]                                                                ; --         ; sw_clk   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 25.168 ns                        ; regfile:inst1|register_16:Areg02|q_output[12]                                                                ; z                                                                                                            ; sw_clk     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 30.648 ns                        ; DR[1]                                                                                                        ; z                                                                                                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -5.491 ns                        ; rom_aa[0]                                                                                                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; --         ; sw_clk   ; 0            ;
; Clock Setup: 'sw_clk'        ; N/A   ; None          ; 132.84 MHz ( period = 7.528 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[9]                                                                 ; sw_clk     ; sw_clk   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                              ;                                                                                                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C20Q240C8       ;      ;    ;             ;
; Timing Models                                         ; Preliminary        ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; sw_clk          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sw_clk'                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                         ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 132.84 MHz ( period = 7.528 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg01|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 7.209 ns                ;
; N/A                                     ; 132.84 MHz ( period = 7.528 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg01|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 7.209 ns                ;
; N/A                                     ; 132.84 MHz ( period = 7.528 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg01|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 7.209 ns                ;
; N/A                                     ; 132.84 MHz ( period = 7.528 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 7.209 ns                ;
; N/A                                     ; 132.86 MHz ( period = 7.527 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg03|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 7.208 ns                ;
; N/A                                     ; 132.86 MHz ( period = 7.527 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg03|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 7.208 ns                ;
; N/A                                     ; 132.86 MHz ( period = 7.527 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg03|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 7.208 ns                ;
; N/A                                     ; 132.86 MHz ( period = 7.527 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg03|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 7.208 ns                ;
; N/A                                     ; 139.22 MHz ( period = 7.183 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg02|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.865 ns                ;
; N/A                                     ; 139.22 MHz ( period = 7.183 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg02|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.865 ns                ;
; N/A                                     ; 139.22 MHz ( period = 7.183 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg02|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.865 ns                ;
; N/A                                     ; 139.22 MHz ( period = 7.183 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg02|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.865 ns                ;
; N/A                                     ; 139.30 MHz ( period = 7.179 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg00|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.861 ns                ;
; N/A                                     ; 139.30 MHz ( period = 7.179 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg00|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.861 ns                ;
; N/A                                     ; 139.30 MHz ( period = 7.179 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg00|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.861 ns                ;
; N/A                                     ; 139.30 MHz ( period = 7.179 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg00|q_output[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.861 ns                ;
; N/A                                     ; 140.65 MHz ( period = 7.110 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg02|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 140.65 MHz ( period = 7.110 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg02|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 140.65 MHz ( period = 7.110 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg02|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 140.65 MHz ( period = 7.110 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg02|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 140.73 MHz ( period = 7.106 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg00|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 140.73 MHz ( period = 7.106 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg00|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 140.73 MHz ( period = 7.106 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg00|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 140.73 MHz ( period = 7.106 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg00|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg03|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.527 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg03|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.527 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg03|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.527 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg03|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.527 ns                ;
; N/A                                     ; 146.24 MHz ( period = 6.838 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg01|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.525 ns                ;
; N/A                                     ; 146.24 MHz ( period = 6.838 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg01|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.525 ns                ;
; N/A                                     ; 146.24 MHz ( period = 6.838 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg01|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.525 ns                ;
; N/A                                     ; 146.24 MHz ( period = 6.838 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.525 ns                ;
; N/A                                     ; 148.04 MHz ( period = 6.755 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg01|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.437 ns                ;
; N/A                                     ; 148.04 MHz ( period = 6.755 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg01|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.437 ns                ;
; N/A                                     ; 148.04 MHz ( period = 6.755 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg01|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.437 ns                ;
; N/A                                     ; 148.04 MHz ( period = 6.755 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.437 ns                ;
; N/A                                     ; 148.06 MHz ( period = 6.754 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg03|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 148.06 MHz ( period = 6.754 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg03|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 148.06 MHz ( period = 6.754 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg03|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 148.06 MHz ( period = 6.754 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg03|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg01|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.435 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg01|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.435 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg01|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.435 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.435 ns                ;
; N/A                                     ; 148.17 MHz ( period = 6.749 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg03|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.433 ns                ;
; N/A                                     ; 148.17 MHz ( period = 6.749 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg03|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.433 ns                ;
; N/A                                     ; 148.17 MHz ( period = 6.749 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg03|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.433 ns                ;
; N/A                                     ; 148.17 MHz ( period = 6.749 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg03|q_output[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.433 ns                ;
; N/A                                     ; 154.46 MHz ( period = 6.474 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg00|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.156 ns                ;
; N/A                                     ; 154.46 MHz ( period = 6.474 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg00|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.156 ns                ;
; N/A                                     ; 154.46 MHz ( period = 6.474 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg00|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.156 ns                ;
; N/A                                     ; 154.46 MHz ( period = 6.474 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg00|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.156 ns                ;
; N/A                                     ; 154.49 MHz ( period = 6.473 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg02|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.155 ns                ;
; N/A                                     ; 154.49 MHz ( period = 6.473 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg02|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.155 ns                ;
; N/A                                     ; 154.49 MHz ( period = 6.473 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg02|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.155 ns                ;
; N/A                                     ; 154.49 MHz ( period = 6.473 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg02|q_output[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.155 ns                ;
; N/A                                     ; 156.15 MHz ( period = 6.404 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg00|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 156.15 MHz ( period = 6.404 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg00|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 156.15 MHz ( period = 6.404 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg00|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 156.15 MHz ( period = 6.404 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg00|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 156.15 MHz ( period = 6.404 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg02|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 156.15 MHz ( period = 6.404 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg02|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 156.15 MHz ( period = 6.404 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg02|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 156.15 MHz ( period = 6.404 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg02|q_output[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.086 ns                ;
; N/A                                     ; 157.41 MHz ( period = 6.353 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg03|q_output[2]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 157.41 MHz ( period = 6.353 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg03|q_output[2]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 157.41 MHz ( period = 6.353 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg03|q_output[2]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 157.41 MHz ( period = 6.353 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg03|q_output[2]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 157.43 MHz ( period = 6.352 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg01|q_output[2]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 157.43 MHz ( period = 6.352 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg01|q_output[2]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 157.43 MHz ( period = 6.352 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg01|q_output[2]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 157.43 MHz ( period = 6.352 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[2]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg03|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.969 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg03|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.969 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg03|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.969 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg03|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.969 ns                ;
; N/A                                     ; 159.13 MHz ( period = 6.284 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg01|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.968 ns                ;
; N/A                                     ; 159.13 MHz ( period = 6.284 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg01|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.968 ns                ;
; N/A                                     ; 159.13 MHz ( period = 6.284 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg01|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.968 ns                ;
; N/A                                     ; 159.13 MHz ( period = 6.284 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.968 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg03|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.676 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg03|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.676 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg03|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.676 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg03|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.676 ns                ;
; N/A                                     ; 166.86 MHz ( period = 5.993 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg01|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.675 ns                ;
; N/A                                     ; 166.86 MHz ( period = 5.993 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg01|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.675 ns                ;
; N/A                                     ; 166.86 MHz ( period = 5.993 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg01|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.675 ns                ;
; N/A                                     ; 166.86 MHz ( period = 5.993 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.675 ns                ;
; N/A                                     ; 167.08 MHz ( period = 5.985 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg01|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.672 ns                ;
; N/A                                     ; 167.08 MHz ( period = 5.985 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg01|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.672 ns                ;
; N/A                                     ; 167.08 MHz ( period = 5.985 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg01|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.672 ns                ;
; N/A                                     ; 167.08 MHz ( period = 5.985 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.672 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg03|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.671 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg03|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.671 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg03|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.671 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg03|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.671 ns                ;
; N/A                                     ; 167.22 MHz ( period = 5.980 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg02|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 167.22 MHz ( period = 5.980 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg02|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 167.22 MHz ( period = 5.980 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg02|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 167.22 MHz ( period = 5.980 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg02|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 167.25 MHz ( period = 5.979 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg00|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.661 ns                ;
; N/A                                     ; 167.25 MHz ( period = 5.979 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg00|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.661 ns                ;
; N/A                                     ; 167.25 MHz ( period = 5.979 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg00|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.661 ns                ;
; N/A                                     ; 167.25 MHz ( period = 5.979 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg00|q_output[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.661 ns                ;
; N/A                                     ; 167.59 MHz ( period = 5.967 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg01|q_output[1]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.654 ns                ;
; N/A                                     ; 167.59 MHz ( period = 5.967 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg01|q_output[1]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.654 ns                ;
; N/A                                     ; 167.59 MHz ( period = 5.967 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg01|q_output[1]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.654 ns                ;
; N/A                                     ; 167.59 MHz ( period = 5.967 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[1]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.654 ns                ;
; N/A                                     ; 167.62 MHz ( period = 5.966 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg03|q_output[1]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.653 ns                ;
; N/A                                     ; 167.62 MHz ( period = 5.966 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg03|q_output[1]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.653 ns                ;
; N/A                                     ; 167.62 MHz ( period = 5.966 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg03|q_output[1]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.653 ns                ;
; N/A                                     ; 167.62 MHz ( period = 5.966 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg03|q_output[1]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.653 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg03|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg03|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg03|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg03|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg01|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg01|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg01|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 176.40 MHz ( period = 5.669 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg02|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.346 ns                ;
; N/A                                     ; 176.40 MHz ( period = 5.669 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg02|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.346 ns                ;
; N/A                                     ; 176.40 MHz ( period = 5.669 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg02|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.346 ns                ;
; N/A                                     ; 176.40 MHz ( period = 5.669 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg02|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.346 ns                ;
; N/A                                     ; 176.43 MHz ( period = 5.668 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg00|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 176.43 MHz ( period = 5.668 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg00|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 176.43 MHz ( period = 5.668 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg00|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 176.43 MHz ( period = 5.668 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg00|q_output[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg02|q_output[14] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg02|q_output[14] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg02|q_output[14] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg02|q_output[14] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 176.55 MHz ( period = 5.664 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg00|q_output[14] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 176.55 MHz ( period = 5.664 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg00|q_output[14] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 176.55 MHz ( period = 5.664 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg00|q_output[14] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 176.55 MHz ( period = 5.664 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg00|q_output[14] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg00|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg00|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg00|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg00|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg02|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg02|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg02|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg02|q_output[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 178.28 MHz ( period = 5.609 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg00|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.286 ns                ;
; N/A                                     ; 178.28 MHz ( period = 5.609 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg00|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.286 ns                ;
; N/A                                     ; 178.28 MHz ( period = 5.609 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg00|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.286 ns                ;
; N/A                                     ; 178.28 MHz ( period = 5.609 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg00|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.286 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg02|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg02|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg02|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg02|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 178.57 MHz ( period = 5.600 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg01|q_output[0]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.284 ns                ;
; N/A                                     ; 178.57 MHz ( period = 5.600 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg01|q_output[0]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.284 ns                ;
; N/A                                     ; 178.57 MHz ( period = 5.600 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg01|q_output[0]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.284 ns                ;
; N/A                                     ; 178.57 MHz ( period = 5.600 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[0]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.284 ns                ;
; N/A                                     ; 178.60 MHz ( period = 5.599 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg03|q_output[0]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 178.60 MHz ( period = 5.599 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg03|q_output[0]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 178.60 MHz ( period = 5.599 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg03|q_output[0]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 178.60 MHz ( period = 5.599 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg03|q_output[0]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg00|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg00|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg00|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg00|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg02|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg02|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg02|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg02|q_output[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 178.83 MHz ( period = 5.592 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg01|q_output[4]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 178.83 MHz ( period = 5.592 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg01|q_output[4]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 178.83 MHz ( period = 5.592 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg01|q_output[4]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 178.83 MHz ( period = 5.592 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[4]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 178.86 MHz ( period = 5.591 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg03|q_output[4]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 178.86 MHz ( period = 5.591 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg03|q_output[4]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 178.86 MHz ( period = 5.591 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg03|q_output[4]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 178.86 MHz ( period = 5.591 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg03|q_output[4]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg00|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.251 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg00|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.251 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg00|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.251 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg00|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.251 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg02|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.249 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg02|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.249 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg02|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.249 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg02|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.249 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg03|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.256 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg03|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.256 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg03|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.256 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg03|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.256 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg01|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.254 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg01|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.254 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg01|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.254 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.254 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg01|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg01|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg01|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg01|q_output[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 179.57 MHz ( period = 5.569 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; regfile:inst1|register_16:Areg03|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.252 ns                ;
; N/A                                     ; 179.57 MHz ( period = 5.569 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; regfile:inst1|register_16:Areg03|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.252 ns                ;
; N/A                                     ; 179.57 MHz ( period = 5.569 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; regfile:inst1|register_16:Areg03|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.252 ns                ;
; N/A                                     ; 179.57 MHz ( period = 5.569 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; regfile:inst1|register_16:Areg03|q_output[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 5.252 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                              ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                     ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                                           ; To Clock ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 9.363 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[11]                                                                ; sw_clk   ;
; N/A   ; None         ; 9.341 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[14]                                                                ; sw_clk   ;
; N/A   ; None         ; 9.341 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[12]                                                                ; sw_clk   ;
; N/A   ; None         ; 9.341 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[10]                                                                ; sw_clk   ;
; N/A   ; None         ; 9.341 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[8]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.341 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[6]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.341 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[4]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.341 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[2]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.341 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[0]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.314 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[14]                                                                ; sw_clk   ;
; N/A   ; None         ; 9.314 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[12]                                                                ; sw_clk   ;
; N/A   ; None         ; 9.314 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[10]                                                                ; sw_clk   ;
; N/A   ; None         ; 9.314 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[8]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.314 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[6]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.314 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[4]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.314 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[3]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.314 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[2]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.248 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[11]                                                                ; sw_clk   ;
; N/A   ; None         ; 9.226 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[14]                                                                ; sw_clk   ;
; N/A   ; None         ; 9.226 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[12]                                                                ; sw_clk   ;
; N/A   ; None         ; 9.226 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[10]                                                                ; sw_clk   ;
; N/A   ; None         ; 9.226 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[8]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.226 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[6]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.226 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[4]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.226 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[2]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.226 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[0]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.160 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[14]                                                                ; sw_clk   ;
; N/A   ; None         ; 9.160 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[12]                                                                ; sw_clk   ;
; N/A   ; None         ; 9.160 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[10]                                                                ; sw_clk   ;
; N/A   ; None         ; 9.160 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[8]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.160 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[6]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.160 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[4]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.160 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[3]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.160 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[2]                                                                 ; sw_clk   ;
; N/A   ; None         ; 9.015 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[11]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.983 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[11]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.964 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[15]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.961 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[14]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.961 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[12]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.961 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[10]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.961 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[8]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.961 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[6]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.961 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[4]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.961 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[2]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.961 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[0]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.927 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[15]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.883 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[14]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.883 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[12]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.883 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[10]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.883 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[8]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.883 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[6]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.883 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[4]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.883 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[3]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.883 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[2]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.880 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[1]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.867 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[5]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.812 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[15]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.791 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[11]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.765 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[1]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.752 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[5]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.740 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[15]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.594 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[14]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.594 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[12]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.594 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[10]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.594 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[8]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.594 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[6]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.594 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[4]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.594 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[2]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.594 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[0]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.558 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[5]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.552 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[9]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.552 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[7]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.547 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[15]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.524 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[11]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.500 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[1]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.487 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[5]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.473 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[15]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.437 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[9]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.437 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[7]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.370 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[14]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.370 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[12]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.370 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[10]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.370 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[8]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.370 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[6]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.370 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[4]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.370 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[2]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.370 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[0]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.334 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[5]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.204 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[1]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.190 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[13]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.182 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[14]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.182 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[12]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.182 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[10]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.182 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[8]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.182 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[6]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.182 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[4]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.182 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[3]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.182 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[2]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.176 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[1]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.176 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[0]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.172 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[9]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.172 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[7]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.160 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[9]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.160 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[7]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.103 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[14]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.103 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[12]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.103 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[10]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.103 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[8]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.103 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[6]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.103 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[4]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.103 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[2]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.103 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[0]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.101 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[13]                                                                ; sw_clk   ;
; N/A   ; None         ; 8.084 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[1]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.084 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[0]                                                                 ; sw_clk   ;
; N/A   ; None         ; 8.067 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[5]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.986 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[13]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.980 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[1]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.966 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[13]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.936 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[9]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.936 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[7]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.930 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[1]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.930 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[0]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.914 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[14]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.914 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[12]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.914 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[10]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.914 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[8]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.914 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[6]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.914 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[4]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.914 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[3]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.914 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[2]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.908 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[1]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.908 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[0]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.823 ns   ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[3]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.721 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[13]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.713 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[1]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.699 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[13]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.669 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[9]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.669 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[7]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.653 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[1]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.653 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[0]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.637 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[14]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.637 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[12]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.637 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[10]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.637 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[8]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.637 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[6]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.637 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[4]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.637 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[3]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.637 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[2]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.631 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[1]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.631 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[0]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.607 ns   ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[3]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.599 ns   ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[3]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.508 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[15]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.508 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[13]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.508 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[11]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.508 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[9]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.508 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[7]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.508 ns   ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[5]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.492 ns   ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[3]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.394 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[15]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.394 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[13]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.394 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[11]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.394 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[9]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.394 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[7]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.394 ns   ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[5]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.332 ns   ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[3]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.240 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[15]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.240 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[15]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.240 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[13]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.240 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[13]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.240 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[11]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.240 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[11]                                                                ; sw_clk   ;
; N/A   ; None         ; 7.240 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[9]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.240 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[9]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.240 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[7]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.240 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[7]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.240 ns   ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[5]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.240 ns   ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[5]                                                                 ; sw_clk   ;
; N/A   ; None         ; 7.227 ns   ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[3]                                                                 ; sw_clk   ;
; N/A   ; None         ; 6.963 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[15]                                                                ; sw_clk   ;
; N/A   ; None         ; 6.963 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[15]                                                                ; sw_clk   ;
; N/A   ; None         ; 6.963 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[13]                                                                ; sw_clk   ;
; N/A   ; None         ; 6.963 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[13]                                                                ; sw_clk   ;
; N/A   ; None         ; 6.963 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[11]                                                                ; sw_clk   ;
; N/A   ; None         ; 6.963 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[11]                                                                ; sw_clk   ;
; N/A   ; None         ; 6.963 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[9]                                                                 ; sw_clk   ;
; N/A   ; None         ; 6.963 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[9]                                                                 ; sw_clk   ;
; N/A   ; None         ; 6.963 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[7]                                                                 ; sw_clk   ;
; N/A   ; None         ; 6.963 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[7]                                                                 ; sw_clk   ;
; N/A   ; None         ; 6.963 ns   ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[5]                                                                 ; sw_clk   ;
; N/A   ; None         ; 6.963 ns   ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[5]                                                                 ; sw_clk   ;
; N/A   ; None         ; 6.264 ns   ; rom_aa[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; sw_clk   ;
; N/A   ; None         ; 5.906 ns   ; rom_aa[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; sw_clk   ;
; N/A   ; None         ; 5.886 ns   ; rom_aa[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; sw_clk   ;
; N/A   ; None         ; 5.804 ns   ; rom_aa[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; sw_clk   ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                          ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 25.168 ns  ; regfile:inst1|register_16:Areg02|q_output[12] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 25.117 ns  ; regfile:inst1|register_16:Areg02|q_output[12] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 25.056 ns  ; regfile:inst1|register_16:Areg00|q_output[2]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 25.005 ns  ; regfile:inst1|register_16:Areg00|q_output[2]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 24.929 ns  ; regfile:inst1|register_16:Areg02|q_output[4]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 24.878 ns  ; regfile:inst1|register_16:Areg02|q_output[4]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 24.859 ns  ; regfile:inst1|register_16:Areg02|q_output[2]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 24.808 ns  ; regfile:inst1|register_16:Areg02|q_output[2]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 24.628 ns  ; regfile:inst1|register_16:Areg00|q_output[4]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 24.577 ns  ; regfile:inst1|register_16:Areg00|q_output[4]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 24.298 ns  ; regfile:inst1|register_16:Areg01|q_output[3]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 24.247 ns  ; regfile:inst1|register_16:Areg01|q_output[3]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 24.116 ns  ; regfile:inst1|register_16:Areg02|q_output[12] ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 24.056 ns  ; regfile:inst1|register_16:Areg00|q_output[2]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 24.026 ns  ; regfile:inst1|register_16:Areg00|q_output[9]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 24.010 ns  ; regfile:inst1|register_16:Areg02|q_output[6]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 24.004 ns  ; regfile:inst1|register_16:Areg00|q_output[2]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.975 ns  ; regfile:inst1|register_16:Areg00|q_output[9]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.959 ns  ; regfile:inst1|register_16:Areg02|q_output[6]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.936 ns  ; regfile:inst1|register_16:Areg02|q_output[0]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.929 ns  ; regfile:inst1|register_16:Areg02|q_output[4]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.885 ns  ; regfile:inst1|register_16:Areg02|q_output[0]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.881 ns  ; regfile:inst1|register_16:Areg01|q_output[11] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.877 ns  ; regfile:inst1|register_16:Areg02|q_output[4]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.859 ns  ; regfile:inst1|register_16:Areg02|q_output[2]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.833 ns  ; regfile:inst1|register_16:Areg00|q_output[3]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.830 ns  ; regfile:inst1|register_16:Areg01|q_output[11] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.807 ns  ; regfile:inst1|register_16:Areg02|q_output[2]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.787 ns  ; regfile:inst1|register_16:Areg02|q_output[9]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.787 ns  ; regfile:inst1|register_16:Areg01|q_output[5]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.785 ns  ; regfile:inst1|register_16:Areg00|q_output[12] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.782 ns  ; regfile:inst1|register_16:Areg00|q_output[3]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.774 ns  ; regfile:inst1|register_16:Areg02|q_output[12] ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.759 ns  ; regfile:inst1|register_16:Areg01|q_output[13] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.736 ns  ; regfile:inst1|register_16:Areg02|q_output[9]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.736 ns  ; regfile:inst1|register_16:Areg01|q_output[5]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.734 ns  ; regfile:inst1|register_16:Areg00|q_output[12] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.708 ns  ; regfile:inst1|register_16:Areg01|q_output[13] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.696 ns  ; regfile:inst1|register_16:Areg01|q_output[2]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.645 ns  ; regfile:inst1|register_16:Areg01|q_output[2]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.636 ns  ; regfile:inst1|register_16:Areg02|q_output[8]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.628 ns  ; regfile:inst1|register_16:Areg00|q_output[4]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.598 ns  ; regfile:inst1|register_16:Areg02|q_output[3]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.585 ns  ; regfile:inst1|register_16:Areg02|q_output[8]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.576 ns  ; regfile:inst1|register_16:Areg00|q_output[4]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.563 ns  ; regfile:inst1|register_16:Areg00|q_output[1]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.547 ns  ; regfile:inst1|register_16:Areg02|q_output[3]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.534 ns  ; regfile:inst1|register_16:Areg02|q_output[14] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.512 ns  ; regfile:inst1|register_16:Areg00|q_output[1]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.483 ns  ; regfile:inst1|register_16:Areg02|q_output[14] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.449 ns  ; regfile:inst1|register_16:Areg02|q_output[10] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.398 ns  ; regfile:inst1|register_16:Areg02|q_output[10] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.346 ns  ; regfile:inst1|register_16:Areg00|q_output[6]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.303 ns  ; regfile:inst1|register_16:Areg02|q_output[1]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.298 ns  ; regfile:inst1|register_16:Areg01|q_output[3]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.298 ns  ; regfile:inst1|register_16:Areg00|q_output[14] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.295 ns  ; regfile:inst1|register_16:Areg00|q_output[6]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.273 ns  ; regfile:inst1|register_16:Areg02|q_output[5]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.252 ns  ; regfile:inst1|register_16:Areg02|q_output[1]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.247 ns  ; regfile:inst1|register_16:Areg00|q_output[14] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.246 ns  ; regfile:inst1|register_16:Areg01|q_output[3]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.222 ns  ; regfile:inst1|register_16:Areg02|q_output[5]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.220 ns  ; regfile:inst1|register_16:Areg00|q_output[0]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.209 ns  ; regfile:inst1|register_16:Areg00|q_output[10] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.185 ns  ; regfile:inst1|register_16:Areg01|q_output[4]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.169 ns  ; regfile:inst1|register_16:Areg00|q_output[0]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.158 ns  ; regfile:inst1|register_16:Areg00|q_output[10] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.153 ns  ; regfile:inst1|register_16:Areg01|q_output[7]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 23.134 ns  ; regfile:inst1|register_16:Areg01|q_output[4]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.102 ns  ; regfile:inst1|register_16:Areg01|q_output[7]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.026 ns  ; regfile:inst1|register_16:Areg00|q_output[9]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 23.010 ns  ; regfile:inst1|register_16:Areg02|q_output[6]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.987 ns  ; regfile:inst1|register_16:Areg00|q_output[11] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 22.974 ns  ; regfile:inst1|register_16:Areg00|q_output[9]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.958 ns  ; regfile:inst1|register_16:Areg02|q_output[6]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.942 ns  ; regfile:inst1|register_16:Areg03|q_output[4]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 22.936 ns  ; regfile:inst1|register_16:Areg02|q_output[0]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.936 ns  ; regfile:inst1|register_16:Areg00|q_output[11] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.915 ns  ; regfile:inst1|register_16:Areg00|q_output[8]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 22.904 ns  ; regfile:inst1|register_16:Areg01|q_output[1]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 22.891 ns  ; regfile:inst1|register_16:Areg03|q_output[4]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.884 ns  ; regfile:inst1|register_16:Areg02|q_output[0]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.881 ns  ; regfile:inst1|register_16:Areg01|q_output[11] ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.872 ns  ; regfile:inst1|register_16:Areg03|q_output[2]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 22.864 ns  ; regfile:inst1|register_16:Areg00|q_output[8]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.853 ns  ; regfile:inst1|register_16:Areg01|q_output[1]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.839 ns  ; regfile:inst1|register_16:Areg00|q_output[2]  ; alu_out[4]  ; sw_clk     ;
; N/A                                     ; None                                                ; 22.833 ns  ; regfile:inst1|register_16:Areg00|q_output[3]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.829 ns  ; regfile:inst1|register_16:Areg01|q_output[11] ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.826 ns  ; regfile:inst1|register_16:Areg00|q_output[5]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 22.821 ns  ; regfile:inst1|register_16:Areg03|q_output[2]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.787 ns  ; regfile:inst1|register_16:Areg02|q_output[9]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.787 ns  ; regfile:inst1|register_16:Areg01|q_output[5]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.781 ns  ; regfile:inst1|register_16:Areg00|q_output[3]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.775 ns  ; regfile:inst1|register_16:Areg00|q_output[5]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.735 ns  ; regfile:inst1|register_16:Areg02|q_output[9]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.735 ns  ; regfile:inst1|register_16:Areg01|q_output[5]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.733 ns  ; regfile:inst1|register_16:Areg00|q_output[12] ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.696 ns  ; regfile:inst1|register_16:Areg01|q_output[2]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.661 ns  ; regfile:inst1|register_16:Areg01|q_output[9]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 22.644 ns  ; regfile:inst1|register_16:Areg01|q_output[2]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.642 ns  ; regfile:inst1|register_16:Areg02|q_output[2]  ; alu_out[4]  ; sw_clk     ;
; N/A                                     ; None                                                ; 22.636 ns  ; regfile:inst1|register_16:Areg02|q_output[8]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.619 ns  ; regfile:inst1|register_16:Areg01|q_output[0]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 22.610 ns  ; regfile:inst1|register_16:Areg01|q_output[9]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.598 ns  ; regfile:inst1|register_16:Areg02|q_output[3]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.584 ns  ; regfile:inst1|register_16:Areg00|q_output[2]  ; alu_out[11] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.584 ns  ; regfile:inst1|register_16:Areg02|q_output[8]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.568 ns  ; regfile:inst1|register_16:Areg01|q_output[0]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.563 ns  ; regfile:inst1|register_16:Areg00|q_output[1]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.546 ns  ; regfile:inst1|register_16:Areg02|q_output[3]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.511 ns  ; regfile:inst1|register_16:Areg00|q_output[1]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.457 ns  ; regfile:inst1|register_16:Areg02|q_output[4]  ; alu_out[11] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.449 ns  ; regfile:inst1|register_16:Areg02|q_output[10] ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.397 ns  ; regfile:inst1|register_16:Areg02|q_output[10] ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.391 ns  ; regfile:inst1|register_16:Areg00|q_output[12] ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.387 ns  ; regfile:inst1|register_16:Areg02|q_output[2]  ; alu_out[11] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.387 ns  ; regfile:inst1|register_16:Areg00|q_output[13] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 22.346 ns  ; regfile:inst1|register_16:Areg00|q_output[6]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.336 ns  ; regfile:inst1|register_16:Areg00|q_output[13] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.318 ns  ; regfile:inst1|register_16:Areg02|q_output[4]  ; alu_out[4]  ; sw_clk     ;
; N/A                                     ; None                                                ; 22.316 ns  ; regfile:inst1|register_16:Areg01|q_output[13] ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.313 ns  ; regfile:inst1|register_16:Areg01|q_output[12] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 22.303 ns  ; regfile:inst1|register_16:Areg02|q_output[1]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.294 ns  ; regfile:inst1|register_16:Areg00|q_output[6]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.273 ns  ; regfile:inst1|register_16:Areg02|q_output[5]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.262 ns  ; regfile:inst1|register_16:Areg01|q_output[12] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.251 ns  ; regfile:inst1|register_16:Areg02|q_output[1]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.221 ns  ; regfile:inst1|register_16:Areg02|q_output[5]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.220 ns  ; regfile:inst1|register_16:Areg00|q_output[0]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.213 ns  ; regfile:inst1|register_16:Areg00|q_output[2]  ; alu_out[3]  ; sw_clk     ;
; N/A                                     ; None                                                ; 22.209 ns  ; regfile:inst1|register_16:Areg00|q_output[10] ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.185 ns  ; regfile:inst1|register_16:Areg01|q_output[4]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.168 ns  ; regfile:inst1|register_16:Areg00|q_output[0]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.157 ns  ; regfile:inst1|register_16:Areg00|q_output[10] ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.156 ns  ; regfile:inst1|register_16:Areg00|q_output[4]  ; alu_out[11] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.153 ns  ; regfile:inst1|register_16:Areg01|q_output[7]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.133 ns  ; regfile:inst1|register_16:Areg01|q_output[4]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.108 ns  ; regfile:inst1|register_16:Areg03|q_output[3]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 22.101 ns  ; regfile:inst1|register_16:Areg01|q_output[7]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.081 ns  ; regfile:inst1|register_16:Areg01|q_output[3]  ; alu_out[4]  ; sw_clk     ;
; N/A                                     ; None                                                ; 22.064 ns  ; regfile:inst1|register_16:Areg03|q_output[12] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 22.057 ns  ; regfile:inst1|register_16:Areg03|q_output[3]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.023 ns  ; regfile:inst1|register_16:Areg00|q_output[2]  ; alu_out[8]  ; sw_clk     ;
; N/A                                     ; None                                                ; 22.017 ns  ; regfile:inst1|register_16:Areg00|q_output[4]  ; alu_out[4]  ; sw_clk     ;
; N/A                                     ; None                                                ; 22.016 ns  ; regfile:inst1|register_16:Areg02|q_output[2]  ; alu_out[3]  ; sw_clk     ;
; N/A                                     ; None                                                ; 22.013 ns  ; regfile:inst1|register_16:Areg03|q_output[12] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 22.003 ns  ; regfile:inst1|register_16:Areg02|q_output[13] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 21.994 ns  ; regfile:inst1|register_16:Areg00|q_output[2]  ; alu_out[2]  ; sw_clk     ;
; N/A                                     ; None                                                ; 21.987 ns  ; regfile:inst1|register_16:Areg00|q_output[11] ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.959 ns  ; regfile:inst1|register_16:Areg03|q_output[0]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 21.952 ns  ; regfile:inst1|register_16:Areg02|q_output[13] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.942 ns  ; regfile:inst1|register_16:Areg03|q_output[4]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.935 ns  ; regfile:inst1|register_16:Areg00|q_output[11] ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.917 ns  ; regfile:inst1|register_16:Areg01|q_output[6]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 21.915 ns  ; regfile:inst1|register_16:Areg00|q_output[8]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.908 ns  ; regfile:inst1|register_16:Areg03|q_output[0]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.904 ns  ; regfile:inst1|register_16:Areg01|q_output[1]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.896 ns  ; regfile:inst1|register_16:Areg02|q_output[4]  ; alu_out[8]  ; sw_clk     ;
; N/A                                     ; None                                                ; 21.890 ns  ; regfile:inst1|register_16:Areg03|q_output[4]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.878 ns  ; regfile:inst1|register_16:Areg01|q_output[14] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 21.872 ns  ; regfile:inst1|register_16:Areg03|q_output[2]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.866 ns  ; regfile:inst1|register_16:Areg01|q_output[6]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.863 ns  ; regfile:inst1|register_16:Areg00|q_output[8]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.852 ns  ; regfile:inst1|register_16:Areg01|q_output[1]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.827 ns  ; regfile:inst1|register_16:Areg01|q_output[14] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.826 ns  ; regfile:inst1|register_16:Areg02|q_output[2]  ; alu_out[8]  ; sw_clk     ;
; N/A                                     ; None                                                ; 21.826 ns  ; regfile:inst1|register_16:Areg01|q_output[3]  ; alu_out[11] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.826 ns  ; regfile:inst1|register_16:Areg00|q_output[5]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.820 ns  ; regfile:inst1|register_16:Areg03|q_output[2]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.790 ns  ; regfile:inst1|register_16:Areg02|q_output[2]  ; alu_out[2]  ; sw_clk     ;
; N/A                                     ; None                                                ; 21.774 ns  ; regfile:inst1|register_16:Areg00|q_output[5]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.760 ns  ; regfile:inst1|register_16:Areg01|q_output[10] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 21.719 ns  ; regfile:inst1|register_16:Areg02|q_output[0]  ; alu_out[4]  ; sw_clk     ;
; N/A                                     ; None                                                ; 21.709 ns  ; regfile:inst1|register_16:Areg01|q_output[10] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.682 ns  ; regfile:inst1|register_16:Areg03|q_output[6]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 21.661 ns  ; regfile:inst1|register_16:Areg01|q_output[9]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.642 ns  ; regfile:inst1|register_16:Areg02|q_output[7]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 21.634 ns  ; regfile:inst1|register_16:Areg00|q_output[2]  ; alu_out[7]  ; sw_clk     ;
; N/A                                     ; None                                                ; 21.631 ns  ; regfile:inst1|register_16:Areg03|q_output[6]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.619 ns  ; regfile:inst1|register_16:Areg01|q_output[0]  ; alu_out[12] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.616 ns  ; regfile:inst1|register_16:Areg00|q_output[3]  ; alu_out[4]  ; sw_clk     ;
; N/A                                     ; None                                                ; 21.609 ns  ; regfile:inst1|register_16:Areg01|q_output[9]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.595 ns  ; regfile:inst1|register_16:Areg00|q_output[4]  ; alu_out[8]  ; sw_clk     ;
; N/A                                     ; None                                                ; 21.591 ns  ; regfile:inst1|register_16:Areg02|q_output[7]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.567 ns  ; regfile:inst1|register_16:Areg01|q_output[0]  ; alu_out[13] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.554 ns  ; regfile:inst1|register_16:Areg00|q_output[9]  ; alu_out[11] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.538 ns  ; regfile:inst1|register_16:Areg02|q_output[6]  ; alu_out[11] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.507 ns  ; regfile:inst1|register_16:Areg02|q_output[4]  ; alu_out[7]  ; sw_clk     ;
; N/A                                     ; None                                                ; 21.501 ns  ; regfile:inst1|register_16:Areg03|q_output[10] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 21.480 ns  ; regfile:inst1|register_16:Areg01|q_output[8]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 21.479 ns  ; regfile:inst1|register_16:Areg01|q_output[2]  ; alu_out[4]  ; sw_clk     ;
; N/A                                     ; None                                                ; 21.476 ns  ; regfile:inst1|register_16:Areg00|q_output[7]  ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 21.464 ns  ; regfile:inst1|register_16:Areg02|q_output[0]  ; alu_out[11] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.450 ns  ; regfile:inst1|register_16:Areg03|q_output[10] ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.437 ns  ; regfile:inst1|register_16:Areg02|q_output[2]  ; alu_out[7]  ; sw_clk     ;
; N/A                                     ; None                                                ; 21.429 ns  ; regfile:inst1|register_16:Areg01|q_output[8]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.425 ns  ; regfile:inst1|register_16:Areg00|q_output[7]  ; alu_out[14] ; sw_clk     ;
; N/A                                     ; None                                                ; 21.407 ns  ; regfile:inst1|register_16:Areg02|q_output[11] ; z           ; sw_clk     ;
; N/A                                     ; None                                                ; 21.381 ns  ; regfile:inst1|register_16:Areg02|q_output[3]  ; alu_out[4]  ; sw_clk     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                               ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+-------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; tpd                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-------------+-------------+
; Slack                                   ; Required P2P Time                                   ; Actual P2P Time ; From        ; To          ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-------------+-------------+
; N/A                                     ; None                                                ; 30.648 ns       ; DR[1]       ; z           ;
; N/A                                     ; None                                                ; 30.597 ns       ; DR[1]       ; alu_out[14] ;
; N/A                                     ; None                                                ; 30.566 ns       ; DR[0]       ; z           ;
; N/A                                     ; None                                                ; 30.515 ns       ; DR[0]       ; alu_out[14] ;
; N/A                                     ; None                                                ; 30.046 ns       ; SR[0]       ; z           ;
; N/A                                     ; None                                                ; 29.995 ns       ; SR[0]       ; alu_out[14] ;
; N/A                                     ; None                                                ; 29.648 ns       ; DR[1]       ; alu_out[12] ;
; N/A                                     ; None                                                ; 29.596 ns       ; DR[1]       ; alu_out[13] ;
; N/A                                     ; None                                                ; 29.566 ns       ; DR[0]       ; alu_out[12] ;
; N/A                                     ; None                                                ; 29.532 ns       ; SR[1]       ; z           ;
; N/A                                     ; None                                                ; 29.514 ns       ; DR[0]       ; alu_out[13] ;
; N/A                                     ; None                                                ; 29.481 ns       ; SR[1]       ; alu_out[14] ;
; N/A                                     ; None                                                ; 29.046 ns       ; SR[0]       ; alu_out[12] ;
; N/A                                     ; None                                                ; 28.994 ns       ; SR[0]       ; alu_out[13] ;
; N/A                                     ; None                                                ; 28.532 ns       ; SR[1]       ; alu_out[12] ;
; N/A                                     ; None                                                ; 28.480 ns       ; SR[1]       ; alu_out[13] ;
; N/A                                     ; None                                                ; 28.176 ns       ; DR[1]       ; alu_out[11] ;
; N/A                                     ; None                                                ; 28.094 ns       ; DR[0]       ; alu_out[11] ;
; N/A                                     ; None                                                ; 28.037 ns       ; DR[1]       ; alu_out[4]  ;
; N/A                                     ; None                                                ; 27.955 ns       ; DR[0]       ; alu_out[4]  ;
; N/A                                     ; None                                                ; 27.829 ns       ; SR[0]       ; alu_out[4]  ;
; N/A                                     ; None                                                ; 27.615 ns       ; DR[1]       ; alu_out[8]  ;
; N/A                                     ; None                                                ; 27.574 ns       ; SR[0]       ; alu_out[11] ;
; N/A                                     ; None                                                ; 27.533 ns       ; DR[0]       ; alu_out[8]  ;
; N/A                                     ; None                                                ; 27.315 ns       ; SR[1]       ; alu_out[4]  ;
; N/A                                     ; None                                                ; 27.301 ns       ; DR[1]       ; alu_out[3]  ;
; N/A                                     ; None                                                ; 27.226 ns       ; DR[1]       ; alu_out[7]  ;
; N/A                                     ; None                                                ; 27.144 ns       ; DR[0]       ; alu_out[7]  ;
; N/A                                     ; None                                                ; 27.075 ns       ; DR[1]       ; alu_out[2]  ;
; N/A                                     ; None                                                ; 27.060 ns       ; SR[1]       ; alu_out[11] ;
; N/A                                     ; None                                                ; 27.013 ns       ; SR[0]       ; alu_out[8]  ;
; N/A                                     ; None                                                ; 26.933 ns       ; DR[1]       ; alu_out[10] ;
; N/A                                     ; None                                                ; 26.851 ns       ; DR[0]       ; alu_out[10] ;
; N/A                                     ; None                                                ; 26.811 ns       ; SR[0]       ; alu_out[3]  ;
; N/A                                     ; None                                                ; 26.808 ns       ; DR[0]       ; alu_out[3]  ;
; N/A                                     ; None                                                ; 26.731 ns       ; DR[1]       ; alu_out[5]  ;
; N/A                                     ; None                                                ; 26.689 ns       ; SR[1]       ; alu_out[3]  ;
; N/A                                     ; None                                                ; 26.649 ns       ; DR[0]       ; alu_out[5]  ;
; N/A                                     ; None                                                ; 26.624 ns       ; SR[0]       ; alu_out[7]  ;
; N/A                                     ; None                                                ; 26.582 ns       ; DR[0]       ; alu_out[2]  ;
; N/A                                     ; None                                                ; 26.582 ns       ; DR[1]       ; alu_out[9]  ;
; N/A                                     ; None                                                ; 26.500 ns       ; DR[0]       ; alu_out[9]  ;
; N/A                                     ; None                                                ; 26.499 ns       ; SR[1]       ; alu_out[8]  ;
; N/A                                     ; None                                                ; 26.470 ns       ; SR[1]       ; alu_out[2]  ;
; N/A                                     ; None                                                ; 26.407 ns       ; DR[1]       ; alu_out[6]  ;
; N/A                                     ; None                                                ; 26.331 ns       ; SR[0]       ; alu_out[10] ;
; N/A                                     ; None                                                ; 26.325 ns       ; DR[0]       ; alu_out[6]  ;
; N/A                                     ; None                                                ; 26.301 ns       ; DR[0]       ; alu_out[1]  ;
; N/A                                     ; None                                                ; 26.281 ns       ; SR[0]       ; alu_out[2]  ;
; N/A                                     ; None                                                ; 26.255 ns       ; alu_func[0] ; z           ;
; N/A                                     ; None                                                ; 26.204 ns       ; alu_func[0] ; alu_out[14] ;
; N/A                                     ; None                                                ; 26.129 ns       ; SR[0]       ; alu_out[5]  ;
; N/A                                     ; None                                                ; 26.110 ns       ; SR[1]       ; alu_out[7]  ;
; N/A                                     ; None                                                ; 26.018 ns       ; DR[1]       ; alu_out[15] ;
; N/A                                     ; None                                                ; 26.001 ns       ; SR[1]       ; alu_out[1]  ;
; N/A                                     ; None                                                ; 25.986 ns       ; DR[1]       ; alu_out[1]  ;
; N/A                                     ; None                                                ; 25.980 ns       ; SR[0]       ; alu_out[9]  ;
; N/A                                     ; None                                                ; 25.936 ns       ; DR[0]       ; alu_out[15] ;
; N/A                                     ; None                                                ; 25.817 ns       ; SR[1]       ; alu_out[10] ;
; N/A                                     ; None                                                ; 25.805 ns       ; SR[0]       ; alu_out[6]  ;
; N/A                                     ; None                                                ; 25.712 ns       ; SR[0]       ; alu_out[1]  ;
; N/A                                     ; None                                                ; 25.615 ns       ; SR[1]       ; alu_out[5]  ;
; N/A                                     ; None                                                ; 25.466 ns       ; SR[1]       ; alu_out[9]  ;
; N/A                                     ; None                                                ; 25.416 ns       ; SR[0]       ; alu_out[15] ;
; N/A                                     ; None                                                ; 25.291 ns       ; SR[1]       ; alu_out[6]  ;
; N/A                                     ; None                                                ; 25.287 ns       ; SR[1]       ; c           ;
; N/A                                     ; None                                                ; 25.255 ns       ; alu_func[0] ; alu_out[12] ;
; N/A                                     ; None                                                ; 25.203 ns       ; alu_func[0] ; alu_out[13] ;
; N/A                                     ; None                                                ; 24.998 ns       ; SR[0]       ; c           ;
; N/A                                     ; None                                                ; 24.902 ns       ; SR[1]       ; alu_out[15] ;
; N/A                                     ; None                                                ; 24.463 ns       ; alu_func[1] ; alu_out[4]  ;
; N/A                                     ; None                                                ; 24.191 ns       ; DR[1]       ; v           ;
; N/A                                     ; None                                                ; 24.109 ns       ; DR[0]       ; v           ;
; N/A                                     ; None                                                ; 24.029 ns       ; DR[0]       ; alu_out[0]  ;
; N/A                                     ; None                                                ; 24.019 ns       ; cin         ; z           ;
; N/A                                     ; None                                                ; 23.971 ns       ; DR[1]       ; c           ;
; N/A                                     ; None                                                ; 23.968 ns       ; cin         ; alu_out[14] ;
; N/A                                     ; None                                                ; 23.941 ns       ; alu_func[0] ; alu_out[4]  ;
; N/A                                     ; None                                                ; 23.837 ns       ; DR[1]       ; s           ;
; N/A                                     ; None                                                ; 23.812 ns       ; alu_func[1] ; z           ;
; N/A                                     ; None                                                ; 23.783 ns       ; alu_func[0] ; alu_out[11] ;
; N/A                                     ; None                                                ; 23.755 ns       ; DR[0]       ; s           ;
; N/A                                     ; None                                                ; 23.722 ns       ; alu_func[1] ; alu_out[3]  ;
; N/A                                     ; None                                                ; 23.714 ns       ; DR[1]       ; alu_out[0]  ;
; N/A                                     ; None                                                ; 23.589 ns       ; SR[0]       ; v           ;
; N/A                                     ; None                                                ; 23.500 ns       ; DR[0]       ; c           ;
; N/A                                     ; None                                                ; 23.490 ns       ; alu_func[0] ; alu_out[2]  ;
; N/A                                     ; None                                                ; 23.413 ns       ; alu_func[0] ; alu_out[1]  ;
; N/A                                     ; None                                                ; 23.315 ns       ; alu_func[0] ; alu_out[3]  ;
; N/A                                     ; None                                                ; 23.235 ns       ; SR[0]       ; s           ;
; N/A                                     ; None                                                ; 23.231 ns       ; alu_func[2] ; alu_out[4]  ;
; N/A                                     ; None                                                ; 23.222 ns       ; alu_func[0] ; alu_out[8]  ;
; N/A                                     ; None                                                ; 23.120 ns       ; SR[1]       ; alu_out[0]  ;
; N/A                                     ; None                                                ; 23.075 ns       ; SR[1]       ; v           ;
; N/A                                     ; None                                                ; 23.019 ns       ; cin         ; alu_out[12] ;
; N/A                                     ; None                                                ; 22.967 ns       ; cin         ; alu_out[13] ;
; N/A                                     ; None                                                ; 22.833 ns       ; alu_func[0] ; alu_out[7]  ;
; N/A                                     ; None                                                ; 22.721 ns       ; SR[1]       ; s           ;
; N/A                                     ; None                                                ; 22.580 ns       ; alu_func[2] ; z           ;
; N/A                                     ; None                                                ; 22.540 ns       ; alu_func[0] ; alu_out[10] ;
; N/A                                     ; None                                                ; 22.503 ns       ; SR[0]       ; alu_out[0]  ;
; N/A                                     ; None                                                ; 22.490 ns       ; alu_func[2] ; alu_out[3]  ;
; N/A                                     ; None                                                ; 22.460 ns       ; alu_func[1] ; alu_out[1]  ;
; N/A                                     ; None                                                ; 22.338 ns       ; alu_func[0] ; alu_out[5]  ;
; N/A                                     ; None                                                ; 22.298 ns       ; alu_func[1] ; alu_out[14] ;
; N/A                                     ; None                                                ; 22.228 ns       ; alu_func[1] ; alu_out[5]  ;
; N/A                                     ; None                                                ; 22.189 ns       ; alu_func[0] ; alu_out[9]  ;
; N/A                                     ; None                                                ; 22.014 ns       ; alu_func[0] ; alu_out[6]  ;
; N/A                                     ; None                                                ; 21.854 ns       ; alu_func[1] ; alu_out[12] ;
; N/A                                     ; None                                                ; 21.802 ns       ; cin         ; alu_out[4]  ;
; N/A                                     ; None                                                ; 21.716 ns       ; alu_func[1] ; alu_out[6]  ;
; N/A                                     ; None                                                ; 21.625 ns       ; alu_func[0] ; alu_out[15] ;
; N/A                                     ; None                                                ; 21.561 ns       ; alu_func[1] ; alu_out[13] ;
; N/A                                     ; None                                                ; 21.547 ns       ; cin         ; alu_out[11] ;
; N/A                                     ; None                                                ; 21.351 ns       ; cin         ; alu_out[2]  ;
; N/A                                     ; None                                                ; 21.328 ns       ; alu_func[1] ; alu_out[2]  ;
; N/A                                     ; None                                                ; 21.274 ns       ; cin         ; alu_out[1]  ;
; N/A                                     ; None                                                ; 21.228 ns       ; alu_func[2] ; alu_out[1]  ;
; N/A                                     ; None                                                ; 21.176 ns       ; cin         ; alu_out[3]  ;
; N/A                                     ; None                                                ; 21.141 ns       ; alu_func[0] ; alu_out[0]  ;
; N/A                                     ; None                                                ; 21.062 ns       ; alu_func[2] ; alu_out[14] ;
; N/A                                     ; None                                                ; 20.996 ns       ; alu_func[2] ; alu_out[5]  ;
; N/A                                     ; None                                                ; 20.986 ns       ; cin         ; alu_out[8]  ;
; N/A                                     ; None                                                ; 20.701 ns       ; alu_func[1] ; alu_out[8]  ;
; N/A                                     ; None                                                ; 20.689 ns       ; alu_func[1] ; alu_out[7]  ;
; N/A                                     ; None                                                ; 20.618 ns       ; alu_func[2] ; alu_out[12] ;
; N/A                                     ; None                                                ; 20.597 ns       ; cin         ; alu_out[7]  ;
; N/A                                     ; None                                                ; 20.484 ns       ; alu_func[2] ; alu_out[6]  ;
; N/A                                     ; None                                                ; 20.354 ns       ; alu_func[1] ; alu_out[11] ;
; N/A                                     ; None                                                ; 20.329 ns       ; alu_func[2] ; alu_out[13] ;
; N/A                                     ; None                                                ; 20.304 ns       ; cin         ; alu_out[10] ;
; N/A                                     ; None                                                ; 20.102 ns       ; cin         ; alu_out[5]  ;
; N/A                                     ; None                                                ; 20.096 ns       ; alu_func[2] ; alu_out[2]  ;
; N/A                                     ; None                                                ; 19.953 ns       ; cin         ; alu_out[9]  ;
; N/A                                     ; None                                                ; 19.901 ns       ; alu_func[1] ; alu_out[9]  ;
; N/A                                     ; None                                                ; 19.798 ns       ; alu_func[0] ; v           ;
; N/A                                     ; None                                                ; 19.794 ns       ; alu_func[1] ; alu_out[10] ;
; N/A                                     ; None                                                ; 19.780 ns       ; SR[0]       ; alu_b[9]    ;
; N/A                                     ; None                                                ; 19.778 ns       ; cin         ; alu_out[6]  ;
; N/A                                     ; None                                                ; 19.586 ns       ; cin         ; c           ;
; N/A                                     ; None                                                ; 19.520 ns       ; alu_func[2] ; alu_out[8]  ;
; N/A                                     ; None                                                ; 19.515 ns       ; alu_func[2] ; alu_out[7]  ;
; N/A                                     ; None                                                ; 19.444 ns       ; alu_func[0] ; s           ;
; N/A                                     ; None                                                ; 19.396 ns       ; cin         ; alu_out[0]  ;
; N/A                                     ; None                                                ; 19.395 ns       ; SR[1]       ; alu_b[6]    ;
; N/A                                     ; None                                                ; 19.389 ns       ; cin         ; alu_out[15] ;
; N/A                                     ; None                                                ; 19.248 ns       ; SR[1]       ; alu_b[9]    ;
; N/A                                     ; None                                                ; 19.214 ns       ; DR[1]       ; alu_a[11]   ;
; N/A                                     ; None                                                ; 19.122 ns       ; alu_func[2] ; alu_out[11] ;
; N/A                                     ; None                                                ; 19.107 ns       ; DR[0]       ; alu_a[11]   ;
; N/A                                     ; None                                                ; 18.980 ns       ; DR[1]       ; alu_a[13]   ;
; N/A                                     ; None                                                ; 18.941 ns       ; SR[1]       ; alu_b[14]   ;
; N/A                                     ; None                                                ; 18.881 ns       ; DR[1]       ; alu_a[14]   ;
; N/A                                     ; None                                                ; 18.880 ns       ; DR[0]       ; alu_a[13]   ;
; N/A                                     ; None                                                ; 18.799 ns       ; DR[0]       ; alu_a[14]   ;
; N/A                                     ; None                                                ; 18.780 ns       ; SR[1]       ; alu_b[12]   ;
; N/A                                     ; None                                                ; 18.776 ns       ; SR[1]       ; alu_b[8]    ;
; N/A                                     ; None                                                ; 18.775 ns       ; SR[0]       ; alu_b[6]    ;
; N/A                                     ; None                                                ; 18.713 ns       ; DR[1]       ; alu_a[12]   ;
; N/A                                     ; None                                                ; 18.665 ns       ; alu_func[2] ; alu_out[9]  ;
; N/A                                     ; None                                                ; 18.626 ns       ; alu_func[2] ; alu_out[10] ;
; N/A                                     ; None                                                ; 18.560 ns       ; SR[0]       ; alu_b[15]   ;
; N/A                                     ; None                                                ; 18.509 ns       ; SR[1]       ; alu_b[1]    ;
; N/A                                     ; None                                                ; 18.496 ns       ; SR[0]       ; alu_b[11]   ;
; N/A                                     ; None                                                ; 18.447 ns       ; SR[1]       ; alu_b[2]    ;
; N/A                                     ; None                                                ; 18.418 ns       ; SR[0]       ; alu_b[13]   ;
; N/A                                     ; None                                                ; 18.326 ns       ; SR[0]       ; alu_b[14]   ;
; N/A                                     ; None                                                ; 18.258 ns       ; SR[0]       ; alu_b[2]    ;
; N/A                                     ; None                                                ; 18.255 ns       ; DR[1]       ; alu_a[2]    ;
; N/A                                     ; None                                                ; 18.220 ns       ; SR[0]       ; alu_b[1]    ;
; N/A                                     ; None                                                ; 18.217 ns       ; DR[0]       ; alu_a[12]   ;
; N/A                                     ; None                                                ; 18.163 ns       ; SR[0]       ; alu_b[8]    ;
; N/A                                     ; None                                                ; 18.092 ns       ; SR[0]       ; alu_b[7]    ;
; N/A                                     ; None                                                ; 18.029 ns       ; DR[1]       ; alu_a[15]   ;
; N/A                                     ; None                                                ; 18.027 ns       ; SR[1]       ; alu_b[15]   ;
; N/A                                     ; None                                                ; 18.020 ns       ; SR[1]       ; alu_b[10]   ;
; N/A                                     ; None                                                ; 18.010 ns       ; DR[1]       ; alu_a[4]    ;
; N/A                                     ; None                                                ; 17.980 ns       ; SR[0]       ; alu_b[3]    ;
; N/A                                     ; None                                                ; 17.968 ns       ; SR[1]       ; alu_b[11]   ;
; N/A                                     ; None                                                ; 17.928 ns       ; DR[0]       ; alu_a[4]    ;
; N/A                                     ; None                                                ; 17.928 ns       ; DR[0]       ; alu_a[15]   ;
; N/A                                     ; None                                                ; 17.897 ns       ; SR[1]       ; alu_b[13]   ;
; N/A                                     ; None                                                ; 17.824 ns       ; SR[1]       ; alu_b[4]    ;
; N/A                                     ; None                                                ; 17.762 ns       ; DR[0]       ; alu_a[2]    ;
; N/A                                     ; None                                                ; 17.721 ns       ; SR[0]       ; alu_b[12]   ;
; N/A                                     ; None                                                ; 17.718 ns       ; SR[0]       ; alu_b[5]    ;
; N/A                                     ; None                                                ; 17.562 ns       ; cin         ; v           ;
; N/A                                     ; None                                                ; 17.559 ns       ; SR[1]       ; alu_b[7]    ;
; N/A                                     ; None                                                ; 17.553 ns       ; DR[1]       ; alu_a[1]    ;
; N/A                                     ; None                                                ; 17.456 ns       ; SR[1]       ; alu_b[3]    ;
; N/A                                     ; None                                                ; 17.380 ns       ; alu_func[1] ; alu_out[0]  ;
; N/A                                     ; None                                                ; 17.307 ns       ; DR[1]       ; alu_a[10]   ;
; N/A                                     ; None                                                ; 17.208 ns       ; cin         ; s           ;
; N/A                                     ; None                                                ; 17.200 ns       ; SR[0]       ; alu_b[4]    ;
; N/A                                     ; None                                                ; 17.191 ns       ; DR[0]       ; alu_a[10]   ;
; N/A                                     ; None                                                ; 17.175 ns       ; SR[1]       ; alu_b[5]    ;
; N/A                                     ; None                                                ; 17.173 ns       ; SR[1]       ; alu_b[0]    ;
; N/A                                     ; None                                                ; 17.127 ns       ; alu_func[1] ; alu_out[15] ;
; N/A                                     ; None                                                ; 17.112 ns       ; alu_func[2] ; alu_out[15] ;
; N/A                                     ; None                                                ; 17.087 ns       ; DR[0]       ; alu_a[1]    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;             ;             ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                            ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                                           ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -5.491 ns ; rom_aa[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 ; sw_clk   ;
; N/A           ; None        ; -5.573 ns ; rom_aa[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg3 ; sw_clk   ;
; N/A           ; None        ; -5.593 ns ; rom_aa[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg1 ; sw_clk   ;
; N/A           ; None        ; -5.951 ns ; rom_aa[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg2 ; sw_clk   ;
; N/A           ; None        ; -6.697 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[15]                                                                ; sw_clk   ;
; N/A           ; None        ; -6.697 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[15]                                                                ; sw_clk   ;
; N/A           ; None        ; -6.697 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[13]                                                                ; sw_clk   ;
; N/A           ; None        ; -6.697 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[13]                                                                ; sw_clk   ;
; N/A           ; None        ; -6.697 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[11]                                                                ; sw_clk   ;
; N/A           ; None        ; -6.697 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[11]                                                                ; sw_clk   ;
; N/A           ; None        ; -6.697 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[9]                                                                 ; sw_clk   ;
; N/A           ; None        ; -6.697 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[9]                                                                 ; sw_clk   ;
; N/A           ; None        ; -6.697 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[7]                                                                 ; sw_clk   ;
; N/A           ; None        ; -6.697 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[7]                                                                 ; sw_clk   ;
; N/A           ; None        ; -6.697 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[5]                                                                 ; sw_clk   ;
; N/A           ; None        ; -6.697 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[5]                                                                 ; sw_clk   ;
; N/A           ; None        ; -6.961 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[3]                                                                 ; sw_clk   ;
; N/A           ; None        ; -6.974 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[15]                                                                ; sw_clk   ;
; N/A           ; None        ; -6.974 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[15]                                                                ; sw_clk   ;
; N/A           ; None        ; -6.974 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[13]                                                                ; sw_clk   ;
; N/A           ; None        ; -6.974 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[13]                                                                ; sw_clk   ;
; N/A           ; None        ; -6.974 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[11]                                                                ; sw_clk   ;
; N/A           ; None        ; -6.974 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[11]                                                                ; sw_clk   ;
; N/A           ; None        ; -6.974 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[9]                                                                 ; sw_clk   ;
; N/A           ; None        ; -6.974 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[9]                                                                 ; sw_clk   ;
; N/A           ; None        ; -6.974 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[7]                                                                 ; sw_clk   ;
; N/A           ; None        ; -6.974 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[7]                                                                 ; sw_clk   ;
; N/A           ; None        ; -6.974 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[5]                                                                 ; sw_clk   ;
; N/A           ; None        ; -6.974 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[5]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.066 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[3]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.128 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[15]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.128 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[13]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.128 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[11]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.128 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[9]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.128 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[7]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.128 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[5]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.226 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[3]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.242 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[15]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.242 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[13]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.242 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[11]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.242 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[9]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.242 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[7]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.242 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[5]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.333 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[3]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.341 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[3]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.365 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[1]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.365 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[0]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.371 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[14]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.371 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[12]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.371 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[10]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.371 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[8]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.371 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[6]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.371 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[4]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.371 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[3]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.371 ns ; DR[0]     ; regfile:inst1|register_16:Areg02|q_output[2]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.387 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[1]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.387 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[0]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.403 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[9]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.403 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[7]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.433 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[13]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.447 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[1]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.455 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[13]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.557 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[3]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.642 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[1]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.642 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[0]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.648 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[14]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.648 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[12]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.648 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[10]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.648 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[8]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.648 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[6]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.648 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[4]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.648 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[3]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.648 ns ; DRWR      ; regfile:inst1|register_16:Areg02|q_output[2]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.664 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[1]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.664 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[0]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.670 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[9]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.670 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[7]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.700 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[13]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.714 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[1]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.720 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[13]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.801 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[5]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.818 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[1]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.818 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[0]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.835 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[13]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.837 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[14]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.837 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[12]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.837 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[10]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.837 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[8]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.837 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[6]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.837 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[4]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.837 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[2]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.837 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[0]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.894 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[9]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.894 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[7]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.906 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[9]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.906 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[7]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.910 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[1]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.910 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[0]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.916 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[14]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.916 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[12]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.916 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[10]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.916 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[8]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.916 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[6]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.916 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[4]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.916 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[3]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.916 ns ; DR[1]     ; regfile:inst1|register_16:Areg02|q_output[2]                                                                 ; sw_clk   ;
; N/A           ; None        ; -7.924 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[13]                                                                ; sw_clk   ;
; N/A           ; None        ; -7.938 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[1]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.068 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[5]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.104 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[14]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.104 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[12]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.104 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[10]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.104 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[8]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.104 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[6]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.104 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[4]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.104 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[2]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.104 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[0]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.171 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[9]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.171 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[7]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.207 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[15]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.221 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[5]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.234 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[1]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.258 ns ; DR[0]     ; regfile:inst1|register_16:Areg03|q_output[11]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.281 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[15]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.286 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[9]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.286 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[7]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.292 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[5]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.328 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[14]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.328 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[12]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.328 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[10]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.328 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[8]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.328 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[6]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.328 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[4]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.328 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[2]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.328 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[0]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.474 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[15]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.486 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[5]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.499 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[1]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.525 ns ; DRWR      ; regfile:inst1|register_16:Areg03|q_output[11]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.546 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[15]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.601 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[5]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.614 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[1]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.617 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[14]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.617 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[12]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.617 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[10]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.617 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[8]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.617 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[6]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.617 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[4]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.617 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[3]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.617 ns ; DR[0]     ; regfile:inst1|register_16:Areg00|q_output[2]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.661 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[15]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.695 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[14]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.695 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[12]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.695 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[10]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.695 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[8]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.695 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[6]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.695 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[4]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.695 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[2]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.695 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[0]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.698 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[15]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.717 ns ; DR[0]     ; regfile:inst1|register_16:Areg01|q_output[11]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.749 ns ; DR[1]     ; regfile:inst1|register_16:Areg03|q_output[11]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.894 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[14]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.894 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[12]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.894 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[10]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.894 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[8]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.894 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[6]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.894 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[4]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.894 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[3]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.894 ns ; DRWR      ; regfile:inst1|register_16:Areg00|q_output[2]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.960 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[14]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.960 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[12]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.960 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[10]                                                                ; sw_clk   ;
; N/A           ; None        ; -8.960 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[8]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.960 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[6]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.960 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[4]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.960 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[2]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.960 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[0]                                                                 ; sw_clk   ;
; N/A           ; None        ; -8.982 ns ; DRWR      ; regfile:inst1|register_16:Areg01|q_output[11]                                                                ; sw_clk   ;
; N/A           ; None        ; -9.048 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[14]                                                                ; sw_clk   ;
; N/A           ; None        ; -9.048 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[12]                                                                ; sw_clk   ;
; N/A           ; None        ; -9.048 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[10]                                                                ; sw_clk   ;
; N/A           ; None        ; -9.048 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[8]                                                                 ; sw_clk   ;
; N/A           ; None        ; -9.048 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[6]                                                                 ; sw_clk   ;
; N/A           ; None        ; -9.048 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[4]                                                                 ; sw_clk   ;
; N/A           ; None        ; -9.048 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[3]                                                                 ; sw_clk   ;
; N/A           ; None        ; -9.048 ns ; DR[1]     ; regfile:inst1|register_16:Areg00|q_output[2]                                                                 ; sw_clk   ;
; N/A           ; None        ; -9.075 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[14]                                                                ; sw_clk   ;
; N/A           ; None        ; -9.075 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[12]                                                                ; sw_clk   ;
; N/A           ; None        ; -9.075 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[10]                                                                ; sw_clk   ;
; N/A           ; None        ; -9.075 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[8]                                                                 ; sw_clk   ;
; N/A           ; None        ; -9.075 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[6]                                                                 ; sw_clk   ;
; N/A           ; None        ; -9.075 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[4]                                                                 ; sw_clk   ;
; N/A           ; None        ; -9.075 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[2]                                                                 ; sw_clk   ;
; N/A           ; None        ; -9.075 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[0]                                                                 ; sw_clk   ;
; N/A           ; None        ; -9.097 ns ; DR[1]     ; regfile:inst1|register_16:Areg01|q_output[11]                                                                ; sw_clk   ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Mon Nov 23 19:22:34 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off rt11_cz12 -c rt11_cz12 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "sw_clk" is an undefined clock
Info: Clock "sw_clk" has Internal fmax of 132.84 MHz between source memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0" and destination register "regfile:inst1|register_16:Areg01|q_output[9]" (period= 7.528 ns)
    Info: + Longest memory to register delay is 7.209 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y8; Fanout = 16; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y8; Fanout = 5; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|q_a[9]'
        Info: 3: + IC(2.988 ns) + CELL(0.460 ns) = 7.209 ns; Loc. = LCFF_X34_Y8_N19; Fanout = 2; REG Node = 'regfile:inst1|register_16:Areg01|q_output[9]'
        Info: Total cell delay = 4.221 ns ( 58.55 % )
        Info: Total interconnect delay = 2.988 ns ( 41.45 % )
    Info: - Smallest clock skew is -0.099 ns
        Info: + Shortest clock path from clock "sw_clk" to destination register is 2.882 ns
            Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'
            Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'sw_clk~clkctrl'
            Info: 3: + IC(1.063 ns) + CELL(0.666 ns) = 2.882 ns; Loc. = LCFF_X34_Y8_N19; Fanout = 2; REG Node = 'regfile:inst1|register_16:Areg01|q_output[9]'
            Info: Total cell delay = 1.686 ns ( 58.50 % )
            Info: Total interconnect delay = 1.196 ns ( 41.50 % )
        Info: - Longest clock path from clock "sw_clk" to source memory is 2.981 ns
            Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'
            Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'sw_clk~clkctrl'
            Info: 3: + IC(0.993 ns) + CELL(0.835 ns) = 2.981 ns; Loc. = M4K_X41_Y8; Fanout = 16; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.855 ns ( 62.23 % )
            Info: Total interconnect delay = 1.126 ns ( 37.77 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "regfile:inst1|register_16:Areg01|q_output[11]" (data pin = "DR[1]", clock pin = "sw_clk") is 9.363 ns
    Info: + Longest pin to register delay is 12.286 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_9; Fanout = 28; PIN Node = 'DR[1]'
        Info: 2: + IC(7.661 ns) + CELL(0.499 ns) = 9.095 ns; Loc. = LCCOMB_X37_Y8_N14; Fanout = 16; COMB Node = 'regfile:inst1|decoder2_to_4:decoder|sel01~44'
        Info: 3: + IC(2.336 ns) + CELL(0.855 ns) = 12.286 ns; Loc. = LCFF_X35_Y8_N21; Fanout = 2; REG Node = 'regfile:inst1|register_16:Areg01|q_output[11]'
        Info: Total cell delay = 2.289 ns ( 18.63 % )
        Info: Total interconnect delay = 9.997 ns ( 81.37 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "sw_clk" to destination register is 2.883 ns
        Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'
        Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'sw_clk~clkctrl'
        Info: 3: + IC(1.064 ns) + CELL(0.666 ns) = 2.883 ns; Loc. = LCFF_X35_Y8_N21; Fanout = 2; REG Node = 'regfile:inst1|register_16:Areg01|q_output[11]'
        Info: Total cell delay = 1.686 ns ( 58.48 % )
        Info: Total interconnect delay = 1.197 ns ( 41.52 % )
Info: tco from clock "sw_clk" to destination pin "z" through register "regfile:inst1|register_16:Areg02|q_output[12]" is 25.168 ns
    Info: + Longest clock path from clock "sw_clk" to source register is 2.878 ns
        Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'
        Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'sw_clk~clkctrl'
        Info: 3: + IC(1.059 ns) + CELL(0.666 ns) = 2.878 ns; Loc. = LCFF_X40_Y8_N23; Fanout = 2; REG Node = 'regfile:inst1|register_16:Areg02|q_output[12]'
        Info: Total cell delay = 1.686 ns ( 58.58 % )
        Info: Total interconnect delay = 1.192 ns ( 41.42 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 21.986 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y8_N23; Fanout = 2; REG Node = 'regfile:inst1|register_16:Areg02|q_output[12]'
        Info: 2: + IC(1.125 ns) + CELL(0.651 ns) = 1.776 ns; Loc. = LCCOMB_X40_Y8_N28; Fanout = 1; COMB Node = 'regfile:inst1|mux4_to_1:mux1|out_put[12]~238'
        Info: 3: + IC(1.077 ns) + CELL(0.651 ns) = 3.504 ns; Loc. = LCCOMB_X42_Y8_N0; Fanout = 6; COMB Node = 'regfile:inst1|mux4_to_1:mux1|out_put[12]~239'
        Info: 4: + IC(2.257 ns) + CELL(0.370 ns) = 6.131 ns; Loc. = LCCOMB_X36_Y10_N10; Fanout = 2; COMB Node = 'alu:inst10|add~1021'
        Info: 5: + IC(1.870 ns) + CELL(0.621 ns) = 8.622 ns; Loc. = LCCOMB_X36_Y8_N10; Fanout = 2; COMB Node = 'alu:inst10|add~1061'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 8.708 ns; Loc. = LCCOMB_X36_Y8_N12; Fanout = 2; COMB Node = 'alu:inst10|add~1063'
        Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 9.214 ns; Loc. = LCCOMB_X36_Y8_N14; Fanout = 1; COMB Node = 'alu:inst10|add~1064'
        Info: 8: + IC(1.999 ns) + CELL(0.647 ns) = 11.860 ns; Loc. = LCCOMB_X37_Y9_N8; Fanout = 1; COMB Node = 'alu:inst10|alu_out[14]~4808'
        Info: 9: + IC(0.361 ns) + CELL(0.616 ns) = 12.837 ns; Loc. = LCCOMB_X37_Y9_N22; Fanout = 1; COMB Node = 'alu:inst10|alu_out[14]~4809'
        Info: 10: + IC(0.694 ns) + CELL(0.206 ns) = 13.737 ns; Loc. = LCCOMB_X38_Y9_N8; Fanout = 2; COMB Node = 'alu:inst10|alu_out[14]~4811'
        Info: 11: + IC(1.947 ns) + CELL(0.529 ns) = 16.213 ns; Loc. = LCCOMB_X34_Y8_N4; Fanout = 1; COMB Node = 'rtl~204'
        Info: 12: + IC(0.368 ns) + CELL(0.370 ns) = 16.951 ns; Loc. = LCCOMB_X34_Y8_N16; Fanout = 1; COMB Node = 'rtl~208'
        Info: 13: + IC(2.009 ns) + CELL(3.026 ns) = 21.986 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'z'
        Info: Total cell delay = 8.279 ns ( 37.66 % )
        Info: Total interconnect delay = 13.707 ns ( 62.34 % )
Info: Longest tpd from source pin "DR[1]" to destination pin "z" is 30.648 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_9; Fanout = 28; PIN Node = 'DR[1]'
    Info: 2: + IC(8.010 ns) + CELL(0.650 ns) = 9.595 ns; Loc. = LCCOMB_X40_Y8_N30; Fanout = 1; COMB Node = 'regfile:inst1|mux4_to_1:mux1|out_put[4]~254'
    Info: 3: + IC(1.069 ns) + CELL(0.624 ns) = 11.288 ns; Loc. = LCCOMB_X42_Y8_N8; Fanout = 6; COMB Node = 'regfile:inst1|mux4_to_1:mux1|out_put[4]~255'
    Info: 4: + IC(3.127 ns) + CELL(0.370 ns) = 14.785 ns; Loc. = LCCOMB_X36_Y10_N4; Fanout = 2; COMB Node = 'alu:inst10|add~1029'
    Info: 5: + IC(1.101 ns) + CELL(0.621 ns) = 16.507 ns; Loc. = LCCOMB_X36_Y9_N26; Fanout = 2; COMB Node = 'alu:inst10|add~1045'
    Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 16.593 ns; Loc. = LCCOMB_X36_Y9_N28; Fanout = 2; COMB Node = 'alu:inst10|add~1047'
    Info: 7: + IC(0.000 ns) + CELL(0.175 ns) = 16.768 ns; Loc. = LCCOMB_X36_Y9_N30; Fanout = 2; COMB Node = 'alu:inst10|add~1049'
    Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 16.854 ns; Loc. = LCCOMB_X36_Y8_N0; Fanout = 2; COMB Node = 'alu:inst10|add~1051'
    Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 16.940 ns; Loc. = LCCOMB_X36_Y8_N2; Fanout = 2; COMB Node = 'alu:inst10|add~1053'
    Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 17.026 ns; Loc. = LCCOMB_X36_Y8_N4; Fanout = 2; COMB Node = 'alu:inst10|add~1055'
    Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 17.112 ns; Loc. = LCCOMB_X36_Y8_N6; Fanout = 2; COMB Node = 'alu:inst10|add~1057'
    Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 17.198 ns; Loc. = LCCOMB_X36_Y8_N8; Fanout = 2; COMB Node = 'alu:inst10|add~1059'
    Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 17.284 ns; Loc. = LCCOMB_X36_Y8_N10; Fanout = 2; COMB Node = 'alu:inst10|add~1061'
    Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 17.370 ns; Loc. = LCCOMB_X36_Y8_N12; Fanout = 2; COMB Node = 'alu:inst10|add~1063'
    Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 17.876 ns; Loc. = LCCOMB_X36_Y8_N14; Fanout = 1; COMB Node = 'alu:inst10|add~1064'
    Info: 16: + IC(1.999 ns) + CELL(0.647 ns) = 20.522 ns; Loc. = LCCOMB_X37_Y9_N8; Fanout = 1; COMB Node = 'alu:inst10|alu_out[14]~4808'
    Info: 17: + IC(0.361 ns) + CELL(0.616 ns) = 21.499 ns; Loc. = LCCOMB_X37_Y9_N22; Fanout = 1; COMB Node = 'alu:inst10|alu_out[14]~4809'
    Info: 18: + IC(0.694 ns) + CELL(0.206 ns) = 22.399 ns; Loc. = LCCOMB_X38_Y9_N8; Fanout = 2; COMB Node = 'alu:inst10|alu_out[14]~4811'
    Info: 19: + IC(1.947 ns) + CELL(0.529 ns) = 24.875 ns; Loc. = LCCOMB_X34_Y8_N4; Fanout = 1; COMB Node = 'rtl~204'
    Info: 20: + IC(0.368 ns) + CELL(0.370 ns) = 25.613 ns; Loc. = LCCOMB_X34_Y8_N16; Fanout = 1; COMB Node = 'rtl~208'
    Info: 21: + IC(2.009 ns) + CELL(3.026 ns) = 30.648 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'z'
    Info: Total cell delay = 9.963 ns ( 32.51 % )
    Info: Total interconnect delay = 20.685 ns ( 67.49 % )
Info: th for memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0" (data pin = "rom_aa[0]", clock pin = "sw_clk") is -5.491 ns
    Info: + Longest clock path from clock "sw_clk" to destination memory is 2.981 ns
        Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'
        Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'sw_clk~clkctrl'
        Info: 3: + IC(0.993 ns) + CELL(0.835 ns) = 2.981 ns; Loc. = M4K_X41_Y8; Fanout = 16; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.855 ns ( 62.23 % )
        Info: Total interconnect delay = 1.126 ns ( 37.77 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 8.739 ns
        Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_20; Fanout = 1; PIN Node = 'rom_aa[0]'
        Info: 2: + IC(7.708 ns) + CELL(0.176 ns) = 8.739 ns; Loc. = M4K_X41_Y8; Fanout = 16; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.031 ns ( 11.80 % )
        Info: Total interconnect delay = 7.708 ns ( 88.20 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Mon Nov 23 19:22:34 2020
    Info: Elapsed time: 00:00:01


