$comment
	File created using the following command:
		vcd file SRAMControlUnit.msim.vcd -direction
$end
$date
	Mon Oct 07 19:47:10 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module SRAMControlUnit_vlg_vec_tst $end
$var reg 1 ! chk $end
$var reg 1 " clock $end
$var reg 2 # cnt [1:0] $end
$var reg 1 $ reset $end
$var reg 1 % sharp $end
$var reg 1 & star $end
$var wire 1 ' ce $end
$var wire 1 ( rw $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 reset~input_o $end
$var wire 1 1 clock~input_o $end
$var wire 1 2 clock~inputCLKENA0_outclk $end
$var wire 1 3 chk~input_o $end
$var wire 1 4 star~input_o $end
$var wire 1 5 cnt[1]~input_o $end
$var wire 1 6 cnt[0]~input_o $end
$var wire 1 7 sharp~input_o $end
$var wire 1 8 reg_fstate.state4~0_combout $end
$var wire 1 9 fstate.state4~q $end
$var wire 1 : reg_fstate.state5~0_combout $end
$var wire 1 ; fstate.state5~q $end
$var wire 1 < reg_fstate.state1~0_combout $end
$var wire 1 = fstate.state1~q $end
$var wire 1 > reg_fstate.state2~0_combout $end
$var wire 1 ? reg_fstate.state2~1_combout $end
$var wire 1 @ fstate.state2~q $end
$var wire 1 A reg_fstate.state3~0_combout $end
$var wire 1 B fstate.state3~q $end
$var wire 1 C ce~0_combout $end
$var wire 1 D rw~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
bx #
1$
x%
x&
0'
0(
0)
1*
x+
1,
1-
1.
0/
10
x1
x2
x3
x4
x5
x6
x7
08
09
0:
0;
x<
0=
1>
x?
0@
0A
0B
0C
0D
$end
#1000000
