
---------- Begin Simulation Statistics ----------
final_tick                                60995068500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231703                       # Simulator instruction rate (inst/s)
host_mem_usage                                4444616                       # Number of bytes of host memory used
host_op_rate                                   336186                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    86.29                       # Real time elapsed on the host
host_tick_rate                              706855109                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19993797                       # Number of instructions simulated
sim_ops                                      29009771                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.060995                       # Number of seconds simulated
sim_ticks                                 60995068500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             12.199012                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920440                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871002                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365550                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28450                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      102019699                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.081974                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313314                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          261                       # TLB misses on write requests
system.cpu0.numCycles                       121990137                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19970438                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     84                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9993796                       # Number of instructions committed
system.cpu1.committedOps                     14500403                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             12.206581                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1919266                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1869854                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365320                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7291217                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28430                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      102030862                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.081923                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2311870                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          254                       # TLB misses on write requests
system.cpu1.numCycles                       121990082                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4976373     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1089702      7.51%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389050      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1091784      7.53%     52.41% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6901393     47.59%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14500403                       # Class of committed instruction
system.cpu1.tickCycles                       19959220                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1826713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3654487                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1860708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          148                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3721482                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            148                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              10046                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1816952                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9761                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1817728                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1817727                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10046                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5482260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5482260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5482260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    233262400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    233262400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               233262400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1827774                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1827774    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1827774                       # Request fanout histogram
system.membus.reqLayer4.occupancy         11553278000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              18.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9464622250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302145                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302145                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302145                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302145                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11102                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11102                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11102                       # number of overall misses
system.cpu0.icache.overall_misses::total        11102                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    278780000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    278780000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    278780000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    278780000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313247                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313247                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313247                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313247                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004799                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004799                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004799                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004799                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25110.790848                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25110.790848                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25110.790848                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25110.790848                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11086                       # number of writebacks
system.cpu0.icache.writebacks::total            11086                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11102                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11102                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11102                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11102                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    267678000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    267678000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    267678000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    267678000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004799                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004799                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004799                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004799                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24110.790848                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24110.790848                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24110.790848                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24110.790848                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11086                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302145                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302145                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11102                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11102                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    278780000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    278780000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313247                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313247                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004799                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004799                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25110.790848                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25110.790848                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11102                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11102                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    267678000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    267678000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004799                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004799                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24110.790848                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24110.790848                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999776                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313247                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11102                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.363088                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999776                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18517078                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18517078                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320211                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320211                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320211                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320211                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465630                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465630                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465630                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465630                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 105671130500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 105671130500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 105671130500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 105671130500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785841                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785841                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785841                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785841                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166817                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166817                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166817                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166817                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72099.459277                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72099.459277                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72099.459277                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72099.459277                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       912509                       # number of writebacks
system.cpu0.dcache.writebacks::total           912509                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       546050                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       546050                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       546050                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       546050                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919580                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919580                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919580                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919580                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  83544649500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  83544649500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  83544649500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  83544649500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90850.877031                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90850.877031                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90850.877031                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90850.877031                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919563                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495635                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495635                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    337965500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    337965500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 36053.499040                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36053.499040                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    314712500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    314712500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34813.329646                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34813.329646                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824576                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824576                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1456256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1456256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 105333165000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 105333165000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72331.489106                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72331.489106                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545716                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545716                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  83229937000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  83229937000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91407.227579                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91407.227579                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999790                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8239790                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919579                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960394                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999790                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206307                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206307                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2300718                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2300718                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2300718                       # number of overall hits
system.cpu1.icache.overall_hits::total        2300718                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11085                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11085                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11085                       # number of overall misses
system.cpu1.icache.overall_misses::total        11085                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    306104000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    306104000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    306104000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    306104000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2311803                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2311803                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2311803                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2311803                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004795                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004795                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004795                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004795                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27614.253496                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27614.253496                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27614.253496                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27614.253496                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11069                       # number of writebacks
system.cpu1.icache.writebacks::total            11069                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11085                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11085                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11085                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11085                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    295019000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    295019000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    295019000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    295019000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004795                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004795                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004795                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004795                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26614.253496                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26614.253496                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26614.253496                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26614.253496                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11069                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2300718                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2300718                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11085                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11085                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    306104000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    306104000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2311803                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2311803                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004795                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004795                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27614.253496                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27614.253496                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11085                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11085                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    295019000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    295019000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004795                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004795                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26614.253496                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26614.253496                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999766                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2311803                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11085                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.552368                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999766                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18505509                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18505509                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7315671                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7315671                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7315671                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7315671                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1464666                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1464666                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1464666                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1464666                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 105628355500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 105628355500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 105628355500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 105628355500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8780337                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8780337                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8780337                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8780337                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166812                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166812                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166812                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166812                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72117.708406                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72117.708406                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72117.708406                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72117.708406                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       911844                       # number of writebacks
system.cpu1.dcache.writebacks::total           911844                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       545659                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       545659                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       545659                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       545659                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919007                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919007                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919007                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919007                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  83483221500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  83483221500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  83483221500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  83483221500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90840.680757                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90840.680757                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90840.680757                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90840.680757                       # average overall mshr miss latency
system.cpu1.dcache.replacements                918990                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1494722                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1494722                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9371                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9371                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    356351000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    356351000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1504093                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1504093                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006230                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006230                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 38026.998186                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38026.998186                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          331                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          331                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    332366000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    332366000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 36766.150442                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36766.150442                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5820949                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5820949                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1455295                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1455295                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105272004500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105272004500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7276244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7276244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72337.226817                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72337.226817                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545328                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545328                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       909967                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       909967                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  83150855500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  83150855500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91377.880187                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91377.880187                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999781                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8234677                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919006                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960417                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999781                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71161702                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71161702                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7587                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8858                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7309                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32999                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9245                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7587                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8858                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7309                       # number of overall hits
system.l2.overall_hits::total                   32999                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1857                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            911993                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2227                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911698                       # number of demand (read+write) misses
system.l2.demand_misses::total                1827775                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1857                       # number of overall misses
system.l2.overall_misses::.cpu0.data           911993                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2227                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911698                       # number of overall misses
system.l2.overall_misses::total               1827775                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    148451500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  82061527500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    179739500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  82004620000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164394338500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    148451500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  82061527500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    179739500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  82004620000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164394338500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11102                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919580                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919007                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1860774                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11102                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919580                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919007                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1860774                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.167267                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.991749                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.200902                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.992047                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.982266                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.167267                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.991749                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.200902                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.992047                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.982266                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79941.572429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89980.435705                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80709.250112                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 89947.131616                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89942.327967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79941.572429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89980.435705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80709.250112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 89947.131616                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89942.327967                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1816952                       # number of writebacks
system.l2.writebacks::total                   1816952                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       911993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1827775                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       911993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1827775                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    129881500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  72941607500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    157469500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  72887650000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 146116608500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    129881500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  72941607500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    157469500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  72887650000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 146116608500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.167267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.991749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.200902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.992047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.982266                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.167267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.991749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.200902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.992047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.982266                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69941.572429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79980.446670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70709.250112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79947.142584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79942.338909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69941.572429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79980.446670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70709.250112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79947.142584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79942.338909                       # average overall mshr miss latency
system.l2.replacements                        1826847                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1824353                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1824353                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1824353                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1824353                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22155                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22155                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22155                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22155                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1378                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2778                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         908589                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1817729                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81826994500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81750521500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  163577516000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       909967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1820507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90004.833689                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89975.248985                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89990.045821                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       908589                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1817729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  72735604500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  72664641500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 145400246000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998486                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80004.844688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79975.259991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79990.056824                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8858                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    148451500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    179739500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    328191000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.167267                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.200902                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.184072                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79941.572429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80709.250112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80360.186092                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4084                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    129881500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    157469500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    287351000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.167267                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.200902                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.184072                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69941.572429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70709.250112                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70360.186092                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2853                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5962                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    234533000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    254098500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    488631500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18080                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.315597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.343916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.329757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82205.748335                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81729.977485                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81957.648440                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5962                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    206003000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    223008500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    429011500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.315597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.343916                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.329757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72205.748335                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71729.977485                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71957.648440                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.611019                       # Cycle average of tags in use
system.l2.tags.total_refs                     3721466                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1827871                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.035957                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.139614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.142285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      636.455907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.231227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      379.641986                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.621539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.370744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999620                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          312                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          712                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31599727                       # Number of tag accesses
system.l2.tags.data_accesses                 31599727                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        118848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58367488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        142528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58348608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          116977472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       118848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       142528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        261376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    116284928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116284928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         911992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1827773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1816952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1816952                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1948485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        956921427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2336714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        956611894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1917818520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1948485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2336714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4285199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1906464422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1906464422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1906464422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1948485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       956921427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2336714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       956611894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3824282942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1816951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    911954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000268839750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       113151                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       113151                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4965144                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1706779                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1827774                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1816952                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1827774                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1816952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     95                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            114384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            114319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            114210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            114239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            114091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            114109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            114163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            114300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            114278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            114301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           114295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           114639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           114147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           114158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           114119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            113616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            113675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            113547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            113587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            113610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            113568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            113634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            113475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           113456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           113593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           113555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           113465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           113464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           113452                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  36243207500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9138395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             70512188750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19830.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38580.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1694705                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1693673                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1827774                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1816952                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  602153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  613902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  405282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  206339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  33695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 100484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 118430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 118448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 117597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 120363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 119200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 127746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 166274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 119491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 122759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 142777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 113302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 113228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 113163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       256222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    910.357050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   831.004085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.080958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4908      1.92%      1.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7390      2.88%      4.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7025      2.74%      7.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7723      3.01%     10.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8450      3.30%     13.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6388      2.49%     16.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5750      2.24%     18.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5649      2.20%     20.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       202939     79.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       256222                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       113151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.152469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.024113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.113871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         113090     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           36      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        113151                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       113151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.057516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.051414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.480239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           111197     98.27%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              368      0.33%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              269      0.24%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              349      0.31%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              408      0.36%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              439      0.39%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              119      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        113151                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              116971456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               116283136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               116977536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            116284928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1917.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1906.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1917.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1906.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   60995039500                       # Total gap between requests
system.mem_ctrls.avgGap                      16735.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       118848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58365056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       142528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58345024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    116283136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1948485.392716625938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 956881555.104737758636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2336713.500043040607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 956553135.111242651939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1906435042.367400646210                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       911992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2227                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1816952                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     53719750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35214397250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     66134500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35177937250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1559404297250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28928.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38612.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29696.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38585.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    858252.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            912641940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            485076900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6524988960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4740250680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4814475120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23007268530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4047564480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44532266610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        730.096182                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10135225500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2036580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  48823263000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            916804560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            487285590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6524639100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4744092600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4814475120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23088389220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3979252320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44554938510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        730.467882                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9962647500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2036580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  48995841000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             40267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3641305                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22155                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24095                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1820507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1820505                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22187                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18080                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2757003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5582254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1420032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117253632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1417856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117174400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              237265920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1826847                       # Total snoops (count)
system.tol2bus.snoopTraffic                 116284928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3687621                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000040                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006335                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3687473    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    148      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3687621                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3707249000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1378531954                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16651951                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1379391454                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16668968                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  60995068500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
