
---------- Begin Simulation Statistics ----------
final_tick                                52609838500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55274                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702960                       # Number of bytes of host memory used
host_op_rate                                    73292                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1809.15                       # Real time elapsed on the host
host_tick_rate                               29079805                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     132596739                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.052610                       # Number of seconds simulated
sim_ticks                                 52609838500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8427534                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            621682                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8977336                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            6034638                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         8427534                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2392896                       # Number of indirect misses.
system.cpu.branchPred.lookups                 9717572                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  391608                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       440696                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  33745956                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 46160128                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            621686                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    5990529                       # Number of branches committed
system.cpu.commit.bw_lim_events              20478026                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           29447                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        37184585                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000003                       # Number of instructions committed
system.cpu.commit.committedOps              132596739                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     99718476                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.329711                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.547764                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     43666905     43.79%     43.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     23783959     23.85%     67.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8468082      8.49%     76.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3321504      3.33%     79.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     20478026     20.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     99718476                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        663                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               120080                       # Number of function calls committed.
system.cpu.commit.int_insts                 132470439                       # Number of committed integer instructions.
system.cpu.commit.loads                      48583197                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        94725      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         70500701     53.17%     53.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           20662      0.02%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             15      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             118      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              90      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            175      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        48583133     36.64%     89.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13396843     10.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          164      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         132596739                       # Class of committed instruction
system.cpu.commit.refs                       61980204                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     132596739                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.052197                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.052197                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              62067317                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              190599268                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  8958386                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  21793237                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 890216                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              11458908                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    58187365                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        182758                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    19750115                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        373210                       # TLB misses on write requests
system.cpu.fetch.Branches                     9717572                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  14510817                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      89247567                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                181874                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      149110920                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            25                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1780432                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.092355                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           15030240                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6426246                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.417139                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          105168064                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.964940                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.621583                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 62761259     59.68%     59.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3259920      3.10%     62.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2876972      2.74%     65.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3760711      3.58%     69.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2810377      2.67%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3081528      2.93%     74.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 26617297     25.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                6                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            105168064                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     24538                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3422                       # number of floating regfile writes
system.cpu.idleCycles                           51614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               684307                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7166021                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.562075                       # Inst execution rate
system.cpu.iew.exec_refs                     77957209                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19750114                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                10211142                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              63192776                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             937165                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             57691                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             22540702                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           181244333                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              58207095                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1491738                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             164361073                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  67238                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                518009                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 890216                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                733452                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         17963                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         12921196                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         9556                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        37600                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          254                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     14609550                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      9143686                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          37600                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       570868                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         113439                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 169342558                       # num instructions consuming a value
system.cpu.iew.wb_count                     156743105                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.737121                       # average fanout of values written-back
system.cpu.iew.wb_producers                 124825979                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.489675                       # insts written-back per cycle
system.cpu.iew.wb_sent                      163457717                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                294980663                       # number of integer regfile reads
system.cpu.int_regfile_writes               130298653                       # number of integer regfile writes
system.cpu.ipc                               0.950393                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.950393                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           6450389      3.89%      3.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              80474360     48.52%     52.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20723      0.01%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    50      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 388      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  514      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   90      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2242      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     52.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             58752325     35.42%     87.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            20123090     12.13%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              91      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          28553      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              165852815                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   32124                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               98208                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        22298                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             148147                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              159370302                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          438821843                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    156720807                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         229780706                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  180306939                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 165852815                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              937394                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        48647519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2046361                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         907947                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     50528887                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     105168064                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.577026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.521142                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            36389408     34.60%     34.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23441109     22.29%     56.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14313732     13.61%     70.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10311018      9.80%     80.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            20712797     19.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       105168064                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.576253                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    14510826                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          19605237                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5358063                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             63192776                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            22540702                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                92675231                       # number of misc regfile reads
system.cpu.numCycles                        105219678                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                20333476                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             156634101                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               16350054                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 13620618                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                9712780                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8103                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             481625856                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              186669184                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           199290014                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  28022260                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               14554242                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 890216                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              42297147                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 42655819                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             94636                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        336479676                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4347                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 99                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  47895935                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             90                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    245975822                       # The number of ROB reads
system.cpu.rob.rob_writes                   345052426                       # The number of ROB writes
system.cpu.timesIdled                             434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        294458                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       733100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          536                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1467963                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            536                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              60763                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68651                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45558                       # Transaction distribution
system.membus.trans_dist::ReadExReq            119486                       # Transaction distribution
system.membus.trans_dist::ReadExResp           119486                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         60763                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       474707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       474707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15929600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     15929600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15929600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180249                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180249    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180249                       # Request fanout histogram
system.membus.reqLayer2.occupancy           614596500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          958522500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            441002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       746944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           41                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           293861                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          293861                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           780                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       440222                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2201225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2202826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        52544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     90392064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               90444608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          114745                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4393664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           849608                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000636                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025203                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 849068     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    540      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             849608                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1412315500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1101124500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1170499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               554612                       # number of demand (read+write) hits
system.l2.demand_hits::total                   554614                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.cpu.data              554612                       # number of overall hits
system.l2.overall_hits::total                  554614                       # number of overall hits
system.l2.demand_misses::.cpu.inst                778                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             179471                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180249                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               778                       # number of overall misses
system.l2.overall_misses::.cpu.data            179471                       # number of overall misses
system.l2.overall_misses::total                180249                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     62943500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14632219000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14695162500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62943500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14632219000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14695162500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              780                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           734083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               734863                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             780                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          734083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              734863                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997436                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.244483                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.245282                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997436                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.244483                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.245282                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80904.241645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81529.712321                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81527.012633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80904.241645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81529.712321                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81527.012633                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68651                       # number of writebacks
system.l2.writebacks::total                     68651                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180249                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180249                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55163500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12837509000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12892672500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55163500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12837509000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12892672500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.244483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.245282                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.244483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.245282                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70904.241645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71529.712321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71527.012633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70904.241645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71529.712321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71527.012633                       # average overall mshr miss latency
system.l2.replacements                         114745                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       678293                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           678293                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       678293                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       678293                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           41                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               41                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           41                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           41                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            174375                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                174375                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          119486                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              119486                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9789640500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9789640500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        293861                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            293861                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.406607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.406607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81931.276468                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81931.276468                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       119486                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         119486                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8594780500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8594780500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.406607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.406607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71931.276468                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71931.276468                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          778                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              778                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62943500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62943500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80904.241645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80904.241645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          778                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          778                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55163500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55163500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70904.241645                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70904.241645                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        380237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            380237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        59985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4842578500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4842578500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       440222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        440222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.136261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.136261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80729.824123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80729.824123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        59985                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59985                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4242728500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4242728500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.136261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.136261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70729.824123                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70729.824123                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 59960.107023                       # Cycle average of tags in use
system.l2.tags.total_refs                     1467959                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180281                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.142616                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.949522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       206.768197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     59741.389304                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.911581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.914919                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65532                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23667625                       # Number of tag accesses
system.l2.tags.data_accesses                 23667625                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          49792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11486144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11535936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4393664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4393664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          179471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68651                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68651                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            946439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         218326920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             219273359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       946439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           946439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       83514113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83514113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       83514113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           946439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        218326920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            302787472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001606544500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4102                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4102                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              437278                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64628                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68651                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68651                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4363                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2092970750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  901240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5472620750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11611.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30361.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   134293                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50039                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180249                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68651                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  143899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.761394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.808588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.142538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37692     58.39%     58.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6327      9.80%     68.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3375      5.23%     73.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2194      3.40%     76.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8233     12.75%     89.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          549      0.85%     90.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          517      0.80%     91.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          508      0.79%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5155      7.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64550                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.939054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.912909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.555605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3893     94.90%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          208      5.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4102                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.731838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.704481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.967280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2596     63.29%     63.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.71%     63.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1459     35.57%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      0.41%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4102                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11535872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4392576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11535936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4393664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       219.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    219.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49631982500                       # Total gap between requests
system.mem_ctrls.avgGap                     199405.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11486080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4392576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 946438.944114987156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 218325703.470844149590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 83493432.506925493479                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       179471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68651                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23181500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5449439250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 918486994500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29796.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30363.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13379076.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            228687060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            121550055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           643285440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          178163820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4152507840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12641835630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9556421760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27522451605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        523.142674                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  24703973000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1756560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26149305500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            232199940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            123417195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           643685280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          180105660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4152507840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12618921630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9575717760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27526555305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.220677                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24754073000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1756560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26099205500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     52609838500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14509628                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14509628                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14509628                       # number of overall hits
system.cpu.icache.overall_hits::total        14509628                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1189                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1189                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1189                       # number of overall misses
system.cpu.icache.overall_misses::total          1189                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     88643500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     88643500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     88643500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     88643500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14510817                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14510817                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14510817                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14510817                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000082                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000082                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74552.985702                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74552.985702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74552.985702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74552.985702                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          289                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    96.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           41                       # number of writebacks
system.cpu.icache.writebacks::total                41                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          409                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          409                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          409                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          409                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          780                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          780                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          780                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          780                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64141000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64141000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82232.051282                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82232.051282                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82232.051282                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82232.051282                       # average overall mshr miss latency
system.cpu.icache.replacements                     41                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14509628                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14509628                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1189                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1189                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     88643500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     88643500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14510817                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14510817                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74552.985702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74552.985702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          409                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          409                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          780                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          780                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82232.051282                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82232.051282                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           604.040202                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14510408                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               780                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18603.087179                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   604.040202                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.589883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.589883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          739                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          737                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.721680                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          58044048                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         58044048                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     57840650                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57840650                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57840650                       # number of overall hits
system.cpu.dcache.overall_hits::total        57840650                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       805742                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         805742                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       822126                       # number of overall misses
system.cpu.dcache.overall_misses::total        822126                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27588321452                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27588321452                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27588321452                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27588321452                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58646392                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58646392                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58662776                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58662776                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013739                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013739                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014014                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014014                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34239.646750                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34239.646750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33557.291038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33557.291038                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1046957                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6113                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             18560                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              23                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.409321                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   265.782609                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       678293                       # number of writebacks
system.cpu.dcache.writebacks::total            678293                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        88043                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        88043                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        88043                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        88043                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       717699                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       717699                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       734083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       734083                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20268413452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20268413452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21570952452                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21570952452                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012238                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012514                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012514                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28240.827216                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28240.827216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29384.895784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29384.895784                       # average overall mshr miss latency
system.cpu.dcache.replacements                 733059                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     44737513                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44737513                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       511873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        511873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15228388000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15228388000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45249386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45249386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29750.324788                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29750.324788                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        88035                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        88035                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       423838                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       423838                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8202455000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8202455000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19352.806969                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19352.806969                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13103137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13103137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       293869                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       293869                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12359933452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12359933452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13397006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13397006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42059.330695                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42059.330695                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       293861                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       293861                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12065958452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12065958452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021935                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021935                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41060.087769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41060.087769                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1302539000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1302539000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79500.671387                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79500.671387                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  52609838500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           984.630364                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58574733                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            734083                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.793066                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   984.630364                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.961553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.961553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          753                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         235385187                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        235385187                       # Number of data accesses

---------- End Simulation Statistics   ----------
