module tristate(
    input i,
    input cnt,
    output z
    );
    assign z=(cnt & i)|(~cnt&'bz);
endmodule


module tristate_tb;
    reg i, cnt; //input
    wire z;
    tristate uut(.i(i), .cnt(cnt), .z(z));
    initial begin
    i=0;
    cnt=0;
    #100;
    i=0;
    cnt=1;
    #100;
    i=1;
    cnt=0;
    #100;
    i=1;
    cnt=1;
    #100;
    end
    initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0,tristate_tb);
    
    end
endmodule
