// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "10/18/2019 14:16:17"

// 
// Device: Altera EP4CGX110DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module aes (
	clock,
	selInicio,
	plainText,
	keyIni,
	outAes);
input 	clock;
input 	selInicio;
input 	[127:0] plainText;
input 	[127:0] keyIni;
output 	[127:0] outAes;

// Design Ports Information
// outAes[0]	=>  Location: PIN_AK25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[1]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[2]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[5]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[6]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[7]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[8]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[9]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[10]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[11]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[12]	=>  Location: PIN_Y30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[13]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[14]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[15]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[16]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[17]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[18]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[19]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[20]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[21]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[22]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[23]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[24]	=>  Location: PIN_P30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[25]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[26]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[27]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[28]	=>  Location: PIN_B28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[29]	=>  Location: PIN_A29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[30]	=>  Location: PIN_A28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[31]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[32]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[33]	=>  Location: PIN_H27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[34]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[35]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[36]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[37]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[38]	=>  Location: PIN_F29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[39]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[40]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[41]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[42]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[43]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[44]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[45]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[46]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[47]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[48]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[49]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[50]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[51]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[52]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[53]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[54]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[55]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[56]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[57]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[58]	=>  Location: PIN_AJ30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[59]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[60]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[61]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[62]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[63]	=>  Location: PIN_M30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[64]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[65]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[66]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[67]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[68]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[69]	=>  Location: PIN_AK10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[70]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[71]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[72]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[73]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[74]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[75]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[76]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[77]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[78]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[79]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[80]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[81]	=>  Location: PIN_D30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[82]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[83]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[84]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[85]	=>  Location: PIN_G30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[86]	=>  Location: PIN_J29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[87]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[88]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[89]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[90]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[91]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[92]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[93]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[94]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[95]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[96]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[97]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[98]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[99]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[100]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[101]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[102]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[103]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[104]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[105]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[106]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[107]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[108]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[109]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[110]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[111]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[112]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[113]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[114]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[115]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[116]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[117]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[118]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[119]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[120]	=>  Location: PIN_K30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[121]	=>  Location: PIN_B27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[122]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[123]	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[124]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[125]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[126]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outAes[127]	=>  Location: PIN_W29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[0]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[1]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[2]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[3]	=>  Location: PIN_B30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[4]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[5]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[6]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[7]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[8]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[9]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[10]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[11]	=>  Location: PIN_AJ13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[12]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[13]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[14]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[15]	=>  Location: PIN_AJ18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[16]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[17]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[18]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[19]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[20]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[21]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[22]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[23]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[24]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[25]	=>  Location: PIN_M29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[26]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[27]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[28]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[29]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[30]	=>  Location: PIN_C30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[31]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[32]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[33]	=>  Location: PIN_R30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[34]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[35]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[36]	=>  Location: PIN_U30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[37]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[38]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[39]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[40]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[41]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[42]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[43]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[44]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[45]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[46]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[47]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[48]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[49]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[50]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[51]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[52]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[53]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[54]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[55]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[56]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[57]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[58]	=>  Location: PIN_AE30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[59]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[60]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[61]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[62]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[63]	=>  Location: PIN_F30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[64]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[65]	=>  Location: PIN_E30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[66]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[67]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[68]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[69]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[70]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[71]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[72]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[73]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[74]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[75]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[76]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[77]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[78]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[79]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[80]	=>  Location: PIN_H28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[81]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[82]	=>  Location: PIN_J30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[83]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[84]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[85]	=>  Location: PIN_H30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[86]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[87]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[88]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[89]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[90]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[91]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[92]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[93]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[94]	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[95]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[96]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[97]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[98]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[99]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[100]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[101]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[102]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[103]	=>  Location: PIN_AA27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[104]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[105]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[106]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[107]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[108]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[109]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[110]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[111]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[112]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[113]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[114]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[115]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[116]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[117]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[118]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[119]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[120]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[121]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[122]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[123]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[124]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[125]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[126]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyIni[127]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selInicio	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[88]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[89]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[90]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[91]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[92]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[93]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[94]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[95]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[96]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[97]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[98]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[99]	=>  Location: PIN_K29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[100]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[101]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[102]	=>  Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[103]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[8]	=>  Location: PIN_AJ28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[9]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[10]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[11]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[12]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[13]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[14]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[15]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[48]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[49]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[50]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[51]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[52]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[53]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[54]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[55]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[64]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[65]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[66]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[67]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[68]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[69]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[70]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[71]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[104]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[105]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[106]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[107]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[108]	=>  Location: PIN_AK5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[109]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[110]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[111]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[16]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[17]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[18]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[19]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[20]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[21]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[22]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[23]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[56]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[57]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[58]	=>  Location: PIN_AG29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[59]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[60]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[61]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[62]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[63]	=>  Location: PIN_N30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[72]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[73]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[74]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[75]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[76]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[77]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[78]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[79]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[112]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[113]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[114]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[115]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[116]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[117]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[118]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[119]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[24]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[25]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[26]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[27]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[28]	=>  Location: PIN_A27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[29]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[30]	=>  Location: PIN_L30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[31]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[32]	=>  Location: PIN_F23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[33]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[34]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[35]	=>  Location: PIN_AA29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[36]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[37]	=>  Location: PIN_C29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[38]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[39]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[80]	=>  Location: PIN_D29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[81]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[82]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[83]	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[84]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[85]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[86]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[87]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[120]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[121]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[122]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[123]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[124]	=>  Location: PIN_R29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[125]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[126]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[127]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[0]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[1]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[2]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[3]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[4]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[5]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[7]	=>  Location: PIN_G29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[40]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[41]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[42]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[43]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[44]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[45]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[46]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// plainText[47]	=>  Location: PIN_AK20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \MC|c_out[2][4]~37_combout ;
wire \MC|c_out[7][4]~45_combout ;
wire \MC|c_out[5][3]~59_combout ;
wire \MC|c_out[6][4]~65_combout ;
wire \MC|c_out[6][7]~combout ;
wire \MC|c_out[7][7]~combout ;
wire \MC|c_out[15][1]~95_combout ;
wire \keyIni[4]~input_o ;
wire \keyIni[16]~input_o ;
wire \keyIni[20]~input_o ;
wire \keyIni[42]~input_o ;
wire \keyIni[58]~input_o ;
wire \keyIni[100]~input_o ;
wire \keyIni[109]~input_o ;
wire \keyIni[115]~input_o ;
wire \plainText[88]~input_o ;
wire \plainText[91]~input_o ;
wire \plainText[92]~input_o ;
wire \plainText[98]~input_o ;
wire \plainText[10]~input_o ;
wire \plainText[11]~input_o ;
wire \plainText[12]~input_o ;
wire \plainText[14]~input_o ;
wire \plainText[15]~input_o ;
wire \plainText[48]~input_o ;
wire \plainText[50]~input_o ;
wire \plainText[52]~input_o ;
wire \plainText[53]~input_o ;
wire \plainText[64]~input_o ;
wire \plainText[67]~input_o ;
wire \plainText[104]~input_o ;
wire \plainText[108]~input_o ;
wire \plainText[109]~input_o ;
wire \plainText[110]~input_o ;
wire \plainText[16]~input_o ;
wire \plainText[17]~input_o ;
wire \plainText[18]~input_o ;
wire \plainText[19]~input_o ;
wire \plainText[73]~input_o ;
wire \plainText[78]~input_o ;
wire \plainText[113]~input_o ;
wire \plainText[114]~input_o ;
wire \plainText[118]~input_o ;
wire \plainText[27]~input_o ;
wire \plainText[32]~input_o ;
wire \plainText[33]~input_o ;
wire \plainText[35]~input_o ;
wire \plainText[84]~input_o ;
wire \plainText[122]~input_o ;
wire \plainText[125]~input_o ;
wire \plainText[126]~input_o ;
wire \plainText[127]~input_o ;
wire \plainText[3]~input_o ;
wire \plainText[4]~input_o ;
wire \plainText[5]~input_o ;
wire \plainText[43]~input_o ;
wire \plainText[46]~input_o ;
wire \reg_keyIni[4]~feeder_combout ;
wire \reg_keyIni[16]~feeder_combout ;
wire \reg_keyIni[20]~feeder_combout ;
wire \reg_keyIni[58]~feeder_combout ;
wire \reg_keyIni[100]~feeder_combout ;
wire \reg_keyIni[109]~feeder_combout ;
wire \reg_keyIni[115]~feeder_combout ;
wire \reg_plainText[92]~feeder_combout ;
wire \reg_plainText[10]~feeder_combout ;
wire \reg_plainText[11]~feeder_combout ;
wire \reg_plainText[14]~feeder_combout ;
wire \reg_plainText[48]~feeder_combout ;
wire \reg_plainText[52]~feeder_combout ;
wire \reg_plainText[53]~feeder_combout ;
wire \reg_plainText[64]~feeder_combout ;
wire \reg_plainText[109]~feeder_combout ;
wire \reg_plainText[17]~feeder_combout ;
wire \reg_plainText[18]~feeder_combout ;
wire \reg_plainText[19]~feeder_combout ;
wire \reg_plainText[73]~feeder_combout ;
wire \reg_plainText[78]~feeder_combout ;
wire \reg_plainText[113]~feeder_combout ;
wire \reg_plainText[118]~feeder_combout ;
wire \reg_plainText[27]~feeder_combout ;
wire \reg_plainText[32]~feeder_combout ;
wire \reg_plainText[33]~feeder_combout ;
wire \reg_plainText[84]~feeder_combout ;
wire \reg_plainText[122]~feeder_combout ;
wire \reg_plainText[125]~feeder_combout ;
wire \reg_plainText[127]~feeder_combout ;
wire \reg_plainText[46]~feeder_combout ;
wire \outAes[0]~output_o ;
wire \outAes[1]~output_o ;
wire \outAes[2]~output_o ;
wire \outAes[3]~output_o ;
wire \outAes[4]~output_o ;
wire \outAes[5]~output_o ;
wire \outAes[6]~output_o ;
wire \outAes[7]~output_o ;
wire \outAes[8]~output_o ;
wire \outAes[9]~output_o ;
wire \outAes[10]~output_o ;
wire \outAes[11]~output_o ;
wire \outAes[12]~output_o ;
wire \outAes[13]~output_o ;
wire \outAes[14]~output_o ;
wire \outAes[15]~output_o ;
wire \outAes[16]~output_o ;
wire \outAes[17]~output_o ;
wire \outAes[18]~output_o ;
wire \outAes[19]~output_o ;
wire \outAes[20]~output_o ;
wire \outAes[21]~output_o ;
wire \outAes[22]~output_o ;
wire \outAes[23]~output_o ;
wire \outAes[24]~output_o ;
wire \outAes[25]~output_o ;
wire \outAes[26]~output_o ;
wire \outAes[27]~output_o ;
wire \outAes[28]~output_o ;
wire \outAes[29]~output_o ;
wire \outAes[30]~output_o ;
wire \outAes[31]~output_o ;
wire \outAes[32]~output_o ;
wire \outAes[33]~output_o ;
wire \outAes[34]~output_o ;
wire \outAes[35]~output_o ;
wire \outAes[36]~output_o ;
wire \outAes[37]~output_o ;
wire \outAes[38]~output_o ;
wire \outAes[39]~output_o ;
wire \outAes[40]~output_o ;
wire \outAes[41]~output_o ;
wire \outAes[42]~output_o ;
wire \outAes[43]~output_o ;
wire \outAes[44]~output_o ;
wire \outAes[45]~output_o ;
wire \outAes[46]~output_o ;
wire \outAes[47]~output_o ;
wire \outAes[48]~output_o ;
wire \outAes[49]~output_o ;
wire \outAes[50]~output_o ;
wire \outAes[51]~output_o ;
wire \outAes[52]~output_o ;
wire \outAes[53]~output_o ;
wire \outAes[54]~output_o ;
wire \outAes[55]~output_o ;
wire \outAes[56]~output_o ;
wire \outAes[57]~output_o ;
wire \outAes[58]~output_o ;
wire \outAes[59]~output_o ;
wire \outAes[60]~output_o ;
wire \outAes[61]~output_o ;
wire \outAes[62]~output_o ;
wire \outAes[63]~output_o ;
wire \outAes[64]~output_o ;
wire \outAes[65]~output_o ;
wire \outAes[66]~output_o ;
wire \outAes[67]~output_o ;
wire \outAes[68]~output_o ;
wire \outAes[69]~output_o ;
wire \outAes[70]~output_o ;
wire \outAes[71]~output_o ;
wire \outAes[72]~output_o ;
wire \outAes[73]~output_o ;
wire \outAes[74]~output_o ;
wire \outAes[75]~output_o ;
wire \outAes[76]~output_o ;
wire \outAes[77]~output_o ;
wire \outAes[78]~output_o ;
wire \outAes[79]~output_o ;
wire \outAes[80]~output_o ;
wire \outAes[81]~output_o ;
wire \outAes[82]~output_o ;
wire \outAes[83]~output_o ;
wire \outAes[84]~output_o ;
wire \outAes[85]~output_o ;
wire \outAes[86]~output_o ;
wire \outAes[87]~output_o ;
wire \outAes[88]~output_o ;
wire \outAes[89]~output_o ;
wire \outAes[90]~output_o ;
wire \outAes[91]~output_o ;
wire \outAes[92]~output_o ;
wire \outAes[93]~output_o ;
wire \outAes[94]~output_o ;
wire \outAes[95]~output_o ;
wire \outAes[96]~output_o ;
wire \outAes[97]~output_o ;
wire \outAes[98]~output_o ;
wire \outAes[99]~output_o ;
wire \outAes[100]~output_o ;
wire \outAes[101]~output_o ;
wire \outAes[102]~output_o ;
wire \outAes[103]~output_o ;
wire \outAes[104]~output_o ;
wire \outAes[105]~output_o ;
wire \outAes[106]~output_o ;
wire \outAes[107]~output_o ;
wire \outAes[108]~output_o ;
wire \outAes[109]~output_o ;
wire \outAes[110]~output_o ;
wire \outAes[111]~output_o ;
wire \outAes[112]~output_o ;
wire \outAes[113]~output_o ;
wire \outAes[114]~output_o ;
wire \outAes[115]~output_o ;
wire \outAes[116]~output_o ;
wire \outAes[117]~output_o ;
wire \outAes[118]~output_o ;
wire \outAes[119]~output_o ;
wire \outAes[120]~output_o ;
wire \outAes[121]~output_o ;
wire \outAes[122]~output_o ;
wire \outAes[123]~output_o ;
wire \outAes[124]~output_o ;
wire \outAes[125]~output_o ;
wire \outAes[126]~output_o ;
wire \outAes[127]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \keyIni[0]~input_o ;
wire \reg_keyIni[0]~feeder_combout ;
wire \plainText[8]~input_o ;
wire \keyIni[8]~input_o ;
wire \reg_keyIni[8]~feeder_combout ;
wire \selInicio~input_o ;
wire \keyIni[64]~input_o ;
wire \plainText[96]~input_o ;
wire \reg_plainText[96]~feeder_combout ;
wire \keyIni[96]~input_o ;
wire \plainText[9]~input_o ;
wire \reg_plainText[9]~feeder_combout ;
wire \keyIni[9]~input_o ;
wire \reg_keyIni[9]~feeder_combout ;
wire \keyIni[104]~input_o ;
wire \keyIni[105]~input_o ;
wire \keyIni[48]~input_o ;
wire \plainText[24]~input_o ;
wire \reg_plainText[24]~feeder_combout ;
wire \keyIni[24]~input_o ;
wire \plainText[80]~input_o ;
wire \keyIni[80]~input_o ;
wire \reg_keyIni[80]~feeder_combout ;
wire \keyIni[72]~input_o ;
wire \reg_keyIni[72]~feeder_combout ;
wire \plainText[72]~input_o ;
wire \reg_plainText[72]~feeder_combout ;
wire \outMuxInicio[72]~64_combout ;
wire \plainText[66]~input_o ;
wire \keyIni[66]~input_o ;
wire \reg_keyIni[66]~feeder_combout ;
wire \outMuxInicio[66]~34_combout ;
wire \keyIni[67]~input_o ;
wire \reg_keyIni[67]~feeder_combout ;
wire \outMuxInicio[67]~35_combout ;
wire \keyIni[97]~input_o ;
wire \reg_keyIni[97]~feeder_combout ;
wire \plainText[81]~input_o ;
wire \reg_plainText[81]~feeder_combout ;
wire \keyIni[81]~input_o ;
wire \keyIni[113]~input_o ;
wire \reg_keyIni[113]~feeder_combout ;
wire \keyIni[74]~input_o ;
wire \reg_keyIni[74]~feeder_combout ;
wire \keyIni[106]~input_o ;
wire \keyIni[69]~input_o ;
wire \reg_keyIni[69]~feeder_combout ;
wire \plainText[69]~input_o ;
wire \keyIni[98]~input_o ;
wire \reg_keyIni[98]~feeder_combout ;
wire \keyIni[99]~input_o ;
wire \reg_keyIni[99]~feeder_combout ;
wire \plainText[100]~input_o ;
wire \reg_plainText[100]~feeder_combout ;
wire \plainText[101]~input_o ;
wire \keyIni[101]~input_o ;
wire \outMuxInicio[101]~13_combout ;
wire \plainText[102]~input_o ;
wire \reg_plainText[102]~feeder_combout ;
wire \keyIni[102]~input_o ;
wire \outMuxInicio[102]~14_combout ;
wire \keyIni[103]~input_o ;
wire \reg_keyIni[103]~feeder_combout ;
wire \plainText[103]~input_o ;
wire \MC|c_out[12][7]~55_combout ;
wire \keyIni[40]~input_o ;
wire \keyIni[32]~input_o ;
wire \reg_keyIni[32]~feeder_combout ;
wire \MC|c_out[4][0]~50_combout ;
wire \MC|c_out[4][0]~combout ;
wire \outMuxInicio[32]~88_combout ;
wire \keyIni[33]~input_o ;
wire \reg_keyIni[33]~feeder_combout ;
wire \plainText[56]~input_o ;
wire \reg_plainText[56]~feeder_combout ;
wire \keyIni[56]~input_o ;
wire \reg_keyIni[56]~feeder_combout ;
wire \plainText[0]~input_o ;
wire \reg_plainText[0]~feeder_combout ;
wire \outMuxInicio[0]~112_combout ;
wire \keyIni[1]~input_o ;
wire \plainText[1]~input_o ;
wire \reg_plainText[1]~feeder_combout ;
wire \plainText[49]~input_o ;
wire \reg_plainText[49]~feeder_combout ;
wire \keyIni[49]~input_o ;
wire \reg_keyIni[49]~feeder_combout ;
wire \keyIni[17]~input_o ;
wire \outMuxInicio[17]~49_combout ;
wire \keyIni[75]~input_o ;
wire \reg_keyIni[75]~feeder_combout ;
wire \plainText[75]~input_o ;
wire \plainText[57]~input_o ;
wire \reg_plainText[57]~feeder_combout ;
wire \keyIni[57]~input_o ;
wire \reg_keyIni[57]~feeder_combout ;
wire \keyIni[82]~input_o ;
wire \reg_keyIni[82]~feeder_combout ;
wire \plainText[82]~input_o ;
wire \plainText[26]~input_o ;
wire \keyIni[26]~input_o ;
wire \plainText[121]~input_o ;
wire \reg_plainText[121]~feeder_combout ;
wire \keyIni[121]~input_o ;
wire \reg_keyIni[121]~feeder_combout ;
wire \plainText[42]~input_o ;
wire \reg_plainText[42]~feeder_combout ;
wire \outMuxInicio[42]~122_combout ;
wire \keyIni[19]~input_o ;
wire \reg_keyIni[19]~feeder_combout ;
wire \plainText[34]~input_o ;
wire \reg_plainText[34]~feeder_combout ;
wire \keyIni[34]~input_o ;
wire \reg_keyIni[34]~feeder_combout ;
wire \keyIni[11]~input_o ;
wire \plainText[20]~input_o ;
wire \reg_plainText[20]~feeder_combout ;
wire \plainText[115]~input_o ;
wire \reg_plainText[115]~feeder_combout ;
wire \outMuxInicio[115]~75_combout ;
wire \keyIni[116]~input_o ;
wire \reg_keyIni[116]~feeder_combout ;
wire \keyIni[117]~input_o ;
wire \reg_keyIni[117]~feeder_combout ;
wire \plainText[117]~input_o ;
wire \outMuxInicio[117]~77_combout ;
wire \keyIni[118]~input_o ;
wire \reg_keyIni[118]~feeder_combout ;
wire \plainText[119]~input_o ;
wire \reg_plainText[119]~feeder_combout ;
wire \keyIni[119]~input_o ;
wire \plainText[76]~input_o ;
wire \keyIni[76]~input_o ;
wire \reg_keyIni[76]~feeder_combout ;
wire \outMuxInicio[76]~68_combout ;
wire \plainText[77]~input_o ;
wire \keyIni[77]~input_o ;
wire \reg_keyIni[77]~feeder_combout ;
wire \keyIni[107]~input_o ;
wire \reg_keyIni[107]~feeder_combout ;
wire \plainText[70]~input_o ;
wire \reg_plainText[70]~feeder_combout ;
wire \keyIni[70]~input_o ;
wire \reg_keyIni[70]~feeder_combout ;
wire \keyIni[50]~input_o ;
wire \reg_keyIni[50]~feeder_combout ;
wire \keyIni[71]~input_o ;
wire \keyIni[51]~input_o ;
wire \reg_keyIni[51]~feeder_combout ;
wire \plainText[51]~input_o ;
wire \keyIni[27]~input_o ;
wire \reg_keyIni[27]~feeder_combout ;
wire \plainText[83]~input_o ;
wire \reg_plainText[83]~feeder_combout ;
wire \keyIni[83]~input_o ;
wire \reg_keyIni[83]~feeder_combout ;
wire \plainText[28]~input_o ;
wire \keyIni[28]~input_o ;
wire \plainText[123]~input_o ;
wire \keyIni[123]~input_o ;
wire \reg_keyIni[123]~feeder_combout ;
wire \plainText[44]~input_o ;
wire \reg_plainText[44]~feeder_combout ;
wire \keyIni[44]~input_o ;
wire \reg_keyIni[44]~feeder_combout ;
wire \plainText[58]~input_o ;
wire \reg_plainText[58]~feeder_combout ;
wire \plainText[2]~input_o ;
wire \reg_plainText[2]~feeder_combout ;
wire \keyIni[52]~input_o ;
wire \reg_keyIni[52]~feeder_combout ;
wire \keyIni[78]~input_o ;
wire \reg_keyIni[78]~feeder_combout ;
wire \keyIni[108]~input_o ;
wire \plainText[59]~input_o ;
wire \reg_plainText[59]~feeder_combout ;
wire \keyIni[59]~input_o ;
wire \plainText[85]~input_o ;
wire \reg_plainText[85]~feeder_combout ;
wire \keyIni[85]~input_o ;
wire \reg_keyIni[85]~feeder_combout ;
wire \plainText[36]~input_o ;
wire \reg_plainText[36]~feeder_combout ;
wire \keyIni[36]~input_o ;
wire \plainText[13]~input_o ;
wire \reg_plainText[13]~feeder_combout ;
wire \keyIni[13]~input_o ;
wire \outMuxInicio[13]~21_combout ;
wire \keyIni[14]~input_o ;
wire \reg_keyIni[14]~feeder_combout ;
wire \keyIni[60]~input_o ;
wire \plainText[60]~input_o ;
wire \keyIni[3]~input_o ;
wire \keyIni[53]~input_o ;
wire \reg_keyIni[53]~feeder_combout ;
wire \plainText[37]~input_o ;
wire \keyIni[37]~input_o ;
wire \outMuxInicio[37]~93_combout ;
wire \plainText[38]~input_o ;
wire \reg_plainText[38]~feeder_combout ;
wire \keyIni[21]~input_o ;
wire \reg_keyIni[21]~feeder_combout ;
wire \plainText[21]~input_o ;
wire \keyIni[79]~input_o ;
wire \reg_keyIni[79]~feeder_combout ;
wire \plainText[79]~input_o ;
wire \reg_plainText[79]~feeder_combout ;
wire \MC|c_out[13][7]~60_combout ;
wire \MC|c_out[9][7]~combout ;
wire \outMuxInicio[79]~71_combout ;
wire \MC|c_out[6][5]~38_combout ;
wire \MC|c_out[2][5]~combout ;
wire \outMuxInicio[21]~53_combout ;
wire \keyIni[22]~input_o ;
wire \plainText[22]~input_o ;
wire \reg_plainText[22]~feeder_combout ;
wire \plainText[30]~input_o ;
wire \reg_plainText[30]~feeder_combout ;
wire \keyIni[30]~input_o ;
wire \reg_keyIni[30]~feeder_combout ;
wire \plainText[45]~input_o ;
wire \reg_plainText[45]~feeder_combout ;
wire \outMuxInicio[45]~125_combout ;
wire \keyIni[46]~input_o ;
wire \reg_keyIni[46]~feeder_combout ;
wire \keyIni[23]~input_o ;
wire \plainText[31]~input_o ;
wire \keyIni[31]~input_o ;
wire \reg_keyIni[31]~feeder_combout ;
wire \keyIni[124]~input_o ;
wire \reg_keyIni[124]~feeder_combout ;
wire \plainText[124]~input_o ;
wire \reg_plainText[124]~feeder_combout ;
wire \plainText[86]~input_o ;
wire \reg_plainText[86]~feeder_combout ;
wire \keyIni[86]~input_o ;
wire \reg_keyIni[86]~feeder_combout ;
wire \keyIni[39]~input_o ;
wire \plainText[39]~input_o ;
wire \reg_plainText[39]~feeder_combout ;
wire \MC|c_out[15][2]~97_combout ;
wire \MC|c_out[11][2]~combout ;
wire \keyIni[90]~input_o ;
wire \plainText[90]~input_o ;
wire \reg_plainText[90]~feeder_combout ;
wire \outMuxInicio[90]~2_combout ;
wire \MC|c_out[13][4]~32_combout ;
wire \MC|c_out[5][7]~combout ;
wire \plainText[47]~input_o ;
wire \reg_plainText[47]~feeder_combout ;
wire \keyIni[47]~input_o ;
wire \outMuxInicio[47]~127_combout ;
wire \MC|c_out[11][3]~98_combout ;
wire \MC|c_out[11][3]~combout ;
wire \keyIni[91]~input_o ;
wire \reg_keyIni[91]~feeder_combout ;
wire \outMuxInicio[91]~3_combout ;
wire \keyIni[92]~input_o ;
wire \reg_keyIni[92]~feeder_combout ;
wire \MC|c_out[11][4]~99_combout ;
wire \MC|c_out[11][4]~combout ;
wire \outMuxInicio[92]~4_combout ;
wire \plainText[94]~input_o ;
wire \reg_plainText[94]~feeder_combout ;
wire \keyIni[94]~input_o ;
wire \reg_keyIni[94]~feeder_combout ;
wire \MC|c_out[4][5]~21_combout ;
wire \MC|c_out[0][5]~combout ;
wire \keyIni[5]~input_o ;
wire \reg_keyIni[5]~feeder_combout ;
wire \outMuxInicio[5]~117_combout ;
wire \plainText[6]~input_o ;
wire \reg_plainText[6]~feeder_combout ;
wire \keyIni[6]~input_o ;
wire \reg_keyIni[6]~feeder_combout ;
wire \outMuxInicio[6]~118_combout ;
wire \plainText[7]~input_o ;
wire \reg_plainText[7]~feeder_combout ;
wire \keyIni[7]~input_o ;
wire \outMuxInicio[7]~119_combout ;
wire \MC|c_out[15][6]~101_combout ;
wire \MC|c_out[11][6]~combout ;
wire \outMuxInicio[94]~6_combout ;
wire \keyIni[95]~input_o ;
wire \reg_keyIni[95]~feeder_combout ;
wire \plainText[95]~input_o ;
wire \keyIni[87]~input_o ;
wire \reg_keyIni[87]~feeder_combout ;
wire \plainText[87]~input_o ;
wire \reg_plainText[87]~feeder_combout ;
wire \MC|c_out[14][7]~66_combout ;
wire \MC|c_out[10][7]~combout ;
wire \outMuxInicio[87]~103_combout ;
wire \MC|c_out[15][7]~71_combout ;
wire \MC|c_out[11][7]~combout ;
wire \outMuxInicio[95]~7_combout ;
wire \MC|c_out[0][4]~20_combout ;
wire \MC|c_out[0][4]~combout ;
wire \outMuxInicio[4]~116_combout ;
wire \keyIni[125]~input_o ;
wire \MC|c_out[15][5]~116_combout ;
wire \MC|c_out[15][5]~combout ;
wire \outMuxInicio[125]~109_combout ;
wire \MC|c_out[15][6]~combout ;
wire \keyIni[126]~input_o ;
wire \outMuxInicio[126]~110_combout ;
wire \MC|c_out[15][7]~combout ;
wire \keyIni[127]~input_o ;
wire \reg_keyIni[127]~feeder_combout ;
wire \outMuxInicio[127]~111_combout ;
wire \MC|c_out[11][5]~100_combout ;
wire \MC|c_out[11][5]~combout ;
wire \plainText[93]~input_o ;
wire \keyIni[93]~input_o ;
wire \reg_keyIni[93]~feeder_combout ;
wire \outMuxInicio[93]~5_combout ;
wire \MC|c_out[12][4]~23_combout ;
wire \MC|c_out[4][7]~combout ;
wire \outMuxInicio[39]~95_combout ;
wire \MC|c_out[14][6]~93_combout ;
wire \MC|c_out[10][6]~combout ;
wire \outMuxInicio[86]~102_combout ;
wire \MC|c_out[15][4]~115_combout ;
wire \MC|c_out[15][4]~combout ;
wire \outMuxInicio[124]~108_combout ;
wire \MC|c_out[15][4]~49_combout ;
wire \MC|c_out[3][7]~combout ;
wire \outMuxInicio[31]~87_combout ;
wire \MC|c_out[14][4]~40_combout ;
wire \MC|c_out[2][7]~combout ;
wire \plainText[23]~input_o ;
wire \reg_plainText[23]~feeder_combout ;
wire \outMuxInicio[23]~55_combout ;
wire \MC|c_out[1][6]~31_combout ;
wire \MC|c_out[5][6]~combout ;
wire \outMuxInicio[46]~126_combout ;
wire \MC|c_out[3][6]~48_combout ;
wire \MC|c_out[3][6]~combout ;
wire \outMuxInicio[30]~86_combout ;
wire \MC|c_out[2][6]~39_combout ;
wire \MC|c_out[2][6]~combout ;
wire \outMuxInicio[22]~54_combout ;
wire \MC|c_out[1][7]~combout ;
wire \keyIni[15]~input_o ;
wire \reg_keyIni[15]~feeder_combout ;
wire \outMuxInicio[15]~23_combout ;
wire \MC|c_out[0][6]~22_combout ;
wire \MC|c_out[4][6]~combout ;
wire \keyIni[38]~input_o ;
wire \outMuxInicio[38]~94_combout ;
wire \MC|c_out[6][5]~combout ;
wire \outMuxInicio[53]~29_combout ;
wire \keyIni[54]~input_o ;
wire \reg_keyIni[54]~feeder_combout ;
wire \plainText[54]~input_o ;
wire \MC|c_out[6][6]~combout ;
wire \outMuxInicio[54]~30_combout ;
wire \plainText[55]~input_o ;
wire \reg_plainText[55]~feeder_combout ;
wire \keyIni[55]~input_o ;
wire \reg_keyIni[55]~feeder_combout ;
wire \outMuxInicio[55]~31_combout ;
wire \MC|c_out[0][3]~19_combout ;
wire \MC|c_out[0][3]~combout ;
wire \outMuxInicio[3]~115_combout ;
wire \MC|c_out[7][4]~combout ;
wire \outMuxInicio[60]~60_combout ;
wire \plainText[61]~input_o ;
wire \keyIni[61]~input_o ;
wire \MC|c_out[7][5]~72_combout ;
wire \MC|c_out[7][5]~combout ;
wire \outMuxInicio[61]~61_combout ;
wire \plainText[62]~input_o ;
wire \keyIni[62]~input_o ;
wire \reg_keyIni[62]~feeder_combout ;
wire \MC|c_out[7][6]~combout ;
wire \outMuxInicio[62]~62_combout ;
wire \plainText[63]~input_o ;
wire \reg_plainText[63]~feeder_combout ;
wire \keyIni[63]~input_o ;
wire \reg_keyIni[63]~feeder_combout ;
wire \outMuxInicio[63]~63_combout ;
wire \MC|c_out[1][6]~combout ;
wire \outMuxInicio[14]~22_combout ;
wire \MC|c_out[4][4]~54_combout ;
wire \MC|c_out[4][4]~combout ;
wire \outMuxInicio[36]~92_combout ;
wire \MC|c_out[10][5]~92_combout ;
wire \MC|c_out[10][5]~combout ;
wire \outMuxInicio[85]~101_combout ;
wire \MC|c_out[7][3]~70_combout ;
wire \MC|c_out[7][3]~combout ;
wire \outMuxInicio[59]~59_combout ;
wire \MC|c_out[13][5]~85_combout ;
wire \keyIni[110]~input_o ;
wire \reg_keyIni[110]~feeder_combout ;
wire \MC|c_out[13][6]~108_combout ;
wire \MC|c_out[13][6]~combout ;
wire \outMuxInicio[110]~46_combout ;
wire \keyIni[111]~input_o ;
wire \reg_keyIni[111]~feeder_combout ;
wire \plainText[111]~input_o ;
wire \outMuxInicio[111]~47_combout ;
wire \MC|c_out[13][5]~combout ;
wire \outMuxInicio[109]~45_combout ;
wire \MC|c_out[13][4]~107_combout ;
wire \MC|c_out[13][4]~combout ;
wire \outMuxInicio[108]~44_combout ;
wire \MC|c_out[9][6]~86_combout ;
wire \MC|c_out[9][6]~combout ;
wire \outMuxInicio[78]~70_combout ;
wire \MC|c_out[10][4]~91_combout ;
wire \MC|c_out[10][4]~combout ;
wire \keyIni[84]~input_o ;
wire \outMuxInicio[84]~100_combout ;
wire \MC|c_out[7][5]~47_combout ;
wire \MC|c_out[3][5]~combout ;
wire \keyIni[29]~input_o ;
wire \plainText[29]~input_o ;
wire \reg_plainText[29]~feeder_combout ;
wire \outMuxInicio[29]~85_combout ;
wire \MC|c_out[6][4]~combout ;
wire \outMuxInicio[52]~28_combout ;
wire \MC|c_out[0][2]~18_combout ;
wire \MC|c_out[0][2]~combout ;
wire \keyIni[2]~input_o ;
wire \reg_keyIni[2]~feeder_combout ;
wire \outMuxInicio[2]~114_combout ;
wire \MC|c_out[7][2]~69_combout ;
wire \MC|c_out[7][2]~combout ;
wire \outMuxInicio[58]~58_combout ;
wire \MC|c_out[5][4]~28_combout ;
wire \MC|c_out[5][4]~combout ;
wire \outMuxInicio[44]~124_combout ;
wire \MC|c_out[15][3]~114_combout ;
wire \MC|c_out[15][3]~combout ;
wire \outMuxInicio[123]~107_combout ;
wire \MC|c_out[3][4]~46_combout ;
wire \MC|c_out[3][4]~combout ;
wire \outMuxInicio[28]~84_combout ;
wire \MC|c_out[10][3]~90_combout ;
wire \MC|c_out[10][3]~combout ;
wire \outMuxInicio[83]~99_combout ;
wire \MC|c_out[15][2]~combout ;
wire \keyIni[122]~input_o ;
wire \reg_keyIni[122]~feeder_combout ;
wire \outMuxInicio[122]~106_combout ;
wire \MC|c_out[3][3]~44_combout ;
wire \MC|c_out[3][3]~combout ;
wire \outMuxInicio[27]~83_combout ;
wire \MC|c_out[6][3]~64_combout ;
wire \MC|c_out[6][3]~combout ;
wire \outMuxInicio[51]~27_combout ;
wire \MC|c_out[8][7]~combout ;
wire \plainText[71]~input_o ;
wire \reg_plainText[71]~feeder_combout ;
wire \outMuxInicio[71]~39_combout ;
wire \MC|c_out[1][4]~29_combout ;
wire \MC|c_out[1][4]~combout ;
wire \keyIni[12]~input_o ;
wire \reg_keyIni[12]~feeder_combout ;
wire \outMuxInicio[12]~20_combout ;
wire \MC|c_out[4][3]~53_combout ;
wire \MC|c_out[4][3]~combout ;
wire \keyIni[35]~input_o ;
wire \reg_keyIni[35]~feeder_combout ;
wire \outMuxInicio[35]~91_combout ;
wire \MC|c_out[14][1]~63_combout ;
wire \MC|c_out[6][2]~combout ;
wire \outMuxInicio[50]~26_combout ;
wire \MC|c_out[12][6]~79_combout ;
wire \MC|c_out[8][6]~combout ;
wire \outMuxInicio[70]~38_combout ;
wire \MC|c_out[13][3]~106_combout ;
wire \MC|c_out[13][3]~combout ;
wire \plainText[107]~input_o ;
wire \reg_plainText[107]~feeder_combout ;
wire \outMuxInicio[107]~43_combout ;
wire \MC|c_out[9][5]~combout ;
wire \outMuxInicio[77]~69_combout ;
wire \MC|c_out[14][7]~combout ;
wire \outMuxInicio[119]~79_combout ;
wire \MC|c_out[14][6]~combout ;
wire \outMuxInicio[118]~78_combout ;
wire \MC|c_out[14][4]~111_combout ;
wire \MC|c_out[14][4]~combout ;
wire \plainText[116]~input_o ;
wire \outMuxInicio[116]~76_combout ;
wire \MC|c_out[2][4]~combout ;
wire \outMuxInicio[20]~52_combout ;
wire \MC|c_out[1][3]~27_combout ;
wire \MC|c_out[1][3]~combout ;
wire \outMuxInicio[11]~19_combout ;
wire \MC|c_out[12][1]~52_combout ;
wire \MC|c_out[4][2]~combout ;
wire \outMuxInicio[34]~90_combout ;
wire \MC|c_out[2][3]~36_combout ;
wire \MC|c_out[2][3]~combout ;
wire \outMuxInicio[19]~51_combout ;
wire \MC|c_out[5][3]~combout ;
wire \keyIni[43]~input_o ;
wire \reg_keyIni[43]~feeder_combout ;
wire \outMuxInicio[43]~123_combout ;
wire \MC|c_out[15][1]~113_combout ;
wire \MC|c_out[15][1]~combout ;
wire \outMuxInicio[121]~105_combout ;
wire \MC|c_out[3][2]~43_combout ;
wire \MC|c_out[3][2]~combout ;
wire \outMuxInicio[26]~82_combout ;
wire \MC|c_out[14][2]~89_combout ;
wire \MC|c_out[10][2]~combout ;
wire \outMuxInicio[82]~98_combout ;
wire \MC|c_out[7][1]~68_combout ;
wire \MC|c_out[7][1]~combout ;
wire \outMuxInicio[57]~57_combout ;
wire \MC|c_out[9][3]~83_combout ;
wire \MC|c_out[9][3]~combout ;
wire \outMuxInicio[75]~67_combout ;
wire \MC|c_out[14][2]~combout ;
wire \keyIni[114]~input_o ;
wire \outMuxInicio[114]~74_combout ;
wire \MC|c_out[2][2]~35_combout ;
wire \MC|c_out[2][2]~combout ;
wire \keyIni[18]~input_o ;
wire \outMuxInicio[18]~50_combout ;
wire \MC|c_out[5][1]~57_combout ;
wire \MC|c_out[5][1]~combout ;
wire \keyIni[41]~input_o ;
wire \reg_keyIni[41]~feeder_combout ;
wire \plainText[41]~input_o ;
wire \reg_plainText[41]~feeder_combout ;
wire \outMuxInicio[41]~121_combout ;
wire \MC|c_out[11][1]~96_combout ;
wire \MC|c_out[15][0]~combout ;
wire \keyIni[120]~input_o ;
wire \reg_keyIni[120]~feeder_combout ;
wire \plainText[120]~input_o ;
wire \outMuxInicio[120]~104_combout ;
wire \MC|c_out[3][1]~42_combout ;
wire \MC|c_out[3][1]~combout ;
wire \plainText[25]~input_o ;
wire \reg_plainText[25]~feeder_combout ;
wire \keyIni[25]~input_o ;
wire \reg_keyIni[25]~feeder_combout ;
wire \outMuxInicio[25]~81_combout ;
wire \MC|c_out[6][1]~62_combout ;
wire \MC|c_out[6][1]~combout ;
wire \outMuxInicio[49]~25_combout ;
wire \MC|c_out[0][1]~17_combout ;
wire \MC|c_out[0][1]~combout ;
wire \outMuxInicio[1]~113_combout ;
wire \MC|c_out[7][0]~67_combout ;
wire \MC|c_out[7][0]~combout ;
wire \outMuxInicio[56]~56_combout ;
wire \MC|c_out[1][2]~26_combout ;
wire \MC|c_out[1][2]~combout ;
wire \keyIni[10]~input_o ;
wire \reg_keyIni[10]~feeder_combout ;
wire \outMuxInicio[10]~18_combout ;
wire \MC|c_out[4][1]~51_combout ;
wire \MC|c_out[4][1]~combout ;
wire \outMuxInicio[33]~89_combout ;
wire \MC|c_out[2][0]~33_combout ;
wire \MC|c_out[2][0]~combout ;
wire \outMuxInicio[16]~48_combout ;
wire \MC|c_out[5][0]~56_combout ;
wire \MC|c_out[5][0]~combout ;
wire \plainText[40]~input_o ;
wire \reg_plainText[40]~feeder_combout ;
wire \outMuxInicio[40]~120_combout ;
wire \MC|c_out[11][1]~combout ;
wire \keyIni[89]~input_o ;
wire \reg_keyIni[89]~feeder_combout ;
wire \plainText[89]~input_o ;
wire \reg_plainText[89]~feeder_combout ;
wire \outMuxInicio[89]~1_combout ;
wire \MC|c_out[12][7]~combout ;
wire \outMuxInicio[103]~15_combout ;
wire \MC|c_out[12][4]~104_combout ;
wire \MC|c_out[12][4]~combout ;
wire \outMuxInicio[100]~12_combout ;
wire \MC|c_out[12][3]~103_combout ;
wire \MC|c_out[12][3]~combout ;
wire \plainText[99]~input_o ;
wire \outMuxInicio[99]~11_combout ;
wire \MC|c_out[12][2]~75_combout ;
wire \MC|c_out[12][2]~combout ;
wire \outMuxInicio[98]~10_combout ;
wire \MC|c_out[12][5]~78_combout ;
wire \MC|c_out[8][5]~combout ;
wire \outMuxInicio[69]~37_combout ;
wire \MC|c_out[13][2]~82_combout ;
wire \MC|c_out[13][2]~combout ;
wire \plainText[106]~input_o ;
wire \reg_plainText[106]~feeder_combout ;
wire \outMuxInicio[106]~42_combout ;
wire \MC|c_out[9][2]~combout ;
wire \plainText[74]~input_o ;
wire \reg_plainText[74]~feeder_combout ;
wire \outMuxInicio[74]~66_combout ;
wire \MC|c_out[14][1]~109_combout ;
wire \MC|c_out[14][1]~combout ;
wire \outMuxInicio[113]~73_combout ;
wire \MC|c_out[10][1]~88_combout ;
wire \MC|c_out[10][1]~combout ;
wire \outMuxInicio[81]~97_combout ;
wire \MC|c_out[11][0]~94_combout ;
wire \MC|c_out[11][0]~combout ;
wire \keyIni[88]~input_o ;
wire \outMuxInicio[88]~0_combout ;
wire \MC|c_out[12][1]~102_combout ;
wire \MC|c_out[12][1]~combout ;
wire \plainText[97]~input_o ;
wire \reg_plainText[97]~feeder_combout ;
wire \outMuxInicio[97]~9_combout ;
wire \MC|c_out[8][4]~77_combout ;
wire \MC|c_out[8][4]~combout ;
wire \keyIni[68]~input_o ;
wire \reg_keyIni[68]~feeder_combout ;
wire \plainText[68]~input_o ;
wire \outMuxInicio[68]~36_combout ;
wire \MC|c_out[9][1]~81_combout ;
wire \MC|c_out[13][1]~58_combout ;
wire \MC|c_out[9][1]~combout ;
wire \keyIni[73]~input_o ;
wire \reg_keyIni[73]~feeder_combout ;
wire \outMuxInicio[73]~65_combout ;
wire \MC|c_out[10][0]~87_combout ;
wire \MC|c_out[10][0]~combout ;
wire \outMuxInicio[80]~96_combout ;
wire \MC|c_out[3][0]~41_combout ;
wire \MC|c_out[3][0]~combout ;
wire \outMuxInicio[24]~80_combout ;
wire \MC|c_out[14][0]~combout ;
wire \plainText[112]~input_o ;
wire \reg_plainText[112]~feeder_combout ;
wire \keyIni[112]~input_o ;
wire \reg_keyIni[112]~feeder_combout ;
wire \outMuxInicio[112]~72_combout ;
wire \MC|c_out[6][0]~61_combout ;
wire \MC|c_out[6][0]~combout ;
wire \outMuxInicio[48]~24_combout ;
wire \MC|c_out[8][1]~74_combout ;
wire \MC|c_out[8][1]~combout ;
wire \keyIni[65]~input_o ;
wire \reg_keyIni[65]~feeder_combout ;
wire \plainText[65]~input_o ;
wire \reg_plainText[65]~feeder_combout ;
wire \outMuxInicio[65]~33_combout ;
wire \MC|c_out[13][1]~105_combout ;
wire \MC|c_out[13][1]~combout ;
wire \plainText[105]~input_o ;
wire \reg_plainText[105]~feeder_combout ;
wire \outMuxInicio[105]~41_combout ;
wire \MC|c_out[13][0]~combout ;
wire \outMuxInicio[104]~40_combout ;
wire \MC|c_out[1][1]~25_combout ;
wire \MC|c_out[1][1]~combout ;
wire \outMuxInicio[9]~17_combout ;
wire \MC|c_out[12][0]~combout ;
wire \outMuxInicio[96]~8_combout ;
wire \MC|c_out[8][0]~73_combout ;
wire \MC|c_out[8][0]~combout ;
wire \outMuxInicio[64]~32_combout ;
wire \MC|c_out[1][0]~24_combout ;
wire \MC|c_out[1][0]~combout ;
wire \outMuxInicio[8]~16_combout ;
wire \MC|c_out[0][0]~16_combout ;
wire \MC|c_out[0][0]~combout ;
wire \MC|c_out[0][6]~combout ;
wire \MC|c_out[0][7]~combout ;
wire \MC|c_out[5][5]~30_combout ;
wire \MC|c_out[1][5]~combout ;
wire \MC|c_out[2][1]~34_combout ;
wire \MC|c_out[2][1]~combout ;
wire \MC|c_out[4][5]~combout ;
wire \MC|c_out[5][2]~combout ;
wire \keyIni[45]~input_o ;
wire \reg_keyIni[45]~feeder_combout ;
wire \MC|c_out[5][5]~combout ;
wire \MC|c_out[8][2]~combout ;
wire \MC|c_out[8][3]~76_combout ;
wire \MC|c_out[8][3]~combout ;
wire \MC|c_out[9][0]~80_combout ;
wire \MC|c_out[9][0]~combout ;
wire \MC|c_out[9][4]~84_combout ;
wire \MC|c_out[9][4]~combout ;
wire \MC|c_out[12][5]~combout ;
wire \MC|c_out[12][6]~combout ;
wire \MC|c_out[13][7]~combout ;
wire \MC|c_out[14][3]~110_combout ;
wire \MC|c_out[14][3]~combout ;
wire \MC|c_out[14][5]~112_combout ;
wire \MC|c_out[14][5]~combout ;
wire [127:0] \ARK|reg_f ;
wire [127:0] \ARK2|reg_f ;
wire [127:0] reg_plainText;
wire [127:0] \ARK|outAddRoundKey ;
wire [127:0] \SR|outShiftRows ;
wire [127:0] reg_keyIni;
wire [127:0] \MC|outMixColumns ;
wire [127:0] \ARK2|outAddRoundKey ;

wire [17:0] \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \SR|outShiftRows [64] = \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [65] = \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [66] = \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [67] = \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [68] = \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [69] = \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [70] = \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [71] = \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [96] = \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [97] = \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [98] = \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [99] = \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [100] = \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [101] = \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [102] = \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [103] = \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [32] = \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [33] = \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [34] = \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [35] = \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [36] = \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [37] = \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [38] = \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [39] = \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [0] = \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [1] = \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [2] = \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [3] = \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [4] = \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [5] = \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [6] = \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [7] = \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [72] = \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [73] = \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [74] = \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [75] = \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [76] = \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [77] = \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [78] = \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [79] = \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [104] = \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [105] = \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [106] = \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [107] = \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [108] = \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [109] = \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [110] = \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [111] = \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [40] = \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [41] = \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [42] = \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [43] = \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [44] = \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [45] = \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [46] = \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [47] = \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [8] = \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [9] = \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [10] = \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [11] = \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [12] = \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [13] = \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [14] = \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [15] = \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [80] = \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [81] = \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [82] = \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [83] = \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [84] = \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [85] = \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [86] = \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [87] = \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [112] = \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [113] = \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [114] = \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [115] = \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [116] = \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [117] = \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [118] = \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [119] = \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [48] = \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [49] = \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [50] = \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [51] = \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [52] = \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [53] = \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [54] = \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [55] = \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [16] = \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [17] = \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [18] = \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [19] = \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [20] = \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [21] = \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [22] = \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [23] = \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [88] = \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [89] = \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [90] = \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [91] = \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [92] = \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [93] = \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [94] = \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [95] = \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [120] = \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [121] = \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [122] = \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [123] = \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [124] = \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [125] = \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [126] = \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [127] = \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [56] = \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [57] = \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [58] = \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [59] = \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [60] = \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [61] = \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [62] = \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [63] = \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \SR|outShiftRows [24] = \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SR|outShiftRows [25] = \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SR|outShiftRows [26] = \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SR|outShiftRows [27] = \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SR|outShiftRows [28] = \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SR|outShiftRows [29] = \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SR|outShiftRows [30] = \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SR|outShiftRows [31] = \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: M9K_X65_Y32_N0
cycloneiv_ram_block \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[71]~39_combout ,\outMuxInicio[70]~38_combout ,\outMuxInicio[69]~37_combout ,\outMuxInicio[68]~36_combout ,\outMuxInicio[67]~35_combout ,\outMuxInicio[66]~34_combout ,\outMuxInicio[65]~33_combout ,\outMuxInicio[64]~32_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes8.rtl.mif";
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux63_rtl_0|altsyncram_bsu:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux63_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: M9K_X65_Y41_N0
cycloneiv_ram_block \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[39]~95_combout ,\outMuxInicio[38]~94_combout ,\outMuxInicio[37]~93_combout ,\outMuxInicio[36]~92_combout ,\outMuxInicio[35]~91_combout ,\outMuxInicio[34]~90_combout ,\outMuxInicio[33]~89_combout ,\outMuxInicio[32]~88_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes4.rtl.mif";
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux95_rtl_0|altsyncram_7su:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux95_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: FF_X104_Y36_N23
dffeas \reg_keyIni[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[4] .is_wysiwyg = "true";
defparam \reg_keyIni[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \reg_keyIni[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[16]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[16] .is_wysiwyg = "true";
defparam \reg_keyIni[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \reg_keyIni[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[20]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[20] .is_wysiwyg = "true";
defparam \reg_keyIni[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N27
dffeas \reg_keyIni[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[42]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[42]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[42] .is_wysiwyg = "true";
defparam \reg_keyIni[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y39_N13
dffeas \MC|outMixColumns[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[6][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [55]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[55] .is_wysiwyg = "true";
defparam \MC|outMixColumns[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y35_N31
dffeas \reg_keyIni[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[58]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[58] .is_wysiwyg = "true";
defparam \reg_keyIni[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X93_Y37_N11
dffeas \MC|outMixColumns[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[7][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [63]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[63] .is_wysiwyg = "true";
defparam \MC|outMixColumns[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y33_N13
dffeas \reg_keyIni[100] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[100]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[100] .is_wysiwyg = "true";
defparam \reg_keyIni[100] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N13
dffeas \reg_keyIni[109] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[109]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[109]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[109] .is_wysiwyg = "true";
defparam \reg_keyIni[109] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N13
dffeas \reg_keyIni[115] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[115]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[115]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[115] .is_wysiwyg = "true";
defparam \reg_keyIni[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N22
cycloneiv_lcell_comb \MC|c_out[2][4]~37 (
// Equation(s):
// \MC|c_out[2][4]~37_combout  = \SR|outShiftRows [52] $ (\SR|outShiftRows [84] $ (\SR|outShiftRows [19] $ (!\SR|outShiftRows [116])))

	.dataa(\SR|outShiftRows [52]),
	.datab(\SR|outShiftRows [84]),
	.datac(\SR|outShiftRows [19]),
	.datad(\SR|outShiftRows [116]),
	.cin(gnd),
	.combout(\MC|c_out[2][4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[2][4]~37 .lut_mask = 16'h9669;
defparam \MC|c_out[2][4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N22
cycloneiv_lcell_comb \MC|c_out[7][4]~45 (
// Equation(s):
// \MC|c_out[7][4]~45_combout  = \SR|outShiftRows [92] $ (\SR|outShiftRows [27] $ (\SR|outShiftRows [124]))

	.dataa(\SR|outShiftRows [92]),
	.datab(gnd),
	.datac(\SR|outShiftRows [27]),
	.datad(\SR|outShiftRows [124]),
	.cin(gnd),
	.combout(\MC|c_out[7][4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][4]~45 .lut_mask = 16'hA55A;
defparam \MC|c_out[7][4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N6
cycloneiv_lcell_comb \MC|c_out[5][3]~59 (
// Equation(s):
// \MC|c_out[5][3]~59_combout  = \SR|outShiftRows [15] $ (\SR|outShiftRows [10] $ (\SR|outShiftRows [47] $ (\SR|outShiftRows [42])))

	.dataa(\SR|outShiftRows [15]),
	.datab(\SR|outShiftRows [10]),
	.datac(\SR|outShiftRows [47]),
	.datad(\SR|outShiftRows [42]),
	.cin(gnd),
	.combout(\MC|c_out[5][3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[5][3]~59 .lut_mask = 16'h6996;
defparam \MC|c_out[5][3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N6
cycloneiv_lcell_comb \MC|c_out[6][4]~65 (
// Equation(s):
// \MC|c_out[6][4]~65_combout  = \SR|outShiftRows [84] $ (\SR|outShiftRows [19] $ (\SR|outShiftRows [116]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [84]),
	.datac(\SR|outShiftRows [19]),
	.datad(\SR|outShiftRows [116]),
	.cin(gnd),
	.combout(\MC|c_out[6][4]~65_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[6][4]~65 .lut_mask = 16'hC33C;
defparam \MC|c_out[6][4]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N12
cycloneiv_lcell_comb \MC|c_out[6][7] (
// Equation(s):
// \MC|c_out[6][7]~combout  = \SR|outShiftRows [54] $ (\SR|outShiftRows [22] $ (\SR|outShiftRows [23] $ (\MC|c_out[14][4]~40_combout )))

	.dataa(\SR|outShiftRows [54]),
	.datab(\SR|outShiftRows [22]),
	.datac(\SR|outShiftRows [23]),
	.datad(\MC|c_out[14][4]~40_combout ),
	.cin(gnd),
	.combout(\MC|c_out[6][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[6][7] .lut_mask = 16'h6996;
defparam \MC|c_out[6][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y37_N10
cycloneiv_lcell_comb \MC|c_out[7][7] (
// Equation(s):
// \MC|c_out[7][7]~combout  = \SR|outShiftRows [30] $ (\SR|outShiftRows [31] $ (\SR|outShiftRows [62] $ (\MC|c_out[15][4]~49_combout )))

	.dataa(\SR|outShiftRows [30]),
	.datab(\SR|outShiftRows [31]),
	.datac(\SR|outShiftRows [62]),
	.datad(\MC|c_out[15][4]~49_combout ),
	.cin(gnd),
	.combout(\MC|c_out[7][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][7] .lut_mask = 16'h6996;
defparam \MC|c_out[7][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N26
cycloneiv_lcell_comb \MC|c_out[15][1]~95 (
// Equation(s):
// \MC|c_out[15][1]~95_combout  = \SR|outShiftRows [25] $ (\SR|outShiftRows [57])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [25]),
	.datad(\SR|outShiftRows [57]),
	.cin(gnd),
	.combout(\MC|c_out[15][1]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][1]~95 .lut_mask = 16'h0FF0;
defparam \MC|c_out[15][1]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y36_N25
dffeas \ARK|outAddRoundKey[88] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [88]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [88]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[88] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y36_N13
dffeas \ARK|outAddRoundKey[91] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [91]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [91]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[91] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[91] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y35_N7
dffeas \ARK|outAddRoundKey[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[12] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N9
dffeas \ARK|outAddRoundKey[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[15] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \ARK|outAddRoundKey[108] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [108]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [108]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[108] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[108] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N23
dffeas \ARK|outAddRoundKey[109] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [109]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [109]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[109] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[109] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \ARK|outAddRoundKey[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[16] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y41_N11
dffeas \ARK|outAddRoundKey[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[18] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N13
dffeas \ARK|outAddRoundKey[78] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [78]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [78]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[78] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y41_N31
dffeas \ARK|outAddRoundKey[114] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [114]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [114]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[114] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[114] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N27
dffeas \ARK|outAddRoundKey[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [35]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[35] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y37_N7
dffeas \ARK|outAddRoundKey[122] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [122]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [122]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[122] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[122] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y39_N27
dffeas \ARK|outAddRoundKey[125] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [125]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [125]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[125] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[125] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y39_N31
dffeas \ARK|outAddRoundKey[127] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [127]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [127]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[127] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[127] .power_up = "low";
// synopsys translate_on

// Location: FF_X104_Y36_N27
dffeas \ARK|outAddRoundKey[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[3] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X104_Y36_N11
dffeas \ARK|outAddRoundKey[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[4] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y33_N11
dffeas \ARK|outAddRoundKey[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[5] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y36_N3
dffeas \reg_plainText[88] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[88]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[88]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[88] .is_wysiwyg = "true";
defparam \reg_plainText[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N24
cycloneiv_lcell_comb \ARK|reg_f[88] (
// Equation(s):
// \ARK|reg_f [88] = reg_plainText[88] $ (reg_keyIni[88])

	.dataa(gnd),
	.datab(reg_plainText[88]),
	.datac(gnd),
	.datad(reg_keyIni[88]),
	.cin(gnd),
	.combout(\ARK|reg_f [88]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[88] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[88] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y36_N15
dffeas \reg_plainText[91] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[91]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[91]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[91] .is_wysiwyg = "true";
defparam \reg_plainText[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N12
cycloneiv_lcell_comb \ARK|reg_f[91] (
// Equation(s):
// \ARK|reg_f [91] = reg_plainText[91] $ (reg_keyIni[91])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[91]),
	.datad(reg_keyIni[91]),
	.cin(gnd),
	.combout(\ARK|reg_f [91]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[91] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[91] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y39_N11
dffeas \reg_plainText[92] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[92]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[92] .is_wysiwyg = "true";
defparam \reg_plainText[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y32_N5
dffeas \reg_plainText[98] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[98]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[98]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[98] .is_wysiwyg = "true";
defparam \reg_plainText[98] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N27
dffeas \reg_plainText[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[10] .is_wysiwyg = "true";
defparam \reg_plainText[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N15
dffeas \reg_plainText[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[11] .is_wysiwyg = "true";
defparam \reg_plainText[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X93_Y35_N7
dffeas \reg_plainText[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[12] .is_wysiwyg = "true";
defparam \reg_plainText[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N6
cycloneiv_lcell_comb \ARK|reg_f[12] (
// Equation(s):
// \ARK|reg_f [12] = reg_plainText[12] $ (reg_keyIni[12])

	.dataa(reg_plainText[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[12]),
	.cin(gnd),
	.combout(\ARK|reg_f [12]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[12] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N13
dffeas \reg_plainText[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[14] .is_wysiwyg = "true";
defparam \reg_plainText[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N11
dffeas \reg_plainText[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[15] .is_wysiwyg = "true";
defparam \reg_plainText[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
cycloneiv_lcell_comb \ARK|reg_f[15] (
// Equation(s):
// \ARK|reg_f [15] = reg_plainText[15] $ (reg_keyIni[15])

	.dataa(reg_plainText[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[15]),
	.cin(gnd),
	.combout(\ARK|reg_f [15]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[15] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N13
dffeas \reg_plainText[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[48]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[48] .is_wysiwyg = "true";
defparam \reg_plainText[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y41_N7
dffeas \reg_plainText[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[50]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[50]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[50] .is_wysiwyg = "true";
defparam \reg_plainText[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y41_N13
dffeas \reg_plainText[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[52]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[52] .is_wysiwyg = "true";
defparam \reg_plainText[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y41_N11
dffeas \reg_plainText[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[53]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[53] .is_wysiwyg = "true";
defparam \reg_plainText[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N13
dffeas \reg_plainText[64] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[64]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[64] .is_wysiwyg = "true";
defparam \reg_plainText[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N31
dffeas \reg_plainText[67] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[67]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[67]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[67] .is_wysiwyg = "true";
defparam \reg_plainText[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N15
dffeas \reg_plainText[104] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[104]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[104]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[104] .is_wysiwyg = "true";
defparam \reg_plainText[104] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \reg_plainText[108] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[108]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[108]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[108] .is_wysiwyg = "true";
defparam \reg_plainText[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneiv_lcell_comb \ARK|reg_f[108] (
// Equation(s):
// \ARK|reg_f [108] = reg_plainText[108] $ (reg_keyIni[108])

	.dataa(gnd),
	.datab(reg_plainText[108]),
	.datac(gnd),
	.datad(reg_keyIni[108]),
	.cin(gnd),
	.combout(\ARK|reg_f [108]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[108] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[108] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \reg_plainText[109] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[109]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[109]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[109] .is_wysiwyg = "true";
defparam \reg_plainText[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneiv_lcell_comb \ARK|reg_f[109] (
// Equation(s):
// \ARK|reg_f [109] = reg_plainText[109] $ (reg_keyIni[109])

	.dataa(reg_plainText[109]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[109]),
	.cin(gnd),
	.combout(\ARK|reg_f [109]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[109] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[109] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \reg_plainText[110] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[110]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[110]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[110] .is_wysiwyg = "true";
defparam \reg_plainText[110] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \reg_plainText[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[16]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[16] .is_wysiwyg = "true";
defparam \reg_plainText[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneiv_lcell_comb \ARK|reg_f[16] (
// Equation(s):
// \ARK|reg_f [16] = reg_plainText[16] $ (reg_keyIni[16])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[16]),
	.datad(reg_keyIni[16]),
	.cin(gnd),
	.combout(\ARK|reg_f [16]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[16] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \reg_plainText[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[17]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[17] .is_wysiwyg = "true";
defparam \reg_plainText[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y41_N23
dffeas \reg_plainText[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[18]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[18] .is_wysiwyg = "true";
defparam \reg_plainText[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N10
cycloneiv_lcell_comb \ARK|reg_f[18] (
// Equation(s):
// \ARK|reg_f [18] = reg_plainText[18] $ (reg_keyIni[18])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[18]),
	.datad(reg_keyIni[18]),
	.cin(gnd),
	.combout(\ARK|reg_f [18]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[18] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N11
dffeas \reg_plainText[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[19]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[19] .is_wysiwyg = "true";
defparam \reg_plainText[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N13
dffeas \reg_plainText[73] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[73]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[73] .is_wysiwyg = "true";
defparam \reg_plainText[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N15
dffeas \reg_plainText[78] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[78]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[78] .is_wysiwyg = "true";
defparam \reg_plainText[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneiv_lcell_comb \ARK|reg_f[78] (
// Equation(s):
// \ARK|reg_f [78] = reg_keyIni[78] $ (reg_plainText[78])

	.dataa(gnd),
	.datab(reg_keyIni[78]),
	.datac(gnd),
	.datad(reg_plainText[78]),
	.cin(gnd),
	.combout(\ARK|reg_f [78]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[78] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[78] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N13
dffeas \reg_plainText[113] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[113]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[113]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[113] .is_wysiwyg = "true";
defparam \reg_plainText[113] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N5
dffeas \reg_plainText[114] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[114]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[114]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[114] .is_wysiwyg = "true";
defparam \reg_plainText[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N30
cycloneiv_lcell_comb \ARK|reg_f[114] (
// Equation(s):
// \ARK|reg_f [114] = reg_keyIni[114] $ (reg_plainText[114])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[114]),
	.datad(reg_plainText[114]),
	.cin(gnd),
	.combout(\ARK|reg_f [114]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[114] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[114] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N13
dffeas \reg_plainText[118] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[118]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[118] .is_wysiwyg = "true";
defparam \reg_plainText[118] .power_up = "low";
// synopsys translate_on

// Location: FF_X93_Y40_N11
dffeas \reg_plainText[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[27]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[27] .is_wysiwyg = "true";
defparam \reg_plainText[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y42_N13
dffeas \reg_plainText[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[32]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[32] .is_wysiwyg = "true";
defparam \reg_plainText[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X93_Y43_N13
dffeas \reg_plainText[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[33]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[33] .is_wysiwyg = "true";
defparam \reg_plainText[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N9
dffeas \reg_plainText[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[35]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[35]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[35] .is_wysiwyg = "true";
defparam \reg_plainText[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N26
cycloneiv_lcell_comb \ARK|reg_f[35] (
// Equation(s):
// \ARK|reg_f [35] = reg_plainText[35] $ (reg_keyIni[35])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[35]),
	.datad(reg_keyIni[35]),
	.cin(gnd),
	.combout(\ARK|reg_f [35]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[35] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N13
dffeas \reg_plainText[84] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[84]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[84] .is_wysiwyg = "true";
defparam \reg_plainText[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y37_N3
dffeas \reg_plainText[122] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[122]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[122]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[122] .is_wysiwyg = "true";
defparam \reg_plainText[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N6
cycloneiv_lcell_comb \ARK|reg_f[122] (
// Equation(s):
// \ARK|reg_f [122] = reg_keyIni[122] $ (reg_plainText[122])

	.dataa(gnd),
	.datab(reg_keyIni[122]),
	.datac(gnd),
	.datad(reg_plainText[122]),
	.cin(gnd),
	.combout(\ARK|reg_f [122]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[122] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[122] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y39_N3
dffeas \reg_plainText[125] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[125]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[125]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[125] .is_wysiwyg = "true";
defparam \reg_plainText[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N26
cycloneiv_lcell_comb \ARK|reg_f[125] (
// Equation(s):
// \ARK|reg_f [125] = reg_keyIni[125] $ (reg_plainText[125])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[125]),
	.datad(reg_plainText[125]),
	.cin(gnd),
	.combout(\ARK|reg_f [125]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[125] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[125] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y38_N13
dffeas \reg_plainText[126] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[126]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[126]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[126] .is_wysiwyg = "true";
defparam \reg_plainText[126] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y39_N1
dffeas \reg_plainText[127] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[127]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[127]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[127] .is_wysiwyg = "true";
defparam \reg_plainText[127] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N30
cycloneiv_lcell_comb \ARK|reg_f[127] (
// Equation(s):
// \ARK|reg_f [127] = reg_keyIni[127] $ (reg_plainText[127])

	.dataa(gnd),
	.datab(reg_keyIni[127]),
	.datac(gnd),
	.datad(reg_plainText[127]),
	.cin(gnd),
	.combout(\ARK|reg_f [127]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[127] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[127] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X104_Y36_N25
dffeas \reg_plainText[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[3] .is_wysiwyg = "true";
defparam \reg_plainText[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y36_N26
cycloneiv_lcell_comb \ARK|reg_f[3] (
// Equation(s):
// \ARK|reg_f [3] = reg_plainText[3] $ (reg_keyIni[3])

	.dataa(gnd),
	.datab(reg_plainText[3]),
	.datac(gnd),
	.datad(reg_keyIni[3]),
	.cin(gnd),
	.combout(\ARK|reg_f [3]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[3] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y36_N7
dffeas \reg_plainText[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[4] .is_wysiwyg = "true";
defparam \reg_plainText[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y36_N10
cycloneiv_lcell_comb \ARK|reg_f[4] (
// Equation(s):
// \ARK|reg_f [4] = reg_keyIni[4] $ (reg_plainText[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[4]),
	.datad(reg_plainText[4]),
	.cin(gnd),
	.combout(\ARK|reg_f [4]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[4] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N21
dffeas \reg_plainText[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[5] .is_wysiwyg = "true";
defparam \reg_plainText[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N10
cycloneiv_lcell_comb \ARK|reg_f[5] (
// Equation(s):
// \ARK|reg_f [5] = reg_plainText[5] $ (reg_keyIni[5])

	.dataa(gnd),
	.datab(reg_plainText[5]),
	.datac(gnd),
	.datad(reg_keyIni[5]),
	.cin(gnd),
	.combout(\ARK|reg_f [5]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[5] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N13
dffeas \reg_plainText[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[43]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[43]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[43] .is_wysiwyg = "true";
defparam \reg_plainText[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N7
dffeas \reg_plainText[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[46]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[46] .is_wysiwyg = "true";
defparam \reg_plainText[46] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N15
cycloneiv_io_ibuf \keyIni[4]~input (
	.i(keyIni[4]),
	.ibar(gnd),
	.o(\keyIni[4]~input_o ));
// synopsys translate_off
defparam \keyIni[4]~input .bus_hold = "false";
defparam \keyIni[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y91_N22
cycloneiv_io_ibuf \keyIni[16]~input (
	.i(keyIni[16]),
	.ibar(gnd),
	.o(\keyIni[16]~input_o ));
// synopsys translate_off
defparam \keyIni[16]~input .bus_hold = "false";
defparam \keyIni[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N15
cycloneiv_io_ibuf \keyIni[20]~input (
	.i(keyIni[20]),
	.ibar(gnd),
	.o(\keyIni[20]~input_o ));
// synopsys translate_off
defparam \keyIni[20]~input .bus_hold = "false";
defparam \keyIni[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N15
cycloneiv_io_ibuf \keyIni[42]~input (
	.i(keyIni[42]),
	.ibar(gnd),
	.o(\keyIni[42]~input_o ));
// synopsys translate_off
defparam \keyIni[42]~input .bus_hold = "false";
defparam \keyIni[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y19_N8
cycloneiv_io_ibuf \keyIni[58]~input (
	.i(keyIni[58]),
	.ibar(gnd),
	.o(\keyIni[58]~input_o ));
// synopsys translate_off
defparam \keyIni[58]~input .bus_hold = "false";
defparam \keyIni[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y14_N1
cycloneiv_io_ibuf \keyIni[100]~input (
	.i(keyIni[100]),
	.ibar(gnd),
	.o(\keyIni[100]~input_o ));
// synopsys translate_off
defparam \keyIni[100]~input .bus_hold = "false";
defparam \keyIni[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N22
cycloneiv_io_ibuf \keyIni[109]~input (
	.i(keyIni[109]),
	.ibar(gnd),
	.o(\keyIni[109]~input_o ));
// synopsys translate_off
defparam \keyIni[109]~input .bus_hold = "false";
defparam \keyIni[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N15
cycloneiv_io_ibuf \keyIni[115]~input (
	.i(keyIni[115]),
	.ibar(gnd),
	.o(\keyIni[115]~input_o ));
// synopsys translate_off
defparam \keyIni[115]~input .bus_hold = "false";
defparam \keyIni[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X106_Y91_N1
cycloneiv_io_ibuf \plainText[88]~input (
	.i(plainText[88]),
	.ibar(gnd),
	.o(\plainText[88]~input_o ));
// synopsys translate_off
defparam \plainText[88]~input .bus_hold = "false";
defparam \plainText[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y68_N1
cycloneiv_io_ibuf \plainText[91]~input (
	.i(plainText[91]),
	.ibar(gnd),
	.o(\plainText[91]~input_o ));
// synopsys translate_off
defparam \plainText[91]~input .bus_hold = "false";
defparam \plainText[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N1
cycloneiv_io_ibuf \plainText[92]~input (
	.i(plainText[92]),
	.ibar(gnd),
	.o(\plainText[92]~input_o ));
// synopsys translate_off
defparam \plainText[92]~input .bus_hold = "false";
defparam \plainText[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N22
cycloneiv_io_ibuf \plainText[98]~input (
	.i(plainText[98]),
	.ibar(gnd),
	.o(\plainText[98]~input_o ));
// synopsys translate_off
defparam \plainText[98]~input .bus_hold = "false";
defparam \plainText[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N1
cycloneiv_io_ibuf \plainText[10]~input (
	.i(plainText[10]),
	.ibar(gnd),
	.o(\plainText[10]~input_o ));
// synopsys translate_off
defparam \plainText[10]~input .bus_hold = "false";
defparam \plainText[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N22
cycloneiv_io_ibuf \plainText[11]~input (
	.i(plainText[11]),
	.ibar(gnd),
	.o(\plainText[11]~input_o ));
// synopsys translate_off
defparam \plainText[11]~input .bus_hold = "false";
defparam \plainText[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y55_N8
cycloneiv_io_ibuf \plainText[12]~input (
	.i(plainText[12]),
	.ibar(gnd),
	.o(\plainText[12]~input_o ));
// synopsys translate_off
defparam \plainText[12]~input .bus_hold = "false";
defparam \plainText[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneiv_io_ibuf \plainText[14]~input (
	.i(plainText[14]),
	.ibar(gnd),
	.o(\plainText[14]~input_o ));
// synopsys translate_off
defparam \plainText[14]~input .bus_hold = "false";
defparam \plainText[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N22
cycloneiv_io_ibuf \plainText[15]~input (
	.i(plainText[15]),
	.ibar(gnd),
	.o(\plainText[15]~input_o ));
// synopsys translate_off
defparam \plainText[15]~input .bus_hold = "false";
defparam \plainText[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N8
cycloneiv_io_ibuf \plainText[48]~input (
	.i(plainText[48]),
	.ibar(gnd),
	.o(\plainText[48]~input_o ));
// synopsys translate_off
defparam \plainText[48]~input .bus_hold = "false";
defparam \plainText[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y91_N1
cycloneiv_io_ibuf \plainText[50]~input (
	.i(plainText[50]),
	.ibar(gnd),
	.o(\plainText[50]~input_o ));
// synopsys translate_off
defparam \plainText[50]~input .bus_hold = "false";
defparam \plainText[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N22
cycloneiv_io_ibuf \plainText[52]~input (
	.i(plainText[52]),
	.ibar(gnd),
	.o(\plainText[52]~input_o ));
// synopsys translate_off
defparam \plainText[52]~input .bus_hold = "false";
defparam \plainText[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y91_N8
cycloneiv_io_ibuf \plainText[53]~input (
	.i(plainText[53]),
	.ibar(gnd),
	.o(\plainText[53]~input_o ));
// synopsys translate_off
defparam \plainText[53]~input .bus_hold = "false";
defparam \plainText[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cycloneiv_io_ibuf \plainText[64]~input (
	.i(plainText[64]),
	.ibar(gnd),
	.o(\plainText[64]~input_o ));
// synopsys translate_off
defparam \plainText[64]~input .bus_hold = "false";
defparam \plainText[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N15
cycloneiv_io_ibuf \plainText[67]~input (
	.i(plainText[67]),
	.ibar(gnd),
	.o(\plainText[67]~input_o ));
// synopsys translate_off
defparam \plainText[67]~input .bus_hold = "false";
defparam \plainText[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N15
cycloneiv_io_ibuf \plainText[104]~input (
	.i(plainText[104]),
	.ibar(gnd),
	.o(\plainText[104]~input_o ));
// synopsys translate_off
defparam \plainText[104]~input .bus_hold = "false";
defparam \plainText[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
cycloneiv_io_ibuf \plainText[108]~input (
	.i(plainText[108]),
	.ibar(gnd),
	.o(\plainText[108]~input_o ));
// synopsys translate_off
defparam \plainText[108]~input .bus_hold = "false";
defparam \plainText[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneiv_io_ibuf \plainText[109]~input (
	.i(plainText[109]),
	.ibar(gnd),
	.o(\plainText[109]~input_o ));
// synopsys translate_off
defparam \plainText[109]~input .bus_hold = "false";
defparam \plainText[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N15
cycloneiv_io_ibuf \plainText[110]~input (
	.i(plainText[110]),
	.ibar(gnd),
	.o(\plainText[110]~input_o ));
// synopsys translate_off
defparam \plainText[110]~input .bus_hold = "false";
defparam \plainText[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N22
cycloneiv_io_ibuf \plainText[16]~input (
	.i(plainText[16]),
	.ibar(gnd),
	.o(\plainText[16]~input_o ));
// synopsys translate_off
defparam \plainText[16]~input .bus_hold = "false";
defparam \plainText[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y91_N15
cycloneiv_io_ibuf \plainText[17]~input (
	.i(plainText[17]),
	.ibar(gnd),
	.o(\plainText[17]~input_o ));
// synopsys translate_off
defparam \plainText[17]~input .bus_hold = "false";
defparam \plainText[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cycloneiv_io_ibuf \plainText[18]~input (
	.i(plainText[18]),
	.ibar(gnd),
	.o(\plainText[18]~input_o ));
// synopsys translate_off
defparam \plainText[18]~input .bus_hold = "false";
defparam \plainText[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y91_N15
cycloneiv_io_ibuf \plainText[19]~input (
	.i(plainText[19]),
	.ibar(gnd),
	.o(\plainText[19]~input_o ));
// synopsys translate_off
defparam \plainText[19]~input .bus_hold = "false";
defparam \plainText[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N22
cycloneiv_io_ibuf \plainText[73]~input (
	.i(plainText[73]),
	.ibar(gnd),
	.o(\plainText[73]~input_o ));
// synopsys translate_off
defparam \plainText[73]~input .bus_hold = "false";
defparam \plainText[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y91_N15
cycloneiv_io_ibuf \plainText[78]~input (
	.i(plainText[78]),
	.ibar(gnd),
	.o(\plainText[78]~input_o ));
// synopsys translate_off
defparam \plainText[78]~input .bus_hold = "false";
defparam \plainText[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
cycloneiv_io_ibuf \plainText[113]~input (
	.i(plainText[113]),
	.ibar(gnd),
	.o(\plainText[113]~input_o ));
// synopsys translate_off
defparam \plainText[113]~input .bus_hold = "false";
defparam \plainText[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y91_N1
cycloneiv_io_ibuf \plainText[114]~input (
	.i(plainText[114]),
	.ibar(gnd),
	.o(\plainText[114]~input_o ));
// synopsys translate_off
defparam \plainText[114]~input .bus_hold = "false";
defparam \plainText[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y91_N8
cycloneiv_io_ibuf \plainText[118]~input (
	.i(plainText[118]),
	.ibar(gnd),
	.o(\plainText[118]~input_o ));
// synopsys translate_off
defparam \plainText[118]~input .bus_hold = "false";
defparam \plainText[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y72_N8
cycloneiv_io_ibuf \plainText[27]~input (
	.i(plainText[27]),
	.ibar(gnd),
	.o(\plainText[27]~input_o ));
// synopsys translate_off
defparam \plainText[27]~input .bus_hold = "false";
defparam \plainText[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N1
cycloneiv_io_ibuf \plainText[32]~input (
	.i(plainText[32]),
	.ibar(gnd),
	.o(\plainText[32]~input_o ));
// synopsys translate_off
defparam \plainText[32]~input .bus_hold = "false";
defparam \plainText[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y43_N1
cycloneiv_io_ibuf \plainText[33]~input (
	.i(plainText[33]),
	.ibar(gnd),
	.o(\plainText[33]~input_o ));
// synopsys translate_off
defparam \plainText[33]~input .bus_hold = "false";
defparam \plainText[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y29_N1
cycloneiv_io_ibuf \plainText[35]~input (
	.i(plainText[35]),
	.ibar(gnd),
	.o(\plainText[35]~input_o ));
// synopsys translate_off
defparam \plainText[35]~input .bus_hold = "false";
defparam \plainText[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N15
cycloneiv_io_ibuf \plainText[84]~input (
	.i(plainText[84]),
	.ibar(gnd),
	.o(\plainText[84]~input_o ));
// synopsys translate_off
defparam \plainText[84]~input .bus_hold = "false";
defparam \plainText[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y41_N1
cycloneiv_io_ibuf \plainText[122]~input (
	.i(plainText[122]),
	.ibar(gnd),
	.o(\plainText[122]~input_o ));
// synopsys translate_off
defparam \plainText[122]~input .bus_hold = "false";
defparam \plainText[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X106_Y91_N15
cycloneiv_io_ibuf \plainText[125]~input (
	.i(plainText[125]),
	.ibar(gnd),
	.o(\plainText[125]~input_o ));
// synopsys translate_off
defparam \plainText[125]~input .bus_hold = "false";
defparam \plainText[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y54_N1
cycloneiv_io_ibuf \plainText[126]~input (
	.i(plainText[126]),
	.ibar(gnd),
	.o(\plainText[126]~input_o ));
// synopsys translate_off
defparam \plainText[126]~input .bus_hold = "false";
defparam \plainText[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X106_Y91_N8
cycloneiv_io_ibuf \plainText[127]~input (
	.i(plainText[127]),
	.ibar(gnd),
	.o(\plainText[127]~input_o ));
// synopsys translate_off
defparam \plainText[127]~input .bus_hold = "false";
defparam \plainText[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N22
cycloneiv_io_ibuf \plainText[3]~input (
	.i(plainText[3]),
	.ibar(gnd),
	.o(\plainText[3]~input_o ));
// synopsys translate_off
defparam \plainText[3]~input .bus_hold = "false";
defparam \plainText[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y28_N8
cycloneiv_io_ibuf \plainText[4]~input (
	.i(plainText[4]),
	.ibar(gnd),
	.o(\plainText[4]~input_o ));
// synopsys translate_off
defparam \plainText[4]~input .bus_hold = "false";
defparam \plainText[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N22
cycloneiv_io_ibuf \plainText[5]~input (
	.i(plainText[5]),
	.ibar(gnd),
	.o(\plainText[5]~input_o ));
// synopsys translate_off
defparam \plainText[5]~input .bus_hold = "false";
defparam \plainText[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N15
cycloneiv_io_ibuf \plainText[43]~input (
	.i(plainText[43]),
	.ibar(gnd),
	.o(\plainText[43]~input_o ));
// synopsys translate_off
defparam \plainText[43]~input .bus_hold = "false";
defparam \plainText[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y91_N1
cycloneiv_io_ibuf \plainText[46]~input (
	.i(plainText[46]),
	.ibar(gnd),
	.o(\plainText[46]~input_o ));
// synopsys translate_off
defparam \plainText[46]~input .bus_hold = "false";
defparam \plainText[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X104_Y36_N22
cycloneiv_lcell_comb \reg_keyIni[4]~feeder (
// Equation(s):
// \reg_keyIni[4]~feeder_combout  = \keyIni[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[4]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[4]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneiv_lcell_comb \reg_keyIni[16]~feeder (
// Equation(s):
// \reg_keyIni[16]~feeder_combout  = \keyIni[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[16]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[16]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneiv_lcell_comb \reg_keyIni[20]~feeder (
// Equation(s):
// \reg_keyIni[20]~feeder_combout  = \keyIni[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[20]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[20]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N30
cycloneiv_lcell_comb \reg_keyIni[58]~feeder (
// Equation(s):
// \reg_keyIni[58]~feeder_combout  = \keyIni[58]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[58]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[58]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N12
cycloneiv_lcell_comb \reg_keyIni[100]~feeder (
// Equation(s):
// \reg_keyIni[100]~feeder_combout  = \keyIni[100]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[100]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[100]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[100]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[100]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneiv_lcell_comb \reg_keyIni[109]~feeder (
// Equation(s):
// \reg_keyIni[109]~feeder_combout  = \keyIni[109]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[109]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[109]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[109]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[109]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneiv_lcell_comb \reg_keyIni[115]~feeder (
// Equation(s):
// \reg_keyIni[115]~feeder_combout  = \keyIni[115]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[115]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[115]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[115]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[115]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N10
cycloneiv_lcell_comb \reg_plainText[92]~feeder (
// Equation(s):
// \reg_plainText[92]~feeder_combout  = \plainText[92]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[92]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[92]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[92]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[92]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneiv_lcell_comb \reg_plainText[10]~feeder (
// Equation(s):
// \reg_plainText[10]~feeder_combout  = \plainText[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[10]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneiv_lcell_comb \reg_plainText[11]~feeder (
// Equation(s):
// \reg_plainText[11]~feeder_combout  = \plainText[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[11]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[11]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneiv_lcell_comb \reg_plainText[14]~feeder (
// Equation(s):
// \reg_plainText[14]~feeder_combout  = \plainText[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[14]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N12
cycloneiv_lcell_comb \reg_plainText[48]~feeder (
// Equation(s):
// \reg_plainText[48]~feeder_combout  = \plainText[48]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[48]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[48]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N12
cycloneiv_lcell_comb \reg_plainText[52]~feeder (
// Equation(s):
// \reg_plainText[52]~feeder_combout  = \plainText[52]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[52]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[52]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N10
cycloneiv_lcell_comb \reg_plainText[53]~feeder (
// Equation(s):
// \reg_plainText[53]~feeder_combout  = \plainText[53]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[53]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[53]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N12
cycloneiv_lcell_comb \reg_plainText[64]~feeder (
// Equation(s):
// \reg_plainText[64]~feeder_combout  = \plainText[64]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[64]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[64]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneiv_lcell_comb \reg_plainText[109]~feeder (
// Equation(s):
// \reg_plainText[109]~feeder_combout  = \plainText[109]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[109]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[109]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[109]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[109]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneiv_lcell_comb \reg_plainText[17]~feeder (
// Equation(s):
// \reg_plainText[17]~feeder_combout  = \plainText[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[17]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[17]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N22
cycloneiv_lcell_comb \reg_plainText[18]~feeder (
// Equation(s):
// \reg_plainText[18]~feeder_combout  = \plainText[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[18]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[18]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneiv_lcell_comb \reg_plainText[19]~feeder (
// Equation(s):
// \reg_plainText[19]~feeder_combout  = \plainText[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[19]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[19]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneiv_lcell_comb \reg_plainText[73]~feeder (
// Equation(s):
// \reg_plainText[73]~feeder_combout  = \plainText[73]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[73]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[73]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[73]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[73]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneiv_lcell_comb \reg_plainText[78]~feeder (
// Equation(s):
// \reg_plainText[78]~feeder_combout  = \plainText[78]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[78]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[78]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneiv_lcell_comb \reg_plainText[113]~feeder (
// Equation(s):
// \reg_plainText[113]~feeder_combout  = \plainText[113]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[113]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[113]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[113]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[113]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N12
cycloneiv_lcell_comb \reg_plainText[118]~feeder (
// Equation(s):
// \reg_plainText[118]~feeder_combout  = \plainText[118]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[118]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[118]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[118]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[118]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y40_N10
cycloneiv_lcell_comb \reg_plainText[27]~feeder (
// Equation(s):
// \reg_plainText[27]~feeder_combout  = \plainText[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[27]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[27]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y42_N12
cycloneiv_lcell_comb \reg_plainText[32]~feeder (
// Equation(s):
// \reg_plainText[32]~feeder_combout  = \plainText[32]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[32]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[32]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y43_N12
cycloneiv_lcell_comb \reg_plainText[33]~feeder (
// Equation(s):
// \reg_plainText[33]~feeder_combout  = \plainText[33]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[33]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[33]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N12
cycloneiv_lcell_comb \reg_plainText[84]~feeder (
// Equation(s):
// \reg_plainText[84]~feeder_combout  = \plainText[84]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[84]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[84]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[84]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[84]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N2
cycloneiv_lcell_comb \reg_plainText[122]~feeder (
// Equation(s):
// \reg_plainText[122]~feeder_combout  = \plainText[122]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[122]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[122]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[122]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[122]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N2
cycloneiv_lcell_comb \reg_plainText[125]~feeder (
// Equation(s):
// \reg_plainText[125]~feeder_combout  = \plainText[125]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[125]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[125]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[125]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[125]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N0
cycloneiv_lcell_comb \reg_plainText[127]~feeder (
// Equation(s):
// \reg_plainText[127]~feeder_combout  = \plainText[127]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[127]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[127]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[127]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[127]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N6
cycloneiv_lcell_comb \reg_plainText[46]~feeder (
// Equation(s):
// \reg_plainText[46]~feeder_combout  = \plainText[46]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[46]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[46]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N2
cycloneiv_io_obuf \outAes[0]~output (
	.i(\ARK2|outAddRoundKey [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[0]~output .bus_hold = "false";
defparam \outAes[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y0_N16
cycloneiv_io_obuf \outAes[1]~output (
	.i(\ARK2|outAddRoundKey [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[1]~output .bus_hold = "false";
defparam \outAes[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N16
cycloneiv_io_obuf \outAes[2]~output (
	.i(\ARK2|outAddRoundKey [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[2]~output .bus_hold = "false";
defparam \outAes[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N16
cycloneiv_io_obuf \outAes[3]~output (
	.i(\ARK2|outAddRoundKey [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[3]~output .bus_hold = "false";
defparam \outAes[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y24_N2
cycloneiv_io_obuf \outAes[4]~output (
	.i(\ARK2|outAddRoundKey [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[4]~output .bus_hold = "false";
defparam \outAes[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N23
cycloneiv_io_obuf \outAes[5]~output (
	.i(\ARK2|outAddRoundKey [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[5]~output .bus_hold = "false";
defparam \outAes[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y66_N2
cycloneiv_io_obuf \outAes[6]~output (
	.i(\ARK2|outAddRoundKey [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[6]~output .bus_hold = "false";
defparam \outAes[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y36_N9
cycloneiv_io_obuf \outAes[7]~output (
	.i(\ARK2|outAddRoundKey [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[7]~output .bus_hold = "false";
defparam \outAes[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y21_N2
cycloneiv_io_obuf \outAes[8]~output (
	.i(\ARK2|outAddRoundKey [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[8]~output .bus_hold = "false";
defparam \outAes[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N9
cycloneiv_io_obuf \outAes[9]~output (
	.i(\ARK2|outAddRoundKey [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[9]~output .bus_hold = "false";
defparam \outAes[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N23
cycloneiv_io_obuf \outAes[10]~output (
	.i(\ARK2|outAddRoundKey [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[10]~output .bus_hold = "false";
defparam \outAes[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
cycloneiv_io_obuf \outAes[11]~output (
	.i(\ARK2|outAddRoundKey [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[11]~output .bus_hold = "false";
defparam \outAes[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y31_N2
cycloneiv_io_obuf \outAes[12]~output (
	.i(\ARK2|outAddRoundKey [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[12]~output .bus_hold = "false";
defparam \outAes[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N9
cycloneiv_io_obuf \outAes[13]~output (
	.i(\ARK2|outAddRoundKey [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[13]~output .bus_hold = "false";
defparam \outAes[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N2
cycloneiv_io_obuf \outAes[14]~output (
	.i(\ARK2|outAddRoundKey [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[14]~output .bus_hold = "false";
defparam \outAes[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneiv_io_obuf \outAes[15]~output (
	.i(\ARK2|outAddRoundKey [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[15]~output .bus_hold = "false";
defparam \outAes[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneiv_io_obuf \outAes[16]~output (
	.i(\ARK2|outAddRoundKey [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[16]~output .bus_hold = "false";
defparam \outAes[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y91_N9
cycloneiv_io_obuf \outAes[17]~output (
	.i(\ARK2|outAddRoundKey [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[17]~output .bus_hold = "false";
defparam \outAes[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N9
cycloneiv_io_obuf \outAes[18]~output (
	.i(\ARK2|outAddRoundKey [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[18]~output .bus_hold = "false";
defparam \outAes[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N9
cycloneiv_io_obuf \outAes[19]~output (
	.i(\ARK2|outAddRoundKey [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[19]~output .bus_hold = "false";
defparam \outAes[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N9
cycloneiv_io_obuf \outAes[20]~output (
	.i(\ARK2|outAddRoundKey [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[20]~output .bus_hold = "false";
defparam \outAes[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneiv_io_obuf \outAes[21]~output (
	.i(\ARK2|outAddRoundKey [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[21]~output .bus_hold = "false";
defparam \outAes[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N9
cycloneiv_io_obuf \outAes[22]~output (
	.i(\ARK2|outAddRoundKey [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[22]~output .bus_hold = "false";
defparam \outAes[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneiv_io_obuf \outAes[23]~output (
	.i(\ARK2|outAddRoundKey [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[23]~output .bus_hold = "false";
defparam \outAes[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y51_N9
cycloneiv_io_obuf \outAes[24]~output (
	.i(\ARK2|outAddRoundKey [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[24]~output .bus_hold = "false";
defparam \outAes[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N2
cycloneiv_io_obuf \outAes[25]~output (
	.i(\ARK2|outAddRoundKey [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[25]~output .bus_hold = "false";
defparam \outAes[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y44_N2
cycloneiv_io_obuf \outAes[26]~output (
	.i(\ARK2|outAddRoundKey [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[26]~output .bus_hold = "false";
defparam \outAes[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y86_N9
cycloneiv_io_obuf \outAes[27]~output (
	.i(\ARK2|outAddRoundKey [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[27]~output .bus_hold = "false";
defparam \outAes[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y91_N9
cycloneiv_io_obuf \outAes[28]~output (
	.i(\ARK2|outAddRoundKey [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[28]~output .bus_hold = "false";
defparam \outAes[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y91_N16
cycloneiv_io_obuf \outAes[29]~output (
	.i(\ARK2|outAddRoundKey [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[29]~output .bus_hold = "false";
defparam \outAes[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y91_N2
cycloneiv_io_obuf \outAes[30]~output (
	.i(\ARK2|outAddRoundKey [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[30]~output .bus_hold = "false";
defparam \outAes[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y86_N2
cycloneiv_io_obuf \outAes[31]~output (
	.i(\ARK2|outAddRoundKey [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[31]~output .bus_hold = "false";
defparam \outAes[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y84_N2
cycloneiv_io_obuf \outAes[32]~output (
	.i(\ARK2|outAddRoundKey [32]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[32]~output .bus_hold = "false";
defparam \outAes[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y80_N9
cycloneiv_io_obuf \outAes[33]~output (
	.i(\ARK2|outAddRoundKey [33]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[33]~output .bus_hold = "false";
defparam \outAes[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y83_N9
cycloneiv_io_obuf \outAes[34]~output (
	.i(\ARK2|outAddRoundKey [34]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[34]~output .bus_hold = "false";
defparam \outAes[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y6_N2
cycloneiv_io_obuf \outAes[35]~output (
	.i(\ARK2|outAddRoundKey [35]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[35]~output .bus_hold = "false";
defparam \outAes[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N16
cycloneiv_io_obuf \outAes[36]~output (
	.i(\ARK2|outAddRoundKey [36]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[36]~output .bus_hold = "false";
defparam \outAes[36]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y54_N9
cycloneiv_io_obuf \outAes[37]~output (
	.i(\ARK2|outAddRoundKey [37]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[37]~output .bus_hold = "false";
defparam \outAes[37]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y81_N9
cycloneiv_io_obuf \outAes[38]~output (
	.i(\ARK2|outAddRoundKey [38]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[38]~output .bus_hold = "false";
defparam \outAes[38]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y66_N9
cycloneiv_io_obuf \outAes[39]~output (
	.i(\ARK2|outAddRoundKey [39]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[39]~output .bus_hold = "false";
defparam \outAes[39]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N16
cycloneiv_io_obuf \outAes[40]~output (
	.i(\ARK2|outAddRoundKey [40]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[40]~output .bus_hold = "false";
defparam \outAes[40]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N9
cycloneiv_io_obuf \outAes[41]~output (
	.i(\ARK2|outAddRoundKey [41]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[41]~output .bus_hold = "false";
defparam \outAes[41]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N2
cycloneiv_io_obuf \outAes[42]~output (
	.i(\ARK2|outAddRoundKey [42]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[42]~output .bus_hold = "false";
defparam \outAes[42]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N23
cycloneiv_io_obuf \outAes[43]~output (
	.i(\ARK2|outAddRoundKey [43]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[43]~output .bus_hold = "false";
defparam \outAes[43]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N23
cycloneiv_io_obuf \outAes[44]~output (
	.i(\ARK2|outAddRoundKey [44]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[44]~output .bus_hold = "false";
defparam \outAes[44]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N9
cycloneiv_io_obuf \outAes[45]~output (
	.i(\ARK2|outAddRoundKey [45]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[45]~output .bus_hold = "false";
defparam \outAes[45]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N9
cycloneiv_io_obuf \outAes[46]~output (
	.i(\ARK2|outAddRoundKey [46]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[46]~output .bus_hold = "false";
defparam \outAes[46]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N2
cycloneiv_io_obuf \outAes[47]~output (
	.i(\ARK2|outAddRoundKey [47]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[47]~output .bus_hold = "false";
defparam \outAes[47]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N23
cycloneiv_io_obuf \outAes[48]~output (
	.i(\ARK2|outAddRoundKey [48]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[48]~output .bus_hold = "false";
defparam \outAes[48]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N16
cycloneiv_io_obuf \outAes[49]~output (
	.i(\ARK2|outAddRoundKey [49]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[49]~output .bus_hold = "false";
defparam \outAes[49]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cycloneiv_io_obuf \outAes[50]~output (
	.i(\ARK2|outAddRoundKey [50]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[50]~output .bus_hold = "false";
defparam \outAes[50]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N2
cycloneiv_io_obuf \outAes[51]~output (
	.i(\ARK2|outAddRoundKey [51]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[51]~output .bus_hold = "false";
defparam \outAes[51]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y91_N9
cycloneiv_io_obuf \outAes[52]~output (
	.i(\ARK2|outAddRoundKey [52]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[52]~output .bus_hold = "false";
defparam \outAes[52]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y91_N2
cycloneiv_io_obuf \outAes[53]~output (
	.i(\ARK2|outAddRoundKey [53]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[53]~output .bus_hold = "false";
defparam \outAes[53]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneiv_io_obuf \outAes[54]~output (
	.i(\ARK2|outAddRoundKey [54]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[54]~output .bus_hold = "false";
defparam \outAes[54]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N9
cycloneiv_io_obuf \outAes[55]~output (
	.i(\ARK2|outAddRoundKey [55]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[55]~output .bus_hold = "false";
defparam \outAes[55]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N2
cycloneiv_io_obuf \outAes[56]~output (
	.i(\ARK2|outAddRoundKey [56]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[56]~output .bus_hold = "false";
defparam \outAes[56]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y73_N2
cycloneiv_io_obuf \outAes[57]~output (
	.i(\ARK2|outAddRoundKey [57]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[57]~output .bus_hold = "false";
defparam \outAes[57]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y11_N9
cycloneiv_io_obuf \outAes[58]~output (
	.i(\ARK2|outAddRoundKey [58]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[58]~output .bus_hold = "false";
defparam \outAes[58]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y35_N2
cycloneiv_io_obuf \outAes[59]~output (
	.i(\ARK2|outAddRoundKey [59]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[59]~output .bus_hold = "false";
defparam \outAes[59]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N2
cycloneiv_io_obuf \outAes[60]~output (
	.i(\ARK2|outAddRoundKey [60]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[60]~output .bus_hold = "false";
defparam \outAes[60]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y17_N2
cycloneiv_io_obuf \outAes[61]~output (
	.i(\ARK2|outAddRoundKey [61]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[61]~output .bus_hold = "false";
defparam \outAes[61]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N23
cycloneiv_io_obuf \outAes[62]~output (
	.i(\ARK2|outAddRoundKey [62]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[62]~output .bus_hold = "false";
defparam \outAes[62]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y57_N2
cycloneiv_io_obuf \outAes[63]~output (
	.i(\ARK2|outAddRoundKey [63]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[63]~output .bus_hold = "false";
defparam \outAes[63]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N9
cycloneiv_io_obuf \outAes[64]~output (
	.i(\ARK2|outAddRoundKey [64]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[64]~output .bus_hold = "false";
defparam \outAes[64]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y13_N2
cycloneiv_io_obuf \outAes[65]~output (
	.i(\ARK2|outAddRoundKey [65]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[65]~output .bus_hold = "false";
defparam \outAes[65]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y18_N2
cycloneiv_io_obuf \outAes[66]~output (
	.i(\ARK2|outAddRoundKey [66]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[66]~output .bus_hold = "false";
defparam \outAes[66]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cycloneiv_io_obuf \outAes[67]~output (
	.i(\ARK2|outAddRoundKey [67]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[67]~output .bus_hold = "false";
defparam \outAes[67]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N9
cycloneiv_io_obuf \outAes[68]~output (
	.i(\ARK2|outAddRoundKey [68]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[68]~output .bus_hold = "false";
defparam \outAes[68]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cycloneiv_io_obuf \outAes[69]~output (
	.i(\ARK2|outAddRoundKey [69]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[69]~output .bus_hold = "false";
defparam \outAes[69]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y0_N16
cycloneiv_io_obuf \outAes[70]~output (
	.i(\ARK2|outAddRoundKey [70]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[70]~output .bus_hold = "false";
defparam \outAes[70]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y0_N9
cycloneiv_io_obuf \outAes[71]~output (
	.i(\ARK2|outAddRoundKey [71]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[71]~output .bus_hold = "false";
defparam \outAes[71]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cycloneiv_io_obuf \outAes[72]~output (
	.i(\ARK2|outAddRoundKey [72]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[72]~output .bus_hold = "false";
defparam \outAes[72]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N2
cycloneiv_io_obuf \outAes[73]~output (
	.i(\ARK2|outAddRoundKey [73]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[73]~output .bus_hold = "false";
defparam \outAes[73]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N2
cycloneiv_io_obuf \outAes[74]~output (
	.i(\ARK2|outAddRoundKey [74]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[74]~output .bus_hold = "false";
defparam \outAes[74]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneiv_io_obuf \outAes[75]~output (
	.i(\ARK2|outAddRoundKey [75]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[75]~output .bus_hold = "false";
defparam \outAes[75]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N9
cycloneiv_io_obuf \outAes[76]~output (
	.i(\ARK2|outAddRoundKey [76]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[76]~output .bus_hold = "false";
defparam \outAes[76]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneiv_io_obuf \outAes[77]~output (
	.i(\ARK2|outAddRoundKey [77]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[77]~output .bus_hold = "false";
defparam \outAes[77]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneiv_io_obuf \outAes[78]~output (
	.i(\ARK2|outAddRoundKey [78]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[78]~output .bus_hold = "false";
defparam \outAes[78]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneiv_io_obuf \outAes[79]~output (
	.i(\ARK2|outAddRoundKey [79]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[79]~output .bus_hold = "false";
defparam \outAes[79]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y49_N2
cycloneiv_io_obuf \outAes[80]~output (
	.i(\ARK2|outAddRoundKey [80]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[80]~output .bus_hold = "false";
defparam \outAes[80]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y74_N9
cycloneiv_io_obuf \outAes[81]~output (
	.i(\ARK2|outAddRoundKey [81]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[81]~output .bus_hold = "false";
defparam \outAes[81]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N9
cycloneiv_io_obuf \outAes[82]~output (
	.i(\ARK2|outAddRoundKey [82]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[82]~output .bus_hold = "false";
defparam \outAes[82]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N9
cycloneiv_io_obuf \outAes[83]~output (
	.i(\ARK2|outAddRoundKey [83]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[83]~output .bus_hold = "false";
defparam \outAes[83]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N2
cycloneiv_io_obuf \outAes[84]~output (
	.i(\ARK2|outAddRoundKey [84]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[84]~output .bus_hold = "false";
defparam \outAes[84]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y61_N9
cycloneiv_io_obuf \outAes[85]~output (
	.i(\ARK2|outAddRoundKey [85]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[85]~output .bus_hold = "false";
defparam \outAes[85]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y62_N2
cycloneiv_io_obuf \outAes[86]~output (
	.i(\ARK2|outAddRoundKey [86]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[86]~output .bus_hold = "false";
defparam \outAes[86]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N23
cycloneiv_io_obuf \outAes[87]~output (
	.i(\ARK2|outAddRoundKey [87]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[87]~output .bus_hold = "false";
defparam \outAes[87]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y34_N9
cycloneiv_io_obuf \outAes[88]~output (
	.i(\ARK2|outAddRoundKey [88]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[88]~output .bus_hold = "false";
defparam \outAes[88]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y34_N2
cycloneiv_io_obuf \outAes[89]~output (
	.i(\ARK2|outAddRoundKey [89]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[89]~output .bus_hold = "false";
defparam \outAes[89]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y53_N9
cycloneiv_io_obuf \outAes[90]~output (
	.i(\ARK2|outAddRoundKey [90]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[90]~output .bus_hold = "false";
defparam \outAes[90]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y0_N16
cycloneiv_io_obuf \outAes[91]~output (
	.i(\ARK2|outAddRoundKey [91]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[91]~output .bus_hold = "false";
defparam \outAes[91]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y39_N2
cycloneiv_io_obuf \outAes[92]~output (
	.i(\ARK2|outAddRoundKey [92]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[92]~output .bus_hold = "false";
defparam \outAes[92]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y67_N2
cycloneiv_io_obuf \outAes[93]~output (
	.i(\ARK2|outAddRoundKey [93]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[93]~output .bus_hold = "false";
defparam \outAes[93]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y70_N2
cycloneiv_io_obuf \outAes[94]~output (
	.i(\ARK2|outAddRoundKey [94]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[94]~output .bus_hold = "false";
defparam \outAes[94]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y35_N9
cycloneiv_io_obuf \outAes[95]~output (
	.i(\ARK2|outAddRoundKey [95]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[95]~output .bus_hold = "false";
defparam \outAes[95]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y26_N2
cycloneiv_io_obuf \outAes[96]~output (
	.i(\ARK2|outAddRoundKey [96]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[96]~output .bus_hold = "false";
defparam \outAes[96]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y33_N2
cycloneiv_io_obuf \outAes[97]~output (
	.i(\ARK2|outAddRoundKey [97]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[97]~output .bus_hold = "false";
defparam \outAes[97]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y0_N23
cycloneiv_io_obuf \outAes[98]~output (
	.i(\ARK2|outAddRoundKey [98]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[98]~output .bus_hold = "false";
defparam \outAes[98]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X97_Y0_N2
cycloneiv_io_obuf \outAes[99]~output (
	.i(\ARK2|outAddRoundKey [99]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[99]~output .bus_hold = "false";
defparam \outAes[99]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y10_N9
cycloneiv_io_obuf \outAes[100]~output (
	.i(\ARK2|outAddRoundKey [100]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[100]~output .bus_hold = "false";
defparam \outAes[100]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y6_N9
cycloneiv_io_obuf \outAes[101]~output (
	.i(\ARK2|outAddRoundKey [101]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[101]~output .bus_hold = "false";
defparam \outAes[101]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N23
cycloneiv_io_obuf \outAes[102]~output (
	.i(\ARK2|outAddRoundKey [102]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[102]~output .bus_hold = "false";
defparam \outAes[102]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y29_N9
cycloneiv_io_obuf \outAes[103]~output (
	.i(\ARK2|outAddRoundKey [103]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[103]~output .bus_hold = "false";
defparam \outAes[103]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneiv_io_obuf \outAes[104]~output (
	.i(\ARK2|outAddRoundKey [104]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[104]~output .bus_hold = "false";
defparam \outAes[104]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N9
cycloneiv_io_obuf \outAes[105]~output (
	.i(\ARK2|outAddRoundKey [105]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[105]~output .bus_hold = "false";
defparam \outAes[105]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N2
cycloneiv_io_obuf \outAes[106]~output (
	.i(\ARK2|outAddRoundKey [106]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[106]~output .bus_hold = "false";
defparam \outAes[106]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N9
cycloneiv_io_obuf \outAes[107]~output (
	.i(\ARK2|outAddRoundKey [107]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[107]~output .bus_hold = "false";
defparam \outAes[107]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N9
cycloneiv_io_obuf \outAes[108]~output (
	.i(\ARK2|outAddRoundKey [108]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[108]~output .bus_hold = "false";
defparam \outAes[108]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N2
cycloneiv_io_obuf \outAes[109]~output (
	.i(\ARK2|outAddRoundKey [109]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[109]~output .bus_hold = "false";
defparam \outAes[109]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N2
cycloneiv_io_obuf \outAes[110]~output (
	.i(\ARK2|outAddRoundKey [110]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[110]~output .bus_hold = "false";
defparam \outAes[110]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N2
cycloneiv_io_obuf \outAes[111]~output (
	.i(\ARK2|outAddRoundKey [111]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[111]~output .bus_hold = "false";
defparam \outAes[111]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N9
cycloneiv_io_obuf \outAes[112]~output (
	.i(\ARK2|outAddRoundKey [112]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[112]~output .bus_hold = "false";
defparam \outAes[112]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N2
cycloneiv_io_obuf \outAes[113]~output (
	.i(\ARK2|outAddRoundKey [113]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[113]~output .bus_hold = "false";
defparam \outAes[113]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N23
cycloneiv_io_obuf \outAes[114]~output (
	.i(\ARK2|outAddRoundKey [114]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[114]~output .bus_hold = "false";
defparam \outAes[114]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N2
cycloneiv_io_obuf \outAes[115]~output (
	.i(\ARK2|outAddRoundKey [115]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[115]~output .bus_hold = "false";
defparam \outAes[115]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N9
cycloneiv_io_obuf \outAes[116]~output (
	.i(\ARK2|outAddRoundKey [116]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[116]~output .bus_hold = "false";
defparam \outAes[116]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneiv_io_obuf \outAes[117]~output (
	.i(\ARK2|outAddRoundKey [117]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[117]~output .bus_hold = "false";
defparam \outAes[117]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N9
cycloneiv_io_obuf \outAes[118]~output (
	.i(\ARK2|outAddRoundKey [118]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[118]~output .bus_hold = "false";
defparam \outAes[118]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N2
cycloneiv_io_obuf \outAes[119]~output (
	.i(\ARK2|outAddRoundKey [119]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[119]~output .bus_hold = "false";
defparam \outAes[119]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y60_N9
cycloneiv_io_obuf \outAes[120]~output (
	.i(\ARK2|outAddRoundKey [120]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[120]~output .bus_hold = "false";
defparam \outAes[120]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X101_Y91_N9
cycloneiv_io_obuf \outAes[121]~output (
	.i(\ARK2|outAddRoundKey [121]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[121]~output .bus_hold = "false";
defparam \outAes[121]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N23
cycloneiv_io_obuf \outAes[122]~output (
	.i(\ARK2|outAddRoundKey [122]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[122]~output .bus_hold = "false";
defparam \outAes[122]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y55_N2
cycloneiv_io_obuf \outAes[123]~output (
	.i(\ARK2|outAddRoundKey [123]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[123]~output .bus_hold = "false";
defparam \outAes[123]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y80_N2
cycloneiv_io_obuf \outAes[124]~output (
	.i(\ARK2|outAddRoundKey [124]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[124]~output .bus_hold = "false";
defparam \outAes[124]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y8_N2
cycloneiv_io_obuf \outAes[125]~output (
	.i(\ARK2|outAddRoundKey [125]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[125]~output .bus_hold = "false";
defparam \outAes[125]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y81_N2
cycloneiv_io_obuf \outAes[126]~output (
	.i(\ARK2|outAddRoundKey [126]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[126]~output .bus_hold = "false";
defparam \outAes[126]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y39_N9
cycloneiv_io_obuf \outAes[127]~output (
	.i(\ARK2|outAddRoundKey [127]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outAes[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \outAes[127]~output .bus_hold = "false";
defparam \outAes[127]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneiv_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N8
cycloneiv_io_ibuf \keyIni[0]~input (
	.i(keyIni[0]),
	.ibar(gnd),
	.o(\keyIni[0]~input_o ));
// synopsys translate_off
defparam \keyIni[0]~input .bus_hold = "false";
defparam \keyIni[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N0
cycloneiv_lcell_comb \reg_keyIni[0]~feeder (
// Equation(s):
// \reg_keyIni[0]~feeder_combout  = \keyIni[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[0]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[0]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y32_N1
dffeas \reg_keyIni[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[0] .is_wysiwyg = "true";
defparam \reg_keyIni[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N1
cycloneiv_io_ibuf \plainText[8]~input (
	.i(plainText[8]),
	.ibar(gnd),
	.o(\plainText[8]~input_o ));
// synopsys translate_off
defparam \plainText[8]~input .bus_hold = "false";
defparam \plainText[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y33_N3
dffeas \reg_plainText[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[8] .is_wysiwyg = "true";
defparam \reg_plainText[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y33_N8
cycloneiv_io_ibuf \keyIni[8]~input (
	.i(keyIni[8]),
	.ibar(gnd),
	.o(\keyIni[8]~input_o ));
// synopsys translate_off
defparam \keyIni[8]~input .bus_hold = "false";
defparam \keyIni[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N4
cycloneiv_lcell_comb \reg_keyIni[8]~feeder (
// Equation(s):
// \reg_keyIni[8]~feeder_combout  = \keyIni[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[8]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[8]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N5
dffeas \reg_keyIni[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[8] .is_wysiwyg = "true";
defparam \reg_keyIni[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N14
cycloneiv_lcell_comb \ARK|reg_f[8] (
// Equation(s):
// \ARK|reg_f [8] = reg_plainText[8] $ (reg_keyIni[8])

	.dataa(gnd),
	.datab(reg_plainText[8]),
	.datac(gnd),
	.datad(reg_keyIni[8]),
	.cin(gnd),
	.combout(\ARK|reg_f [8]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[8] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N15
dffeas \ARK|outAddRoundKey[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[8] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y32_N8
cycloneiv_io_ibuf \selInicio~input (
	.i(selInicio),
	.ibar(gnd),
	.o(\selInicio~input_o ));
// synopsys translate_off
defparam \selInicio~input .bus_hold = "false";
defparam \selInicio~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N8
cycloneiv_io_ibuf \keyIni[64]~input (
	.i(keyIni[64]),
	.ibar(gnd),
	.o(\keyIni[64]~input_o ));
// synopsys translate_off
defparam \keyIni[64]~input .bus_hold = "false";
defparam \keyIni[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y32_N25
dffeas \reg_keyIni[64] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[64]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[64]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[64] .is_wysiwyg = "true";
defparam \reg_keyIni[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N4
cycloneiv_lcell_comb \ARK|reg_f[64] (
// Equation(s):
// \ARK|reg_f [64] = reg_plainText[64] $ (reg_keyIni[64])

	.dataa(reg_plainText[64]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[64]),
	.cin(gnd),
	.combout(\ARK|reg_f [64]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[64] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[64] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N5
dffeas \ARK|outAddRoundKey[64] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [64]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [64]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[64] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[64] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y22_N8
cycloneiv_io_ibuf \plainText[96]~input (
	.i(plainText[96]),
	.ibar(gnd),
	.o(\plainText[96]~input_o ));
// synopsys translate_off
defparam \plainText[96]~input .bus_hold = "false";
defparam \plainText[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N8
cycloneiv_lcell_comb \reg_plainText[96]~feeder (
// Equation(s):
// \reg_plainText[96]~feeder_combout  = \plainText[96]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[96]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[96]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[96]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[96]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N9
dffeas \reg_plainText[96] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[96]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[96]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[96] .is_wysiwyg = "true";
defparam \reg_plainText[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N4
cycloneiv_lcell_comb \ARK|reg_f[96] (
// Equation(s):
// \ARK|reg_f [96] = reg_keyIni[96] $ (reg_plainText[96])

	.dataa(reg_keyIni[96]),
	.datab(gnd),
	.datac(reg_plainText[96]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [96]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[96] .lut_mask = 16'h5A5A;
defparam \ARK|reg_f[96] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N5
dffeas \ARK|outAddRoundKey[96] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [96]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [96]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[96] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[96] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y7_N1
cycloneiv_io_ibuf \keyIni[96]~input (
	.i(keyIni[96]),
	.ibar(gnd),
	.o(\keyIni[96]~input_o ));
// synopsys translate_off
defparam \keyIni[96]~input .bus_hold = "false";
defparam \keyIni[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y33_N27
dffeas \reg_keyIni[96] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[96]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[96]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[96] .is_wysiwyg = "true";
defparam \reg_keyIni[96] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N22
cycloneiv_io_ibuf \plainText[9]~input (
	.i(plainText[9]),
	.ibar(gnd),
	.o(\plainText[9]~input_o ));
// synopsys translate_off
defparam \plainText[9]~input .bus_hold = "false";
defparam \plainText[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneiv_lcell_comb \reg_plainText[9]~feeder (
// Equation(s):
// \reg_plainText[9]~feeder_combout  = \plainText[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[9]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[9]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N25
dffeas \reg_plainText[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[9] .is_wysiwyg = "true";
defparam \reg_plainText[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y91_N15
cycloneiv_io_ibuf \keyIni[9]~input (
	.i(keyIni[9]),
	.ibar(gnd),
	.o(\keyIni[9]~input_o ));
// synopsys translate_off
defparam \keyIni[9]~input .bus_hold = "false";
defparam \keyIni[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
cycloneiv_lcell_comb \reg_keyIni[9]~feeder (
// Equation(s):
// \reg_keyIni[9]~feeder_combout  = \keyIni[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[9]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[9]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N15
dffeas \reg_keyIni[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[9] .is_wysiwyg = "true";
defparam \reg_keyIni[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
cycloneiv_lcell_comb \ARK|reg_f[9] (
// Equation(s):
// \ARK|reg_f [9] = reg_plainText[9] $ (reg_keyIni[9])

	.dataa(gnd),
	.datab(reg_plainText[9]),
	.datac(reg_keyIni[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [9]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[9] .lut_mask = 16'h3C3C;
defparam \ARK|reg_f[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N25
dffeas \ARK|outAddRoundKey[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[9] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N15
cycloneiv_io_ibuf \keyIni[104]~input (
	.i(keyIni[104]),
	.ibar(gnd),
	.o(\keyIni[104]~input_o ));
// synopsys translate_off
defparam \keyIni[104]~input .bus_hold = "false";
defparam \keyIni[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \reg_keyIni[104] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[104]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[104]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[104] .is_wysiwyg = "true";
defparam \reg_keyIni[104] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneiv_io_ibuf \keyIni[105]~input (
	.i(keyIni[105]),
	.ibar(gnd),
	.o(\keyIni[105]~input_o ));
// synopsys translate_off
defparam \keyIni[105]~input .bus_hold = "false";
defparam \keyIni[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y32_N17
dffeas \reg_keyIni[105] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[105]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[105]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[105] .is_wysiwyg = "true";
defparam \reg_keyIni[105] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y91_N1
cycloneiv_io_ibuf \keyIni[48]~input (
	.i(keyIni[48]),
	.ibar(gnd),
	.o(\keyIni[48]~input_o ));
// synopsys translate_off
defparam \keyIni[48]~input .bus_hold = "false";
defparam \keyIni[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y42_N5
dffeas \reg_keyIni[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[48]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[48]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[48] .is_wysiwyg = "true";
defparam \reg_keyIni[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N4
cycloneiv_lcell_comb \ARK|reg_f[48] (
// Equation(s):
// \ARK|reg_f [48] = reg_plainText[48] $ (reg_keyIni[48])

	.dataa(reg_plainText[48]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[48]),
	.cin(gnd),
	.combout(\ARK|reg_f [48]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[48] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N5
dffeas \ARK|outAddRoundKey[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [48]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [48]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[48] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[48] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y91_N15
cycloneiv_io_ibuf \plainText[24]~input (
	.i(plainText[24]),
	.ibar(gnd),
	.o(\plainText[24]~input_o ));
// synopsys translate_off
defparam \plainText[24]~input .bus_hold = "false";
defparam \plainText[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y40_N8
cycloneiv_lcell_comb \reg_plainText[24]~feeder (
// Equation(s):
// \reg_plainText[24]~feeder_combout  = \plainText[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[24]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[24]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y40_N9
dffeas \reg_plainText[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[24]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[24] .is_wysiwyg = "true";
defparam \reg_plainText[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y44_N8
cycloneiv_io_ibuf \keyIni[24]~input (
	.i(keyIni[24]),
	.ibar(gnd),
	.o(\keyIni[24]~input_o ));
// synopsys translate_off
defparam \keyIni[24]~input .bus_hold = "false";
defparam \keyIni[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X93_Y40_N13
dffeas \reg_keyIni[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[24]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[24] .is_wysiwyg = "true";
defparam \reg_keyIni[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y40_N0
cycloneiv_lcell_comb \ARK|reg_f[24] (
// Equation(s):
// \ARK|reg_f [24] = reg_plainText[24] $ (reg_keyIni[24])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[24]),
	.datad(reg_keyIni[24]),
	.cin(gnd),
	.combout(\ARK|reg_f [24]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[24] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y40_N1
dffeas \ARK|outAddRoundKey[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[24] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y74_N1
cycloneiv_io_ibuf \plainText[80]~input (
	.i(plainText[80]),
	.ibar(gnd),
	.o(\plainText[80]~input_o ));
// synopsys translate_off
defparam \plainText[80]~input .bus_hold = "false";
defparam \plainText[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X93_Y42_N17
dffeas \reg_plainText[80] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[80]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[80]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[80] .is_wysiwyg = "true";
defparam \reg_plainText[80] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y76_N8
cycloneiv_io_ibuf \keyIni[80]~input (
	.i(keyIni[80]),
	.ibar(gnd),
	.o(\keyIni[80]~input_o ));
// synopsys translate_off
defparam \keyIni[80]~input .bus_hold = "false";
defparam \keyIni[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N30
cycloneiv_lcell_comb \reg_keyIni[80]~feeder (
// Equation(s):
// \reg_keyIni[80]~feeder_combout  = \keyIni[80]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[80]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[80]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y42_N31
dffeas \reg_keyIni[80] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[80]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[80] .is_wysiwyg = "true";
defparam \reg_keyIni[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N18
cycloneiv_lcell_comb \ARK|reg_f[80] (
// Equation(s):
// \ARK|reg_f [80] = reg_plainText[80] $ (reg_keyIni[80])

	.dataa(gnd),
	.datab(reg_plainText[80]),
	.datac(reg_keyIni[80]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [80]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[80] .lut_mask = 16'h3C3C;
defparam \ARK|reg_f[80] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y42_N19
dffeas \ARK|outAddRoundKey[80] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [80]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [80]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[80] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[80] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y91_N1
cycloneiv_io_ibuf \keyIni[72]~input (
	.i(keyIni[72]),
	.ibar(gnd),
	.o(\keyIni[72]~input_o ));
// synopsys translate_off
defparam \keyIni[72]~input .bus_hold = "false";
defparam \keyIni[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneiv_lcell_comb \reg_keyIni[72]~feeder (
// Equation(s):
// \reg_keyIni[72]~feeder_combout  = \keyIni[72]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[72]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[72]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N29
dffeas \reg_keyIni[72] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[72]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[72] .is_wysiwyg = "true";
defparam \reg_keyIni[72] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y91_N15
cycloneiv_io_ibuf \plainText[72]~input (
	.i(plainText[72]),
	.ibar(gnd),
	.o(\plainText[72]~input_o ));
// synopsys translate_off
defparam \plainText[72]~input .bus_hold = "false";
defparam \plainText[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneiv_lcell_comb \reg_plainText[72]~feeder (
// Equation(s):
// \reg_plainText[72]~feeder_combout  = \plainText[72]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[72]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[72]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N1
dffeas \reg_plainText[72] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[72]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[72] .is_wysiwyg = "true";
defparam \reg_plainText[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneiv_lcell_comb \ARK|reg_f[72] (
// Equation(s):
// \ARK|reg_f [72] = reg_keyIni[72] $ (reg_plainText[72])

	.dataa(gnd),
	.datab(reg_keyIni[72]),
	.datac(gnd),
	.datad(reg_plainText[72]),
	.cin(gnd),
	.combout(\ARK|reg_f [72]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[72] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[72] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \ARK|outAddRoundKey[72] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [72]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [72]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[72] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneiv_lcell_comb \outMuxInicio[72]~64 (
// Equation(s):
// \outMuxInicio[72]~64_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [72])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [72])))

	.dataa(\ARK2|outAddRoundKey [72]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [72]),
	.cin(gnd),
	.combout(\outMuxInicio[72]~64_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[72]~64 .lut_mask = 16'hAFA0;
defparam \outMuxInicio[72]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y18_N8
cycloneiv_io_ibuf \plainText[66]~input (
	.i(plainText[66]),
	.ibar(gnd),
	.o(\plainText[66]~input_o ));
// synopsys translate_off
defparam \plainText[66]~input .bus_hold = "false";
defparam \plainText[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y36_N15
dffeas \reg_plainText[66] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[66]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[66]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[66] .is_wysiwyg = "true";
defparam \reg_plainText[66] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y22_N1
cycloneiv_io_ibuf \keyIni[66]~input (
	.i(keyIni[66]),
	.ibar(gnd),
	.o(\keyIni[66]~input_o ));
// synopsys translate_off
defparam \keyIni[66]~input .bus_hold = "false";
defparam \keyIni[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N4
cycloneiv_lcell_comb \reg_keyIni[66]~feeder (
// Equation(s):
// \reg_keyIni[66]~feeder_combout  = \keyIni[66]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[66]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[66]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N5
dffeas \reg_keyIni[66] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[66]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[66] .is_wysiwyg = "true";
defparam \reg_keyIni[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N10
cycloneiv_lcell_comb \ARK|reg_f[66] (
// Equation(s):
// \ARK|reg_f [66] = reg_plainText[66] $ (reg_keyIni[66])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[66]),
	.datad(reg_keyIni[66]),
	.cin(gnd),
	.combout(\ARK|reg_f [66]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[66] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[66] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y36_N11
dffeas \ARK|outAddRoundKey[66] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [66]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [66]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[66] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N8
cycloneiv_lcell_comb \outMuxInicio[66]~34 (
// Equation(s):
// \outMuxInicio[66]~34_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [66])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [66])))

	.dataa(\ARK2|outAddRoundKey [66]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [66]),
	.cin(gnd),
	.combout(\outMuxInicio[66]~34_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[66]~34 .lut_mask = 16'hAFA0;
defparam \outMuxInicio[66]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N8
cycloneiv_io_ibuf \keyIni[67]~input (
	.i(keyIni[67]),
	.ibar(gnd),
	.o(\keyIni[67]~input_o ));
// synopsys translate_off
defparam \keyIni[67]~input .bus_hold = "false";
defparam \keyIni[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N22
cycloneiv_lcell_comb \reg_keyIni[67]~feeder (
// Equation(s):
// \reg_keyIni[67]~feeder_combout  = \keyIni[67]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[67]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[67]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[67]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[67]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N23
dffeas \reg_keyIni[67] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[67]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[67]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[67] .is_wysiwyg = "true";
defparam \reg_keyIni[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N16
cycloneiv_lcell_comb \ARK|reg_f[67] (
// Equation(s):
// \ARK|reg_f [67] = reg_plainText[67] $ (reg_keyIni[67])

	.dataa(reg_plainText[67]),
	.datab(gnd),
	.datac(reg_keyIni[67]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [67]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[67] .lut_mask = 16'h5A5A;
defparam \ARK|reg_f[67] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N17
dffeas \ARK|outAddRoundKey[67] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [67]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [67]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[67] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N30
cycloneiv_lcell_comb \outMuxInicio[67]~35 (
// Equation(s):
// \outMuxInicio[67]~35_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [67])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [67])))

	.dataa(\ARK2|outAddRoundKey [67]),
	.datab(\selInicio~input_o ),
	.datac(gnd),
	.datad(\ARK|outAddRoundKey [67]),
	.cin(gnd),
	.combout(\outMuxInicio[67]~35_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[67]~35 .lut_mask = 16'hBB88;
defparam \outMuxInicio[67]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N1
cycloneiv_io_ibuf \keyIni[97]~input (
	.i(keyIni[97]),
	.ibar(gnd),
	.o(\keyIni[97]~input_o ));
// synopsys translate_off
defparam \keyIni[97]~input .bus_hold = "false";
defparam \keyIni[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N28
cycloneiv_lcell_comb \reg_keyIni[97]~feeder (
// Equation(s):
// \reg_keyIni[97]~feeder_combout  = \keyIni[97]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[97]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[97]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[97]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[97]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N29
dffeas \reg_keyIni[97] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[97]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[97] .is_wysiwyg = "true";
defparam \reg_keyIni[97] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y50_N8
cycloneiv_io_ibuf \plainText[81]~input (
	.i(plainText[81]),
	.ibar(gnd),
	.o(\plainText[81]~input_o ));
// synopsys translate_off
defparam \plainText[81]~input .bus_hold = "false";
defparam \plainText[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y42_N22
cycloneiv_lcell_comb \reg_plainText[81]~feeder (
// Equation(s):
// \reg_plainText[81]~feeder_combout  = \plainText[81]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[81]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[81]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[81]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[81]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y42_N23
dffeas \reg_plainText[81] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[81]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[81]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[81] .is_wysiwyg = "true";
defparam \reg_plainText[81] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y91_N22
cycloneiv_io_ibuf \keyIni[81]~input (
	.i(keyIni[81]),
	.ibar(gnd),
	.o(\keyIni[81]~input_o ));
// synopsys translate_off
defparam \keyIni[81]~input .bus_hold = "false";
defparam \keyIni[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X92_Y42_N11
dffeas \reg_keyIni[81] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[81]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[81]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[81] .is_wysiwyg = "true";
defparam \reg_keyIni[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y42_N14
cycloneiv_lcell_comb \ARK|reg_f[81] (
// Equation(s):
// \ARK|reg_f [81] = reg_plainText[81] $ (reg_keyIni[81])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[81]),
	.datad(reg_keyIni[81]),
	.cin(gnd),
	.combout(\ARK|reg_f [81]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[81] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[81] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y42_N15
dffeas \ARK|outAddRoundKey[81] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [81]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [81]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[81] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[81] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y91_N15
cycloneiv_io_ibuf \keyIni[113]~input (
	.i(keyIni[113]),
	.ibar(gnd),
	.o(\keyIni[113]~input_o ));
// synopsys translate_off
defparam \keyIni[113]~input .bus_hold = "false";
defparam \keyIni[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneiv_lcell_comb \reg_keyIni[113]~feeder (
// Equation(s):
// \reg_keyIni[113]~feeder_combout  = \keyIni[113]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[113]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[113]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[113]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[113]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N27
dffeas \reg_keyIni[113] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[113]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[113]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[113] .is_wysiwyg = "true";
defparam \reg_keyIni[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneiv_lcell_comb \ARK|reg_f[113] (
// Equation(s):
// \ARK|reg_f [113] = reg_plainText[113] $ (reg_keyIni[113])

	.dataa(reg_plainText[113]),
	.datab(gnd),
	.datac(reg_keyIni[113]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [113]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[113] .lut_mask = 16'h5A5A;
defparam \ARK|reg_f[113] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N1
dffeas \ARK|outAddRoundKey[113] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [113]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [113]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[113] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[113] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y91_N1
cycloneiv_io_ibuf \keyIni[74]~input (
	.i(keyIni[74]),
	.ibar(gnd),
	.o(\keyIni[74]~input_o ));
// synopsys translate_off
defparam \keyIni[74]~input .bus_hold = "false";
defparam \keyIni[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneiv_lcell_comb \reg_keyIni[74]~feeder (
// Equation(s):
// \reg_keyIni[74]~feeder_combout  = \keyIni[74]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[74]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[74]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N3
dffeas \reg_keyIni[74] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[74]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[74] .is_wysiwyg = "true";
defparam \reg_keyIni[74] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneiv_io_ibuf \keyIni[106]~input (
	.i(keyIni[106]),
	.ibar(gnd),
	.o(\keyIni[106]~input_o ));
// synopsys translate_off
defparam \keyIni[106]~input .bus_hold = "false";
defparam \keyIni[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \reg_keyIni[106] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[106]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[106]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[106] .is_wysiwyg = "true";
defparam \reg_keyIni[106] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N1
cycloneiv_io_ibuf \keyIni[69]~input (
	.i(keyIni[69]),
	.ibar(gnd),
	.o(\keyIni[69]~input_o ));
// synopsys translate_off
defparam \keyIni[69]~input .bus_hold = "false";
defparam \keyIni[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneiv_lcell_comb \reg_keyIni[69]~feeder (
// Equation(s):
// \reg_keyIni[69]~feeder_combout  = \keyIni[69]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[69]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[69]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N15
dffeas \reg_keyIni[69] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[69]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[69] .is_wysiwyg = "true";
defparam \reg_keyIni[69] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N15
cycloneiv_io_ibuf \plainText[69]~input (
	.i(plainText[69]),
	.ibar(gnd),
	.o(\plainText[69]~input_o ));
// synopsys translate_off
defparam \plainText[69]~input .bus_hold = "false";
defparam \plainText[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y32_N23
dffeas \reg_plainText[69] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[69]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[69]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[69] .is_wysiwyg = "true";
defparam \reg_plainText[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneiv_lcell_comb \ARK|reg_f[69] (
// Equation(s):
// \ARK|reg_f [69] = reg_keyIni[69] $ (reg_plainText[69])

	.dataa(gnd),
	.datab(reg_keyIni[69]),
	.datac(reg_plainText[69]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [69]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[69] .lut_mask = 16'h3C3C;
defparam \ARK|reg_f[69] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N29
dffeas \ARK|outAddRoundKey[69] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [69]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [69]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[69] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[69] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N15
cycloneiv_io_ibuf \keyIni[98]~input (
	.i(keyIni[98]),
	.ibar(gnd),
	.o(\keyIni[98]~input_o ));
// synopsys translate_off
defparam \keyIni[98]~input .bus_hold = "false";
defparam \keyIni[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N2
cycloneiv_lcell_comb \reg_keyIni[98]~feeder (
// Equation(s):
// \reg_keyIni[98]~feeder_combout  = \keyIni[98]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[98]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[98]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[98]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[98]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y32_N3
dffeas \reg_keyIni[98] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[98]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[98]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[98] .is_wysiwyg = "true";
defparam \reg_keyIni[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y32_N0
cycloneiv_lcell_comb \ARK|reg_f[98] (
// Equation(s):
// \ARK|reg_f [98] = reg_plainText[98] $ (reg_keyIni[98])

	.dataa(reg_plainText[98]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[98]),
	.cin(gnd),
	.combout(\ARK|reg_f [98]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[98] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[98] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y32_N1
dffeas \ARK|outAddRoundKey[98] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [98]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [98]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[98] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[98] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X106_Y0_N8
cycloneiv_io_ibuf \keyIni[99]~input (
	.i(keyIni[99]),
	.ibar(gnd),
	.o(\keyIni[99]~input_o ));
// synopsys translate_off
defparam \keyIni[99]~input .bus_hold = "false";
defparam \keyIni[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N28
cycloneiv_lcell_comb \reg_keyIni[99]~feeder (
// Equation(s):
// \reg_keyIni[99]~feeder_combout  = \keyIni[99]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[99]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[99]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[99]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[99]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N29
dffeas \reg_keyIni[99] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[99]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[99]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[99] .is_wysiwyg = "true";
defparam \reg_keyIni[99] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y13_N8
cycloneiv_io_ibuf \plainText[100]~input (
	.i(plainText[100]),
	.ibar(gnd),
	.o(\plainText[100]~input_o ));
// synopsys translate_off
defparam \plainText[100]~input .bus_hold = "false";
defparam \plainText[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N10
cycloneiv_lcell_comb \reg_plainText[100]~feeder (
// Equation(s):
// \reg_plainText[100]~feeder_combout  = \plainText[100]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[100]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[100]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[100]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[100]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N11
dffeas \reg_plainText[100] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[100]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[100] .is_wysiwyg = "true";
defparam \reg_plainText[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N16
cycloneiv_lcell_comb \ARK|reg_f[100] (
// Equation(s):
// \ARK|reg_f [100] = reg_keyIni[100] $ (reg_plainText[100])

	.dataa(reg_keyIni[100]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_plainText[100]),
	.cin(gnd),
	.combout(\ARK|reg_f [100]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[100] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[100] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N17
dffeas \ARK|outAddRoundKey[100] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [100]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [100]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[100] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[100] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y17_N8
cycloneiv_io_ibuf \plainText[101]~input (
	.i(plainText[101]),
	.ibar(gnd),
	.o(\plainText[101]~input_o ));
// synopsys translate_off
defparam \plainText[101]~input .bus_hold = "false";
defparam \plainText[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y33_N5
dffeas \reg_plainText[101] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[101]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[101]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[101] .is_wysiwyg = "true";
defparam \reg_plainText[101] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y26_N8
cycloneiv_io_ibuf \keyIni[101]~input (
	.i(keyIni[101]),
	.ibar(gnd),
	.o(\keyIni[101]~input_o ));
// synopsys translate_off
defparam \keyIni[101]~input .bus_hold = "false";
defparam \keyIni[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X86_Y33_N5
dffeas \reg_keyIni[101] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[101]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[101]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[101] .is_wysiwyg = "true";
defparam \reg_keyIni[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N2
cycloneiv_lcell_comb \ARK|reg_f[101] (
// Equation(s):
// \ARK|reg_f [101] = reg_plainText[101] $ (reg_keyIni[101])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[101]),
	.datad(reg_keyIni[101]),
	.cin(gnd),
	.combout(\ARK|reg_f [101]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[101] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[101] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N3
dffeas \ARK|outAddRoundKey[101] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [101]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [101]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[101] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N4
cycloneiv_lcell_comb \outMuxInicio[101]~13 (
// Equation(s):
// \outMuxInicio[101]~13_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [101])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [101])))

	.dataa(\ARK2|outAddRoundKey [101]),
	.datab(\selInicio~input_o ),
	.datac(gnd),
	.datad(\ARK|outAddRoundKey [101]),
	.cin(gnd),
	.combout(\outMuxInicio[101]~13_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[101]~13 .lut_mask = 16'hBB88;
defparam \outMuxInicio[101]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N1
cycloneiv_io_ibuf \plainText[102]~input (
	.i(plainText[102]),
	.ibar(gnd),
	.o(\plainText[102]~input_o ));
// synopsys translate_off
defparam \plainText[102]~input .bus_hold = "false";
defparam \plainText[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N0
cycloneiv_lcell_comb \reg_plainText[102]~feeder (
// Equation(s):
// \reg_plainText[102]~feeder_combout  = \plainText[102]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[102]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[102]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[102]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[102]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N1
dffeas \reg_plainText[102] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[102]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[102] .is_wysiwyg = "true";
defparam \reg_plainText[102] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X99_Y0_N1
cycloneiv_io_ibuf \keyIni[102]~input (
	.i(keyIni[102]),
	.ibar(gnd),
	.o(\keyIni[102]~input_o ));
// synopsys translate_off
defparam \keyIni[102]~input .bus_hold = "false";
defparam \keyIni[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X99_Y33_N27
dffeas \reg_keyIni[102] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[102]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[102]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[102] .is_wysiwyg = "true";
defparam \reg_keyIni[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N6
cycloneiv_lcell_comb \ARK|reg_f[102] (
// Equation(s):
// \ARK|reg_f [102] = reg_plainText[102] $ (reg_keyIni[102])

	.dataa(gnd),
	.datab(reg_plainText[102]),
	.datac(reg_keyIni[102]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [102]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[102] .lut_mask = 16'h3C3C;
defparam \ARK|reg_f[102] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N7
dffeas \ARK|outAddRoundKey[102] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [102]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [102]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[102] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N2
cycloneiv_lcell_comb \outMuxInicio[102]~14 (
// Equation(s):
// \outMuxInicio[102]~14_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [102])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [102])))

	.dataa(\ARK2|outAddRoundKey [102]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [102]),
	.cin(gnd),
	.combout(\outMuxInicio[102]~14_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[102]~14 .lut_mask = 16'hAFA0;
defparam \outMuxInicio[102]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y14_N8
cycloneiv_io_ibuf \keyIni[103]~input (
	.i(keyIni[103]),
	.ibar(gnd),
	.o(\keyIni[103]~input_o ));
// synopsys translate_off
defparam \keyIni[103]~input .bus_hold = "false";
defparam \keyIni[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N22
cycloneiv_lcell_comb \reg_keyIni[103]~feeder (
// Equation(s):
// \reg_keyIni[103]~feeder_combout  = \keyIni[103]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[103]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[103]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[103]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[103]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N23
dffeas \reg_keyIni[103] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[103]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[103]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[103] .is_wysiwyg = "true";
defparam \reg_keyIni[103] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y10_N1
cycloneiv_io_ibuf \plainText[103]~input (
	.i(plainText[103]),
	.ibar(gnd),
	.o(\plainText[103]~input_o ));
// synopsys translate_off
defparam \plainText[103]~input .bus_hold = "false";
defparam \plainText[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y33_N25
dffeas \reg_plainText[103] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[103]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[103]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[103] .is_wysiwyg = "true";
defparam \reg_plainText[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N20
cycloneiv_lcell_comb \ARK|reg_f[103] (
// Equation(s):
// \ARK|reg_f [103] = reg_keyIni[103] $ (reg_plainText[103])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[103]),
	.datad(reg_plainText[103]),
	.cin(gnd),
	.combout(\ARK|reg_f [103]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[103] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[103] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N21
dffeas \ARK|outAddRoundKey[103] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [103]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [103]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[103] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[103] .power_up = "low";
// synopsys translate_on

// Location: M9K_X94_Y33_N0
cycloneiv_ram_block \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[103]~15_combout ,\outMuxInicio[102]~14_combout ,\outMuxInicio[101]~13_combout ,\outMuxInicio[100]~12_combout ,\outMuxInicio[99]~11_combout ,\outMuxInicio[98]~10_combout ,\outMuxInicio[97]~9_combout ,\outMuxInicio[96]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes12.rtl.mif";
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux31_rtl_0|altsyncram_mtu:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux31_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N4
cycloneiv_lcell_comb \MC|c_out[12][7]~55 (
// Equation(s):
// \MC|c_out[12][7]~55_combout  = \SR|outShiftRows [7] $ (\SR|outShiftRows [39])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [7]),
	.datad(\SR|outShiftRows [39]),
	.cin(gnd),
	.combout(\MC|c_out[12][7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][7]~55 .lut_mask = 16'h0FF0;
defparam \MC|c_out[12][7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N15
cycloneiv_io_ibuf \keyIni[40]~input (
	.i(keyIni[40]),
	.ibar(gnd),
	.o(\keyIni[40]~input_o ));
// synopsys translate_off
defparam \keyIni[40]~input .bus_hold = "false";
defparam \keyIni[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y35_N1
dffeas \reg_keyIni[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[40]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[40]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[40] .is_wysiwyg = "true";
defparam \reg_keyIni[40] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y83_N1
cycloneiv_io_ibuf \keyIni[32]~input (
	.i(keyIni[32]),
	.ibar(gnd),
	.o(\keyIni[32]~input_o ));
// synopsys translate_off
defparam \keyIni[32]~input .bus_hold = "false";
defparam \keyIni[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X96_Y42_N10
cycloneiv_lcell_comb \reg_keyIni[32]~feeder (
// Equation(s):
// \reg_keyIni[32]~feeder_combout  = \keyIni[32]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[32]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[32]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y42_N11
dffeas \reg_keyIni[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[32]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[32] .is_wysiwyg = "true";
defparam \reg_keyIni[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y42_N4
cycloneiv_lcell_comb \ARK|reg_f[32] (
// Equation(s):
// \ARK|reg_f [32] = reg_plainText[32] $ (reg_keyIni[32])

	.dataa(reg_plainText[32]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[32]),
	.cin(gnd),
	.combout(\ARK|reg_f [32]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[32] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y42_N5
dffeas \ARK|outAddRoundKey[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [32]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[32] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N12
cycloneiv_lcell_comb \MC|c_out[4][0]~50 (
// Equation(s):
// \MC|c_out[4][0]~50_combout  = \SR|outShiftRows [39] $ (\SR|outShiftRows [7] $ (\SR|outShiftRows [0] $ (\SR|outShiftRows [96])))

	.dataa(\SR|outShiftRows [39]),
	.datab(\SR|outShiftRows [7]),
	.datac(\SR|outShiftRows [0]),
	.datad(\SR|outShiftRows [96]),
	.cin(gnd),
	.combout(\MC|c_out[4][0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[4][0]~50 .lut_mask = 16'h6996;
defparam \MC|c_out[4][0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N2
cycloneiv_lcell_comb \MC|c_out[4][0] (
// Equation(s):
// \MC|c_out[4][0]~combout  = \SR|outShiftRows [64] $ (\MC|c_out[4][0]~50_combout )

	.dataa(\SR|outShiftRows [64]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|c_out[4][0]~50_combout ),
	.cin(gnd),
	.combout(\MC|c_out[4][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[4][0] .lut_mask = 16'h55AA;
defparam \MC|c_out[4][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y36_N3
dffeas \MC|outMixColumns[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[4][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [32]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[32] .is_wysiwyg = "true";
defparam \MC|outMixColumns[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y42_N24
cycloneiv_lcell_comb \ARK2|reg_f[32] (
// Equation(s):
// \ARK2|reg_f [32] = reg_keyIni[32] $ (\MC|outMixColumns [32])

	.dataa(reg_keyIni[32]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [32]),
	.cin(gnd),
	.combout(\ARK2|reg_f [32]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[32] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y42_N25
dffeas \ARK2|outAddRoundKey[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [32]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[32] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y42_N22
cycloneiv_lcell_comb \outMuxInicio[32]~88 (
// Equation(s):
// \outMuxInicio[32]~88_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [32]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [32]))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK|outAddRoundKey [32]),
	.datad(\ARK2|outAddRoundKey [32]),
	.cin(gnd),
	.combout(\outMuxInicio[32]~88_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[32]~88 .lut_mask = 16'hFC30;
defparam \outMuxInicio[32]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N1
cycloneiv_io_ibuf \keyIni[33]~input (
	.i(keyIni[33]),
	.ibar(gnd),
	.o(\keyIni[33]~input_o ));
// synopsys translate_off
defparam \keyIni[33]~input .bus_hold = "false";
defparam \keyIni[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y43_N26
cycloneiv_lcell_comb \reg_keyIni[33]~feeder (
// Equation(s):
// \reg_keyIni[33]~feeder_combout  = \keyIni[33]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[33]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[33]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y43_N27
dffeas \reg_keyIni[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[33]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[33] .is_wysiwyg = "true";
defparam \reg_keyIni[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y43_N4
cycloneiv_lcell_comb \ARK|reg_f[33] (
// Equation(s):
// \ARK|reg_f [33] = reg_plainText[33] $ (reg_keyIni[33])

	.dataa(reg_plainText[33]),
	.datab(gnd),
	.datac(reg_keyIni[33]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [33]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[33] .lut_mask = 16'h5A5A;
defparam \ARK|reg_f[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y43_N5
dffeas \ARK|outAddRoundKey[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [33]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[33] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[33] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y31_N8
cycloneiv_io_ibuf \plainText[56]~input (
	.i(plainText[56]),
	.ibar(gnd),
	.o(\plainText[56]~input_o ));
// synopsys translate_off
defparam \plainText[56]~input .bus_hold = "false";
defparam \plainText[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N10
cycloneiv_lcell_comb \reg_plainText[56]~feeder (
// Equation(s):
// \reg_plainText[56]~feeder_combout  = \plainText[56]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[56]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[56]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y35_N11
dffeas \reg_plainText[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[56]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[56] .is_wysiwyg = "true";
defparam \reg_plainText[56] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y8_N8
cycloneiv_io_ibuf \keyIni[56]~input (
	.i(keyIni[56]),
	.ibar(gnd),
	.o(\keyIni[56]~input_o ));
// synopsys translate_off
defparam \keyIni[56]~input .bus_hold = "false";
defparam \keyIni[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N28
cycloneiv_lcell_comb \reg_keyIni[56]~feeder (
// Equation(s):
// \reg_keyIni[56]~feeder_combout  = \keyIni[56]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[56]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[56]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y35_N29
dffeas \reg_keyIni[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[56]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[56] .is_wysiwyg = "true";
defparam \reg_keyIni[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N22
cycloneiv_lcell_comb \ARK|reg_f[56] (
// Equation(s):
// \ARK|reg_f [56] = reg_plainText[56] $ (reg_keyIni[56])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[56]),
	.datad(reg_keyIni[56]),
	.cin(gnd),
	.combout(\ARK|reg_f [56]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[56] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[56] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N23
dffeas \ARK|outAddRoundKey[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [56]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [56]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[56] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[56] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X97_Y0_N8
cycloneiv_io_ibuf \plainText[0]~input (
	.i(plainText[0]),
	.ibar(gnd),
	.o(\plainText[0]~input_o ));
// synopsys translate_off
defparam \plainText[0]~input .bus_hold = "false";
defparam \plainText[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N10
cycloneiv_lcell_comb \reg_plainText[0]~feeder (
// Equation(s):
// \reg_plainText[0]~feeder_combout  = \plainText[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[0]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[0]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y32_N11
dffeas \reg_plainText[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[0] .is_wysiwyg = "true";
defparam \reg_plainText[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N18
cycloneiv_lcell_comb \ARK|reg_f[0] (
// Equation(s):
// \ARK|reg_f [0] = reg_keyIni[0] $ (reg_plainText[0])

	.dataa(gnd),
	.datab(reg_keyIni[0]),
	.datac(gnd),
	.datad(reg_plainText[0]),
	.cin(gnd),
	.combout(\ARK|reg_f [0]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[0] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y32_N19
dffeas \ARK|outAddRoundKey[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[0] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N16
cycloneiv_lcell_comb \outMuxInicio[0]~112 (
// Equation(s):
// \outMuxInicio[0]~112_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [0]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [0]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [0]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [0]),
	.cin(gnd),
	.combout(\outMuxInicio[0]~112_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[0]~112 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[0]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N1
cycloneiv_io_ibuf \keyIni[1]~input (
	.i(keyIni[1]),
	.ibar(gnd),
	.o(\keyIni[1]~input_o ));
// synopsys translate_off
defparam \keyIni[1]~input .bus_hold = "false";
defparam \keyIni[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y32_N25
dffeas \reg_keyIni[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[1] .is_wysiwyg = "true";
defparam \reg_keyIni[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X99_Y0_N8
cycloneiv_io_ibuf \plainText[1]~input (
	.i(plainText[1]),
	.ibar(gnd),
	.o(\plainText[1]~input_o ));
// synopsys translate_off
defparam \plainText[1]~input .bus_hold = "false";
defparam \plainText[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N24
cycloneiv_lcell_comb \reg_plainText[1]~feeder (
// Equation(s):
// \reg_plainText[1]~feeder_combout  = \plainText[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[1]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[1]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y32_N25
dffeas \reg_plainText[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[1] .is_wysiwyg = "true";
defparam \reg_plainText[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N2
cycloneiv_lcell_comb \ARK|reg_f[1] (
// Equation(s):
// \ARK|reg_f [1] = reg_keyIni[1] $ (reg_plainText[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[1]),
	.datad(reg_plainText[1]),
	.cin(gnd),
	.combout(\ARK|reg_f [1]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[1] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y32_N3
dffeas \ARK|outAddRoundKey[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[1] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N15
cycloneiv_io_ibuf \plainText[49]~input (
	.i(plainText[49]),
	.ibar(gnd),
	.o(\plainText[49]~input_o ));
// synopsys translate_off
defparam \plainText[49]~input .bus_hold = "false";
defparam \plainText[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N24
cycloneiv_lcell_comb \reg_plainText[49]~feeder (
// Equation(s):
// \reg_plainText[49]~feeder_combout  = \plainText[49]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[49]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[49]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N25
dffeas \reg_plainText[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[49]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[49] .is_wysiwyg = "true";
defparam \reg_plainText[49] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N1
cycloneiv_io_ibuf \keyIni[49]~input (
	.i(keyIni[49]),
	.ibar(gnd),
	.o(\keyIni[49]~input_o ));
// synopsys translate_off
defparam \keyIni[49]~input .bus_hold = "false";
defparam \keyIni[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N6
cycloneiv_lcell_comb \reg_keyIni[49]~feeder (
// Equation(s):
// \reg_keyIni[49]~feeder_combout  = \keyIni[49]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[49]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[49]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y42_N7
dffeas \reg_keyIni[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[49]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[49] .is_wysiwyg = "true";
defparam \reg_keyIni[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N8
cycloneiv_lcell_comb \ARK|reg_f[49] (
// Equation(s):
// \ARK|reg_f [49] = reg_plainText[49] $ (reg_keyIni[49])

	.dataa(gnd),
	.datab(reg_plainText[49]),
	.datac(gnd),
	.datad(reg_keyIni[49]),
	.cin(gnd),
	.combout(\ARK|reg_f [49]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[49] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N9
dffeas \ARK|outAddRoundKey[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [49]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [49]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[49] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[49] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N15
cycloneiv_io_ibuf \keyIni[17]~input (
	.i(keyIni[17]),
	.ibar(gnd),
	.o(\keyIni[17]~input_o ));
// synopsys translate_off
defparam \keyIni[17]~input .bus_hold = "false";
defparam \keyIni[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \reg_keyIni[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[17]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[17] .is_wysiwyg = "true";
defparam \reg_keyIni[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneiv_lcell_comb \ARK|reg_f[17] (
// Equation(s):
// \ARK|reg_f [17] = reg_plainText[17] $ (reg_keyIni[17])

	.dataa(reg_plainText[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[17]),
	.cin(gnd),
	.combout(\ARK|reg_f [17]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[17] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N15
dffeas \ARK|outAddRoundKey[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[17] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneiv_lcell_comb \outMuxInicio[17]~49 (
// Equation(s):
// \outMuxInicio[17]~49_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [17])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [17])))

	.dataa(\ARK2|outAddRoundKey [17]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [17]),
	.cin(gnd),
	.combout(\outMuxInicio[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[17]~49 .lut_mask = 16'hAFA0;
defparam \outMuxInicio[17]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N1
cycloneiv_io_ibuf \keyIni[75]~input (
	.i(keyIni[75]),
	.ibar(gnd),
	.o(\keyIni[75]~input_o ));
// synopsys translate_off
defparam \keyIni[75]~input .bus_hold = "false";
defparam \keyIni[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N28
cycloneiv_lcell_comb \reg_keyIni[75]~feeder (
// Equation(s):
// \reg_keyIni[75]~feeder_combout  = \keyIni[75]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[75]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[75]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[75]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[75]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N29
dffeas \reg_keyIni[75] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[75]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[75]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[75] .is_wysiwyg = "true";
defparam \reg_keyIni[75] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N22
cycloneiv_io_ibuf \plainText[75]~input (
	.i(plainText[75]),
	.ibar(gnd),
	.o(\plainText[75]~input_o ));
// synopsys translate_off
defparam \plainText[75]~input .bus_hold = "false";
defparam \plainText[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y33_N3
dffeas \reg_plainText[75] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[75]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[75]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[75] .is_wysiwyg = "true";
defparam \reg_plainText[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N24
cycloneiv_lcell_comb \ARK|reg_f[75] (
// Equation(s):
// \ARK|reg_f [75] = reg_keyIni[75] $ (reg_plainText[75])

	.dataa(gnd),
	.datab(reg_keyIni[75]),
	.datac(gnd),
	.datad(reg_plainText[75]),
	.cin(gnd),
	.combout(\ARK|reg_f [75]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[75] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[75] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N25
dffeas \ARK|outAddRoundKey[75] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [75]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [75]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[75] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[75] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X90_Y0_N1
cycloneiv_io_ibuf \plainText[57]~input (
	.i(plainText[57]),
	.ibar(gnd),
	.o(\plainText[57]~input_o ));
// synopsys translate_off
defparam \plainText[57]~input .bus_hold = "false";
defparam \plainText[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y32_N26
cycloneiv_lcell_comb \reg_plainText[57]~feeder (
// Equation(s):
// \reg_plainText[57]~feeder_combout  = \plainText[57]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[57]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[57]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y32_N27
dffeas \reg_plainText[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[57]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[57] .is_wysiwyg = "true";
defparam \reg_plainText[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N26
cycloneiv_lcell_comb \ARK|reg_f[57] (
// Equation(s):
// \ARK|reg_f [57] = reg_keyIni[57] $ (reg_plainText[57])

	.dataa(reg_keyIni[57]),
	.datab(gnd),
	.datac(reg_plainText[57]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [57]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[57] .lut_mask = 16'h5A5A;
defparam \ARK|reg_f[57] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N27
dffeas \ARK|outAddRoundKey[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [57]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [57]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[57] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[57] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N8
cycloneiv_io_ibuf \keyIni[57]~input (
	.i(keyIni[57]),
	.ibar(gnd),
	.o(\keyIni[57]~input_o ));
// synopsys translate_off
defparam \keyIni[57]~input .bus_hold = "false";
defparam \keyIni[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N22
cycloneiv_lcell_comb \reg_keyIni[57]~feeder (
// Equation(s):
// \reg_keyIni[57]~feeder_combout  = \keyIni[57]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[57]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[57]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N23
dffeas \reg_keyIni[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[57]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[57] .is_wysiwyg = "true";
defparam \reg_keyIni[57] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y62_N8
cycloneiv_io_ibuf \keyIni[82]~input (
	.i(keyIni[82]),
	.ibar(gnd),
	.o(\keyIni[82]~input_o ));
// synopsys translate_off
defparam \keyIni[82]~input .bus_hold = "false";
defparam \keyIni[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y42_N20
cycloneiv_lcell_comb \reg_keyIni[82]~feeder (
// Equation(s):
// \reg_keyIni[82]~feeder_combout  = \keyIni[82]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[82]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[82]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y42_N21
dffeas \reg_keyIni[82] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[82]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[82] .is_wysiwyg = "true";
defparam \reg_keyIni[82] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y50_N1
cycloneiv_io_ibuf \plainText[82]~input (
	.i(plainText[82]),
	.ibar(gnd),
	.o(\plainText[82]~input_o ));
// synopsys translate_off
defparam \plainText[82]~input .bus_hold = "false";
defparam \plainText[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X93_Y42_N3
dffeas \reg_plainText[82] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[82]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[82]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[82] .is_wysiwyg = "true";
defparam \reg_plainText[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y42_N30
cycloneiv_lcell_comb \ARK|reg_f[82] (
// Equation(s):
// \ARK|reg_f [82] = reg_keyIni[82] $ (reg_plainText[82])

	.dataa(gnd),
	.datab(reg_keyIni[82]),
	.datac(gnd),
	.datad(reg_plainText[82]),
	.cin(gnd),
	.combout(\ARK|reg_f [82]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[82] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[82] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y42_N31
dffeas \ARK|outAddRoundKey[82] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [82]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [82]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[82] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[82] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N22
cycloneiv_io_ibuf \plainText[26]~input (
	.i(plainText[26]),
	.ibar(gnd),
	.o(\plainText[26]~input_o ));
// synopsys translate_off
defparam \plainText[26]~input .bus_hold = "false";
defparam \plainText[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X98_Y40_N11
dffeas \reg_plainText[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[26]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[26] .is_wysiwyg = "true";
defparam \reg_plainText[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y91_N22
cycloneiv_io_ibuf \keyIni[26]~input (
	.i(keyIni[26]),
	.ibar(gnd),
	.o(\keyIni[26]~input_o ));
// synopsys translate_off
defparam \keyIni[26]~input .bus_hold = "false";
defparam \keyIni[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X98_Y40_N5
dffeas \reg_keyIni[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[26]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[26] .is_wysiwyg = "true";
defparam \reg_keyIni[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y40_N26
cycloneiv_lcell_comb \ARK|reg_f[26] (
// Equation(s):
// \ARK|reg_f [26] = reg_plainText[26] $ (reg_keyIni[26])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[26]),
	.datad(reg_keyIni[26]),
	.cin(gnd),
	.combout(\ARK|reg_f [26]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[26] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y40_N27
dffeas \ARK|outAddRoundKey[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[26] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y84_N8
cycloneiv_io_ibuf \plainText[121]~input (
	.i(plainText[121]),
	.ibar(gnd),
	.o(\plainText[121]~input_o ));
// synopsys translate_off
defparam \plainText[121]~input .bus_hold = "false";
defparam \plainText[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y40_N30
cycloneiv_lcell_comb \reg_plainText[121]~feeder (
// Equation(s):
// \reg_plainText[121]~feeder_combout  = \plainText[121]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[121]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[121]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[121]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[121]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y40_N31
dffeas \reg_plainText[121] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[121]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[121]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[121] .is_wysiwyg = "true";
defparam \reg_plainText[121] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y56_N1
cycloneiv_io_ibuf \keyIni[121]~input (
	.i(keyIni[121]),
	.ibar(gnd),
	.o(\keyIni[121]~input_o ));
// synopsys translate_off
defparam \keyIni[121]~input .bus_hold = "false";
defparam \keyIni[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y40_N0
cycloneiv_lcell_comb \reg_keyIni[121]~feeder (
// Equation(s):
// \reg_keyIni[121]~feeder_combout  = \keyIni[121]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[121]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[121]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[121]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[121]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y40_N1
dffeas \reg_keyIni[121] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[121]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[121]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[121] .is_wysiwyg = "true";
defparam \reg_keyIni[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y40_N16
cycloneiv_lcell_comb \ARK|reg_f[121] (
// Equation(s):
// \ARK|reg_f [121] = reg_plainText[121] $ (reg_keyIni[121])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[121]),
	.datad(reg_keyIni[121]),
	.cin(gnd),
	.combout(\ARK|reg_f [121]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[121] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[121] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y40_N17
dffeas \ARK|outAddRoundKey[121] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [121]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [121]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[121] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[121] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N15
cycloneiv_io_ibuf \plainText[42]~input (
	.i(plainText[42]),
	.ibar(gnd),
	.o(\plainText[42]~input_o ));
// synopsys translate_off
defparam \plainText[42]~input .bus_hold = "false";
defparam \plainText[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneiv_lcell_comb \reg_plainText[42]~feeder (
// Equation(s):
// \reg_plainText[42]~feeder_combout  = \plainText[42]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[42]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[42]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N31
dffeas \reg_plainText[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[42]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[42] .is_wysiwyg = "true";
defparam \reg_plainText[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneiv_lcell_comb \ARK|reg_f[42] (
// Equation(s):
// \ARK|reg_f [42] = reg_keyIni[42] $ (reg_plainText[42])

	.dataa(reg_keyIni[42]),
	.datab(gnd),
	.datac(reg_plainText[42]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [42]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[42] .lut_mask = 16'h5A5A;
defparam \ARK|reg_f[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N7
dffeas \ARK|outAddRoundKey[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [42]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[42] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneiv_lcell_comb \outMuxInicio[42]~122 (
// Equation(s):
// \outMuxInicio[42]~122_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [42])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [42])))

	.dataa(\ARK2|outAddRoundKey [42]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [42]),
	.cin(gnd),
	.combout(\outMuxInicio[42]~122_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[42]~122 .lut_mask = 16'hAFA0;
defparam \outMuxInicio[42]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y91_N22
cycloneiv_io_ibuf \keyIni[19]~input (
	.i(keyIni[19]),
	.ibar(gnd),
	.o(\keyIni[19]~input_o ));
// synopsys translate_off
defparam \keyIni[19]~input .bus_hold = "false";
defparam \keyIni[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneiv_lcell_comb \reg_keyIni[19]~feeder (
// Equation(s):
// \reg_keyIni[19]~feeder_combout  = \keyIni[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[19]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[19]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N25
dffeas \reg_keyIni[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[19]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[19] .is_wysiwyg = "true";
defparam \reg_keyIni[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneiv_lcell_comb \ARK|reg_f[19] (
// Equation(s):
// \ARK|reg_f [19] = reg_plainText[19] $ (reg_keyIni[19])

	.dataa(reg_plainText[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[19]),
	.cin(gnd),
	.combout(\ARK|reg_f [19]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[19] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \ARK|outAddRoundKey[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[19] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y76_N1
cycloneiv_io_ibuf \plainText[34]~input (
	.i(plainText[34]),
	.ibar(gnd),
	.o(\plainText[34]~input_o ));
// synopsys translate_off
defparam \plainText[34]~input .bus_hold = "false";
defparam \plainText[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X96_Y42_N26
cycloneiv_lcell_comb \reg_plainText[34]~feeder (
// Equation(s):
// \reg_plainText[34]~feeder_combout  = \plainText[34]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[34]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[34]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y42_N27
dffeas \reg_plainText[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[34]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[34] .is_wysiwyg = "true";
defparam \reg_plainText[34] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y65_N1
cycloneiv_io_ibuf \keyIni[34]~input (
	.i(keyIni[34]),
	.ibar(gnd),
	.o(\keyIni[34]~input_o ));
// synopsys translate_off
defparam \keyIni[34]~input .bus_hold = "false";
defparam \keyIni[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X96_Y42_N20
cycloneiv_lcell_comb \reg_keyIni[34]~feeder (
// Equation(s):
// \reg_keyIni[34]~feeder_combout  = \keyIni[34]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[34]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[34]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y42_N21
dffeas \reg_keyIni[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[34]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[34] .is_wysiwyg = "true";
defparam \reg_keyIni[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y42_N16
cycloneiv_lcell_comb \ARK|reg_f[34] (
// Equation(s):
// \ARK|reg_f [34] = reg_plainText[34] $ (reg_keyIni[34])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[34]),
	.datad(reg_keyIni[34]),
	.cin(gnd),
	.combout(\ARK|reg_f [34]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[34] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y42_N17
dffeas \ARK|outAddRoundKey[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [34]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[34] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[34] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N8
cycloneiv_io_ibuf \keyIni[11]~input (
	.i(keyIni[11]),
	.ibar(gnd),
	.o(\keyIni[11]~input_o ));
// synopsys translate_off
defparam \keyIni[11]~input .bus_hold = "false";
defparam \keyIni[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \reg_keyIni[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[11] .is_wysiwyg = "true";
defparam \reg_keyIni[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneiv_lcell_comb \ARK|reg_f[11] (
// Equation(s):
// \ARK|reg_f [11] = reg_plainText[11] $ (reg_keyIni[11])

	.dataa(reg_plainText[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[11]),
	.cin(gnd),
	.combout(\ARK|reg_f [11]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[11] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N9
dffeas \ARK|outAddRoundKey[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[11] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N22
cycloneiv_io_ibuf \plainText[20]~input (
	.i(plainText[20]),
	.ibar(gnd),
	.o(\plainText[20]~input_o ));
// synopsys translate_off
defparam \plainText[20]~input .bus_hold = "false";
defparam \plainText[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneiv_lcell_comb \reg_plainText[20]~feeder (
// Equation(s):
// \reg_plainText[20]~feeder_combout  = \plainText[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[20]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[20]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N13
dffeas \reg_plainText[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[20]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[20] .is_wysiwyg = "true";
defparam \reg_plainText[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneiv_lcell_comb \ARK|reg_f[20] (
// Equation(s):
// \ARK|reg_f [20] = reg_keyIni[20] $ (reg_plainText[20])

	.dataa(reg_keyIni[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_plainText[20]),
	.cin(gnd),
	.combout(\ARK|reg_f [20]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[20] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N23
dffeas \ARK|outAddRoundKey[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[20] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y91_N8
cycloneiv_io_ibuf \plainText[115]~input (
	.i(plainText[115]),
	.ibar(gnd),
	.o(\plainText[115]~input_o ));
// synopsys translate_off
defparam \plainText[115]~input .bus_hold = "false";
defparam \plainText[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneiv_lcell_comb \reg_plainText[115]~feeder (
// Equation(s):
// \reg_plainText[115]~feeder_combout  = \plainText[115]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[115]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[115]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[115]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[115]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N7
dffeas \reg_plainText[115] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[115]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[115]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[115] .is_wysiwyg = "true";
defparam \reg_plainText[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneiv_lcell_comb \ARK|reg_f[115] (
// Equation(s):
// \ARK|reg_f [115] = reg_keyIni[115] $ (reg_plainText[115])

	.dataa(reg_keyIni[115]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_plainText[115]),
	.cin(gnd),
	.combout(\ARK|reg_f [115]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[115] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[115] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N29
dffeas \ARK|outAddRoundKey[115] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [115]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [115]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[115] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneiv_lcell_comb \outMuxInicio[115]~75 (
// Equation(s):
// \outMuxInicio[115]~75_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [115])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [115])))

	.dataa(\ARK2|outAddRoundKey [115]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [115]),
	.cin(gnd),
	.combout(\outMuxInicio[115]~75_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[115]~75 .lut_mask = 16'hAFA0;
defparam \outMuxInicio[115]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N22
cycloneiv_io_ibuf \keyIni[116]~input (
	.i(keyIni[116]),
	.ibar(gnd),
	.o(\keyIni[116]~input_o ));
// synopsys translate_off
defparam \keyIni[116]~input .bus_hold = "false";
defparam \keyIni[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneiv_lcell_comb \reg_keyIni[116]~feeder (
// Equation(s):
// \reg_keyIni[116]~feeder_combout  = \keyIni[116]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[116]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[116]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[116]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[116]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N23
dffeas \reg_keyIni[116] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[116]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[116] .is_wysiwyg = "true";
defparam \reg_keyIni[116] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y91_N22
cycloneiv_io_ibuf \keyIni[117]~input (
	.i(keyIni[117]),
	.ibar(gnd),
	.o(\keyIni[117]~input_o ));
// synopsys translate_off
defparam \keyIni[117]~input .bus_hold = "false";
defparam \keyIni[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneiv_lcell_comb \reg_keyIni[117]~feeder (
// Equation(s):
// \reg_keyIni[117]~feeder_combout  = \keyIni[117]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[117]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[117]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[117]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[117]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N25
dffeas \reg_keyIni[117] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[117]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[117]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[117] .is_wysiwyg = "true";
defparam \reg_keyIni[117] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneiv_io_ibuf \plainText[117]~input (
	.i(plainText[117]),
	.ibar(gnd),
	.o(\plainText[117]~input_o ));
// synopsys translate_off
defparam \plainText[117]~input .bus_hold = "false";
defparam \plainText[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y42_N31
dffeas \reg_plainText[117] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[117]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[117]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[117] .is_wysiwyg = "true";
defparam \reg_plainText[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneiv_lcell_comb \ARK|reg_f[117] (
// Equation(s):
// \ARK|reg_f [117] = reg_keyIni[117] $ (reg_plainText[117])

	.dataa(gnd),
	.datab(reg_keyIni[117]),
	.datac(reg_plainText[117]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [117]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[117] .lut_mask = 16'h3C3C;
defparam \ARK|reg_f[117] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N25
dffeas \ARK|outAddRoundKey[117] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [117]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [117]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[117] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneiv_lcell_comb \outMuxInicio[117]~77 (
// Equation(s):
// \outMuxInicio[117]~77_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [117])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [117])))

	.dataa(\ARK2|outAddRoundKey [117]),
	.datab(\selInicio~input_o ),
	.datac(gnd),
	.datad(\ARK|outAddRoundKey [117]),
	.cin(gnd),
	.combout(\outMuxInicio[117]~77_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[117]~77 .lut_mask = 16'hBB88;
defparam \outMuxInicio[117]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X70_Y91_N8
cycloneiv_io_ibuf \keyIni[118]~input (
	.i(keyIni[118]),
	.ibar(gnd),
	.o(\keyIni[118]~input_o ));
// synopsys translate_off
defparam \keyIni[118]~input .bus_hold = "false";
defparam \keyIni[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N18
cycloneiv_lcell_comb \reg_keyIni[118]~feeder (
// Equation(s):
// \reg_keyIni[118]~feeder_combout  = \keyIni[118]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[118]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[118]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[118]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[118]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N19
dffeas \reg_keyIni[118] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[118]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[118] .is_wysiwyg = "true";
defparam \reg_keyIni[118] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N15
cycloneiv_io_ibuf \plainText[119]~input (
	.i(plainText[119]),
	.ibar(gnd),
	.o(\plainText[119]~input_o ));
// synopsys translate_off
defparam \plainText[119]~input .bus_hold = "false";
defparam \plainText[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneiv_lcell_comb \reg_plainText[119]~feeder (
// Equation(s):
// \reg_plainText[119]~feeder_combout  = \plainText[119]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[119]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[119]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[119]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[119]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N17
dffeas \reg_plainText[119] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[119]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[119]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[119] .is_wysiwyg = "true";
defparam \reg_plainText[119] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N22
cycloneiv_io_ibuf \keyIni[119]~input (
	.i(keyIni[119]),
	.ibar(gnd),
	.o(\keyIni[119]~input_o ));
// synopsys translate_off
defparam \keyIni[119]~input .bus_hold = "false";
defparam \keyIni[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y42_N15
dffeas \reg_keyIni[119] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[119]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[119]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[119] .is_wysiwyg = "true";
defparam \reg_keyIni[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneiv_lcell_comb \ARK|reg_f[119] (
// Equation(s):
// \ARK|reg_f [119] = reg_plainText[119] $ (reg_keyIni[119])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[119]),
	.datad(reg_keyIni[119]),
	.cin(gnd),
	.combout(\ARK|reg_f [119]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[119] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[119] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N21
dffeas \ARK|outAddRoundKey[119] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [119]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [119]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[119] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[119] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y91_N22
cycloneiv_io_ibuf \plainText[76]~input (
	.i(plainText[76]),
	.ibar(gnd),
	.o(\plainText[76]~input_o ));
// synopsys translate_off
defparam \plainText[76]~input .bus_hold = "false";
defparam \plainText[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \reg_plainText[76] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[76]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[76]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[76] .is_wysiwyg = "true";
defparam \reg_plainText[76] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y91_N15
cycloneiv_io_ibuf \keyIni[76]~input (
	.i(keyIni[76]),
	.ibar(gnd),
	.o(\keyIni[76]~input_o ));
// synopsys translate_off
defparam \keyIni[76]~input .bus_hold = "false";
defparam \keyIni[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneiv_lcell_comb \reg_keyIni[76]~feeder (
// Equation(s):
// \reg_keyIni[76]~feeder_combout  = \keyIni[76]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[76]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[76]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N7
dffeas \reg_keyIni[76] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[76]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[76] .is_wysiwyg = "true";
defparam \reg_keyIni[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneiv_lcell_comb \ARK|reg_f[76] (
// Equation(s):
// \ARK|reg_f [76] = reg_plainText[76] $ (reg_keyIni[76])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[76]),
	.datad(reg_keyIni[76]),
	.cin(gnd),
	.combout(\ARK|reg_f [76]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[76] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[76] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N21
dffeas \ARK|outAddRoundKey[76] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [76]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [76]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[76] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneiv_lcell_comb \outMuxInicio[76]~68 (
// Equation(s):
// \outMuxInicio[76]~68_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [76])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [76])))

	.dataa(\ARK2|outAddRoundKey [76]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [76]),
	.cin(gnd),
	.combout(\outMuxInicio[76]~68_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[76]~68 .lut_mask = 16'hAFA0;
defparam \outMuxInicio[76]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N22
cycloneiv_io_ibuf \plainText[77]~input (
	.i(plainText[77]),
	.ibar(gnd),
	.o(\plainText[77]~input_o ));
// synopsys translate_off
defparam \plainText[77]~input .bus_hold = "false";
defparam \plainText[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y32_N11
dffeas \reg_plainText[77] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[77]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[77]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[77] .is_wysiwyg = "true";
defparam \reg_plainText[77] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
cycloneiv_io_ibuf \keyIni[77]~input (
	.i(keyIni[77]),
	.ibar(gnd),
	.o(\keyIni[77]~input_o ));
// synopsys translate_off
defparam \keyIni[77]~input .bus_hold = "false";
defparam \keyIni[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneiv_lcell_comb \reg_keyIni[77]~feeder (
// Equation(s):
// \reg_keyIni[77]~feeder_combout  = \keyIni[77]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[77]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[77]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[77]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[77]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N27
dffeas \reg_keyIni[77] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[77]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[77]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[77] .is_wysiwyg = "true";
defparam \reg_keyIni[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneiv_lcell_comb \ARK|reg_f[77] (
// Equation(s):
// \ARK|reg_f [77] = reg_plainText[77] $ (reg_keyIni[77])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[77]),
	.datad(reg_keyIni[77]),
	.cin(gnd),
	.combout(\ARK|reg_f [77]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[77] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[77] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \ARK|outAddRoundKey[77] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [77]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [77]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[77] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[77] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneiv_io_ibuf \keyIni[107]~input (
	.i(keyIni[107]),
	.ibar(gnd),
	.o(\keyIni[107]~input_o ));
// synopsys translate_off
defparam \keyIni[107]~input .bus_hold = "false";
defparam \keyIni[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneiv_lcell_comb \reg_keyIni[107]~feeder (
// Equation(s):
// \reg_keyIni[107]~feeder_combout  = \keyIni[107]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[107]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[107]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[107]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[107]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \reg_keyIni[107] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[107]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[107]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[107] .is_wysiwyg = "true";
defparam \reg_keyIni[107] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneiv_io_ibuf \plainText[70]~input (
	.i(plainText[70]),
	.ibar(gnd),
	.o(\plainText[70]~input_o ));
// synopsys translate_off
defparam \plainText[70]~input .bus_hold = "false";
defparam \plainText[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y32_N4
cycloneiv_lcell_comb \reg_plainText[70]~feeder (
// Equation(s):
// \reg_plainText[70]~feeder_combout  = \plainText[70]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[70]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[70]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y32_N5
dffeas \reg_plainText[70] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[70]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[70] .is_wysiwyg = "true";
defparam \reg_plainText[70] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N8
cycloneiv_io_ibuf \keyIni[70]~input (
	.i(keyIni[70]),
	.ibar(gnd),
	.o(\keyIni[70]~input_o ));
// synopsys translate_off
defparam \keyIni[70]~input .bus_hold = "false";
defparam \keyIni[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N22
cycloneiv_lcell_comb \reg_keyIni[70]~feeder (
// Equation(s):
// \reg_keyIni[70]~feeder_combout  = \keyIni[70]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[70]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[70]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N23
dffeas \reg_keyIni[70] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[70]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[70] .is_wysiwyg = "true";
defparam \reg_keyIni[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y32_N18
cycloneiv_lcell_comb \ARK|reg_f[70] (
// Equation(s):
// \ARK|reg_f [70] = reg_plainText[70] $ (reg_keyIni[70])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[70]),
	.datad(reg_keyIni[70]),
	.cin(gnd),
	.combout(\ARK|reg_f [70]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[70] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[70] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y32_N19
dffeas \ARK|outAddRoundKey[70] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [70]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [70]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[70] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[70] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X75_Y91_N8
cycloneiv_io_ibuf \keyIni[50]~input (
	.i(keyIni[50]),
	.ibar(gnd),
	.o(\keyIni[50]~input_o ));
// synopsys translate_off
defparam \keyIni[50]~input .bus_hold = "false";
defparam \keyIni[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N4
cycloneiv_lcell_comb \reg_keyIni[50]~feeder (
// Equation(s):
// \reg_keyIni[50]~feeder_combout  = \keyIni[50]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[50]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[50]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N5
dffeas \reg_keyIni[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[50]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[50] .is_wysiwyg = "true";
defparam \reg_keyIni[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N22
cycloneiv_lcell_comb \ARK|reg_f[50] (
// Equation(s):
// \ARK|reg_f [50] = reg_plainText[50] $ (reg_keyIni[50])

	.dataa(reg_plainText[50]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[50]),
	.cin(gnd),
	.combout(\ARK|reg_f [50]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[50] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N23
dffeas \ARK|outAddRoundKey[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [50]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [50]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[50] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[50] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N8
cycloneiv_io_ibuf \keyIni[71]~input (
	.i(keyIni[71]),
	.ibar(gnd),
	.o(\keyIni[71]~input_o ));
// synopsys translate_off
defparam \keyIni[71]~input .bus_hold = "false";
defparam \keyIni[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y32_N29
dffeas \reg_keyIni[71] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[71]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[71]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[71] .is_wysiwyg = "true";
defparam \reg_keyIni[71] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N15
cycloneiv_io_ibuf \keyIni[51]~input (
	.i(keyIni[51]),
	.ibar(gnd),
	.o(\keyIni[51]~input_o ));
// synopsys translate_off
defparam \keyIni[51]~input .bus_hold = "false";
defparam \keyIni[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneiv_lcell_comb \reg_keyIni[51]~feeder (
// Equation(s):
// \reg_keyIni[51]~feeder_combout  = \keyIni[51]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[51]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[51]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N5
dffeas \reg_keyIni[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[51]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[51] .is_wysiwyg = "true";
defparam \reg_keyIni[51] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N15
cycloneiv_io_ibuf \plainText[51]~input (
	.i(plainText[51]),
	.ibar(gnd),
	.o(\plainText[51]~input_o ));
// synopsys translate_off
defparam \plainText[51]~input .bus_hold = "false";
defparam \plainText[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y32_N7
dffeas \reg_plainText[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[51]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[51]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[51] .is_wysiwyg = "true";
defparam \reg_plainText[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneiv_lcell_comb \ARK|reg_f[51] (
// Equation(s):
// \ARK|reg_f [51] = reg_keyIni[51] $ (reg_plainText[51])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[51]),
	.datad(reg_plainText[51]),
	.cin(gnd),
	.combout(\ARK|reg_f [51]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[51] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N1
dffeas \ARK|outAddRoundKey[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [51]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [51]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[51] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[51] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y91_N1
cycloneiv_io_ibuf \keyIni[27]~input (
	.i(keyIni[27]),
	.ibar(gnd),
	.o(\keyIni[27]~input_o ));
// synopsys translate_off
defparam \keyIni[27]~input .bus_hold = "false";
defparam \keyIni[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y40_N18
cycloneiv_lcell_comb \reg_keyIni[27]~feeder (
// Equation(s):
// \reg_keyIni[27]~feeder_combout  = \keyIni[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[27]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[27]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y40_N19
dffeas \reg_keyIni[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[27]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[27] .is_wysiwyg = "true";
defparam \reg_keyIni[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X90_Y91_N15
cycloneiv_io_ibuf \plainText[83]~input (
	.i(plainText[83]),
	.ibar(gnd),
	.o(\plainText[83]~input_o ));
// synopsys translate_off
defparam \plainText[83]~input .bus_hold = "false";
defparam \plainText[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X91_Y42_N24
cycloneiv_lcell_comb \reg_plainText[83]~feeder (
// Equation(s):
// \reg_plainText[83]~feeder_combout  = \plainText[83]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[83]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[83]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[83]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[83]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y42_N25
dffeas \reg_plainText[83] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[83]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[83]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[83] .is_wysiwyg = "true";
defparam \reg_plainText[83] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y65_N8
cycloneiv_io_ibuf \keyIni[83]~input (
	.i(keyIni[83]),
	.ibar(gnd),
	.o(\keyIni[83]~input_o ));
// synopsys translate_off
defparam \keyIni[83]~input .bus_hold = "false";
defparam \keyIni[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N4
cycloneiv_lcell_comb \reg_keyIni[83]~feeder (
// Equation(s):
// \reg_keyIni[83]~feeder_combout  = \keyIni[83]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[83]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[83]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[83]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[83]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y42_N5
dffeas \reg_keyIni[83] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[83]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[83]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[83] .is_wysiwyg = "true";
defparam \reg_keyIni[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y42_N26
cycloneiv_lcell_comb \ARK|reg_f[83] (
// Equation(s):
// \ARK|reg_f [83] = reg_plainText[83] $ (reg_keyIni[83])

	.dataa(gnd),
	.datab(reg_plainText[83]),
	.datac(gnd),
	.datad(reg_keyIni[83]),
	.cin(gnd),
	.combout(\ARK|reg_f [83]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[83] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[83] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y42_N27
dffeas \ARK|outAddRoundKey[83] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [83]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [83]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[83] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[83] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X101_Y91_N1
cycloneiv_io_ibuf \plainText[28]~input (
	.i(plainText[28]),
	.ibar(gnd),
	.o(\plainText[28]~input_o ));
// synopsys translate_off
defparam \plainText[28]~input .bus_hold = "false";
defparam \plainText[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y40_N1
dffeas \reg_plainText[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[28]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[28] .is_wysiwyg = "true";
defparam \reg_plainText[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N1
cycloneiv_io_ibuf \keyIni[28]~input (
	.i(keyIni[28]),
	.ibar(gnd),
	.o(\keyIni[28]~input_o ));
// synopsys translate_off
defparam \keyIni[28]~input .bus_hold = "false";
defparam \keyIni[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X98_Y40_N7
dffeas \reg_keyIni[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[28]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[28] .is_wysiwyg = "true";
defparam \reg_keyIni[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y40_N22
cycloneiv_lcell_comb \ARK|reg_f[28] (
// Equation(s):
// \ARK|reg_f [28] = reg_plainText[28] $ (reg_keyIni[28])

	.dataa(gnd),
	.datab(reg_plainText[28]),
	.datac(gnd),
	.datad(reg_keyIni[28]),
	.cin(gnd),
	.combout(\ARK|reg_f [28]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[28] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y40_N23
dffeas \ARK|outAddRoundKey[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[28] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y59_N8
cycloneiv_io_ibuf \plainText[123]~input (
	.i(plainText[123]),
	.ibar(gnd),
	.o(\plainText[123]~input_o ));
// synopsys translate_off
defparam \plainText[123]~input .bus_hold = "false";
defparam \plainText[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X98_Y39_N25
dffeas \reg_plainText[123] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[123]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[123]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[123] .is_wysiwyg = "true";
defparam \reg_plainText[123] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y59_N1
cycloneiv_io_ibuf \keyIni[123]~input (
	.i(keyIni[123]),
	.ibar(gnd),
	.o(\keyIni[123]~input_o ));
// synopsys translate_off
defparam \keyIni[123]~input .bus_hold = "false";
defparam \keyIni[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N20
cycloneiv_lcell_comb \reg_keyIni[123]~feeder (
// Equation(s):
// \reg_keyIni[123]~feeder_combout  = \keyIni[123]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[123]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[123]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[123]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[123]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y39_N21
dffeas \reg_keyIni[123] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[123]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[123]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[123] .is_wysiwyg = "true";
defparam \reg_keyIni[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N14
cycloneiv_lcell_comb \ARK|reg_f[123] (
// Equation(s):
// \ARK|reg_f [123] = reg_plainText[123] $ (reg_keyIni[123])

	.dataa(gnd),
	.datab(reg_plainText[123]),
	.datac(gnd),
	.datad(reg_keyIni[123]),
	.cin(gnd),
	.combout(\ARK|reg_f [123]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[123] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[123] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y39_N15
dffeas \ARK|outAddRoundKey[123] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [123]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [123]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[123] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[123] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N22
cycloneiv_io_ibuf \plainText[44]~input (
	.i(plainText[44]),
	.ibar(gnd),
	.o(\plainText[44]~input_o ));
// synopsys translate_off
defparam \plainText[44]~input .bus_hold = "false";
defparam \plainText[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N24
cycloneiv_lcell_comb \reg_plainText[44]~feeder (
// Equation(s):
// \reg_plainText[44]~feeder_combout  = \plainText[44]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[44]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[44]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N25
dffeas \reg_plainText[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[44]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[44] .is_wysiwyg = "true";
defparam \reg_plainText[44] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cycloneiv_io_ibuf \keyIni[44]~input (
	.i(keyIni[44]),
	.ibar(gnd),
	.o(\keyIni[44]~input_o ));
// synopsys translate_off
defparam \keyIni[44]~input .bus_hold = "false";
defparam \keyIni[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N0
cycloneiv_lcell_comb \reg_keyIni[44]~feeder (
// Equation(s):
// \reg_keyIni[44]~feeder_combout  = \keyIni[44]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[44]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[44]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N1
dffeas \reg_keyIni[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[44]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[44] .is_wysiwyg = "true";
defparam \reg_keyIni[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N26
cycloneiv_lcell_comb \ARK|reg_f[44] (
// Equation(s):
// \ARK|reg_f [44] = reg_plainText[44] $ (reg_keyIni[44])

	.dataa(gnd),
	.datab(reg_plainText[44]),
	.datac(gnd),
	.datad(reg_keyIni[44]),
	.cin(gnd),
	.combout(\ARK|reg_f [44]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[44] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N27
dffeas \ARK|outAddRoundKey[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [44]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[44] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[44] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y11_N1
cycloneiv_io_ibuf \plainText[58]~input (
	.i(plainText[58]),
	.ibar(gnd),
	.o(\plainText[58]~input_o ));
// synopsys translate_off
defparam \plainText[58]~input .bus_hold = "false";
defparam \plainText[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N14
cycloneiv_lcell_comb \reg_plainText[58]~feeder (
// Equation(s):
// \reg_plainText[58]~feeder_combout  = \plainText[58]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[58]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[58]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y35_N15
dffeas \reg_plainText[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[58]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[58] .is_wysiwyg = "true";
defparam \reg_plainText[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N22
cycloneiv_lcell_comb \ARK|reg_f[58] (
// Equation(s):
// \ARK|reg_f [58] = reg_keyIni[58] $ (reg_plainText[58])

	.dataa(reg_keyIni[58]),
	.datab(gnd),
	.datac(reg_plainText[58]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [58]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[58] .lut_mask = 16'h5A5A;
defparam \ARK|reg_f[58] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y35_N23
dffeas \ARK|outAddRoundKey[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [58]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [58]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[58] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[58] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneiv_io_ibuf \plainText[2]~input (
	.i(plainText[2]),
	.ibar(gnd),
	.o(\plainText[2]~input_o ));
// synopsys translate_off
defparam \plainText[2]~input .bus_hold = "false";
defparam \plainText[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N6
cycloneiv_lcell_comb \reg_plainText[2]~feeder (
// Equation(s):
// \reg_plainText[2]~feeder_combout  = \plainText[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[2]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[2]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N7
dffeas \reg_plainText[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[2] .is_wysiwyg = "true";
defparam \reg_plainText[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y32_N26
cycloneiv_lcell_comb \ARK|reg_f[2] (
// Equation(s):
// \ARK|reg_f [2] = reg_keyIni[2] $ (reg_plainText[2])

	.dataa(reg_keyIni[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_plainText[2]),
	.cin(gnd),
	.combout(\ARK|reg_f [2]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[2] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y32_N27
dffeas \ARK|outAddRoundKey[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[2] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y91_N1
cycloneiv_io_ibuf \keyIni[52]~input (
	.i(keyIni[52]),
	.ibar(gnd),
	.o(\keyIni[52]~input_o ));
// synopsys translate_off
defparam \keyIni[52]~input .bus_hold = "false";
defparam \keyIni[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N4
cycloneiv_lcell_comb \reg_keyIni[52]~feeder (
// Equation(s):
// \reg_keyIni[52]~feeder_combout  = \keyIni[52]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[52]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[52]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N5
dffeas \reg_keyIni[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[52]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[52] .is_wysiwyg = "true";
defparam \reg_keyIni[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N0
cycloneiv_lcell_comb \ARK|reg_f[52] (
// Equation(s):
// \ARK|reg_f [52] = reg_plainText[52] $ (reg_keyIni[52])

	.dataa(reg_plainText[52]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[52]),
	.cin(gnd),
	.combout(\ARK|reg_f [52]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[52] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[52] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N1
dffeas \ARK|outAddRoundKey[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [52]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [52]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[52] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[52] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N8
cycloneiv_io_ibuf \keyIni[78]~input (
	.i(keyIni[78]),
	.ibar(gnd),
	.o(\keyIni[78]~input_o ));
// synopsys translate_off
defparam \keyIni[78]~input .bus_hold = "false";
defparam \keyIni[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneiv_lcell_comb \reg_keyIni[78]~feeder (
// Equation(s):
// \reg_keyIni[78]~feeder_combout  = \keyIni[78]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[78]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[78]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \reg_keyIni[78] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[78]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[78] .is_wysiwyg = "true";
defparam \reg_keyIni[78] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cycloneiv_io_ibuf \keyIni[108]~input (
	.i(keyIni[108]),
	.ibar(gnd),
	.o(\keyIni[108]~input_o ));
// synopsys translate_off
defparam \keyIni[108]~input .bus_hold = "false";
defparam \keyIni[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y32_N3
dffeas \reg_keyIni[108] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[108]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[108]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[108] .is_wysiwyg = "true";
defparam \reg_keyIni[108] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y5_N8
cycloneiv_io_ibuf \plainText[59]~input (
	.i(plainText[59]),
	.ibar(gnd),
	.o(\plainText[59]~input_o ));
// synopsys translate_off
defparam \plainText[59]~input .bus_hold = "false";
defparam \plainText[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N12
cycloneiv_lcell_comb \reg_plainText[59]~feeder (
// Equation(s):
// \reg_plainText[59]~feeder_combout  = \plainText[59]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[59]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[59]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y35_N13
dffeas \reg_plainText[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[59]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[59] .is_wysiwyg = "true";
defparam \reg_plainText[59] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y23_N8
cycloneiv_io_ibuf \keyIni[59]~input (
	.i(keyIni[59]),
	.ibar(gnd),
	.o(\keyIni[59]~input_o ));
// synopsys translate_off
defparam \keyIni[59]~input .bus_hold = "false";
defparam \keyIni[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y35_N3
dffeas \reg_keyIni[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[59]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[59]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[59] .is_wysiwyg = "true";
defparam \reg_keyIni[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N26
cycloneiv_lcell_comb \ARK|reg_f[59] (
// Equation(s):
// \ARK|reg_f [59] = reg_plainText[59] $ (reg_keyIni[59])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[59]),
	.datad(reg_keyIni[59]),
	.cin(gnd),
	.combout(\ARK|reg_f [59]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[59] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[59] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N27
dffeas \ARK|outAddRoundKey[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [59]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [59]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[59] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[59] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y49_N8
cycloneiv_io_ibuf \plainText[85]~input (
	.i(plainText[85]),
	.ibar(gnd),
	.o(\plainText[85]~input_o ));
// synopsys translate_off
defparam \plainText[85]~input .bus_hold = "false";
defparam \plainText[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N20
cycloneiv_lcell_comb \reg_plainText[85]~feeder (
// Equation(s):
// \reg_plainText[85]~feeder_combout  = \plainText[85]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[85]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[85]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[85]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[85]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y42_N21
dffeas \reg_plainText[85] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[85]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[85]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[85] .is_wysiwyg = "true";
defparam \reg_plainText[85] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y61_N1
cycloneiv_io_ibuf \keyIni[85]~input (
	.i(keyIni[85]),
	.ibar(gnd),
	.o(\keyIni[85]~input_o ));
// synopsys translate_off
defparam \keyIni[85]~input .bus_hold = "false";
defparam \keyIni[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N10
cycloneiv_lcell_comb \reg_keyIni[85]~feeder (
// Equation(s):
// \reg_keyIni[85]~feeder_combout  = \keyIni[85]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[85]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[85]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[85]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[85]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y42_N11
dffeas \reg_keyIni[85] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[85]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[85]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[85] .is_wysiwyg = "true";
defparam \reg_keyIni[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N26
cycloneiv_lcell_comb \ARK|reg_f[85] (
// Equation(s):
// \ARK|reg_f [85] = reg_plainText[85] $ (reg_keyIni[85])

	.dataa(gnd),
	.datab(reg_plainText[85]),
	.datac(gnd),
	.datad(reg_keyIni[85]),
	.cin(gnd),
	.combout(\ARK|reg_f [85]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[85] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[85] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y42_N27
dffeas \ARK|outAddRoundKey[85] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [85]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [85]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[85] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[85] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y42_N8
cycloneiv_io_ibuf \plainText[36]~input (
	.i(plainText[36]),
	.ibar(gnd),
	.o(\plainText[36]~input_o ));
// synopsys translate_off
defparam \plainText[36]~input .bus_hold = "false";
defparam \plainText[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X96_Y42_N8
cycloneiv_lcell_comb \reg_plainText[36]~feeder (
// Equation(s):
// \reg_plainText[36]~feeder_combout  = \plainText[36]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[36]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[36]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y42_N9
dffeas \reg_plainText[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[36]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[36] .is_wysiwyg = "true";
defparam \reg_plainText[36] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y42_N1
cycloneiv_io_ibuf \keyIni[36]~input (
	.i(keyIni[36]),
	.ibar(gnd),
	.o(\keyIni[36]~input_o ));
// synopsys translate_off
defparam \keyIni[36]~input .bus_hold = "false";
defparam \keyIni[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X96_Y42_N19
dffeas \reg_keyIni[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[36]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[36]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[36] .is_wysiwyg = "true";
defparam \reg_keyIni[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y42_N28
cycloneiv_lcell_comb \ARK|reg_f[36] (
// Equation(s):
// \ARK|reg_f [36] = reg_plainText[36] $ (reg_keyIni[36])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[36]),
	.datad(reg_keyIni[36]),
	.cin(gnd),
	.combout(\ARK|reg_f [36]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[36] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[36] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y42_N29
dffeas \ARK|outAddRoundKey[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [36]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[36] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[36] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N8
cycloneiv_io_ibuf \plainText[13]~input (
	.i(plainText[13]),
	.ibar(gnd),
	.o(\plainText[13]~input_o ));
// synopsys translate_off
defparam \plainText[13]~input .bus_hold = "false";
defparam \plainText[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
cycloneiv_lcell_comb \reg_plainText[13]~feeder (
// Equation(s):
// \reg_plainText[13]~feeder_combout  = \plainText[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[13]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[13]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N5
dffeas \reg_plainText[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[13] .is_wysiwyg = "true";
defparam \reg_plainText[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N15
cycloneiv_io_ibuf \keyIni[13]~input (
	.i(keyIni[13]),
	.ibar(gnd),
	.o(\keyIni[13]~input_o ));
// synopsys translate_off
defparam \keyIni[13]~input .bus_hold = "false";
defparam \keyIni[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y32_N17
dffeas \reg_keyIni[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[13] .is_wysiwyg = "true";
defparam \reg_keyIni[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
cycloneiv_lcell_comb \ARK|reg_f[13] (
// Equation(s):
// \ARK|reg_f [13] = reg_plainText[13] $ (reg_keyIni[13])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[13]),
	.datad(reg_keyIni[13]),
	.cin(gnd),
	.combout(\ARK|reg_f [13]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[13] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N13
dffeas \ARK|outAddRoundKey[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[13] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
cycloneiv_lcell_comb \outMuxInicio[13]~21 (
// Equation(s):
// \outMuxInicio[13]~21_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [13])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [13])))

	.dataa(\ARK2|outAddRoundKey [13]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [13]),
	.cin(gnd),
	.combout(\outMuxInicio[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[13]~21 .lut_mask = 16'hAFA0;
defparam \outMuxInicio[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N15
cycloneiv_io_ibuf \keyIni[14]~input (
	.i(keyIni[14]),
	.ibar(gnd),
	.o(\keyIni[14]~input_o ));
// synopsys translate_off
defparam \keyIni[14]~input .bus_hold = "false";
defparam \keyIni[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneiv_lcell_comb \reg_keyIni[14]~feeder (
// Equation(s):
// \reg_keyIni[14]~feeder_combout  = \keyIni[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[14]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \reg_keyIni[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[14] .is_wysiwyg = "true";
defparam \reg_keyIni[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneiv_lcell_comb \ARK|reg_f[14] (
// Equation(s):
// \ARK|reg_f [14] = reg_plainText[14] $ (reg_keyIni[14])

	.dataa(reg_plainText[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[14]),
	.cin(gnd),
	.combout(\ARK|reg_f [14]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[14] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \ARK|outAddRoundKey[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[14] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X90_Y0_N8
cycloneiv_io_ibuf \keyIni[60]~input (
	.i(keyIni[60]),
	.ibar(gnd),
	.o(\keyIni[60]~input_o ));
// synopsys translate_off
defparam \keyIni[60]~input .bus_hold = "false";
defparam \keyIni[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y32_N17
dffeas \reg_keyIni[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[60]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[60]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[60] .is_wysiwyg = "true";
defparam \reg_keyIni[60] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N8
cycloneiv_io_ibuf \plainText[60]~input (
	.i(plainText[60]),
	.ibar(gnd),
	.o(\plainText[60]~input_o ));
// synopsys translate_off
defparam \plainText[60]~input .bus_hold = "false";
defparam \plainText[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y35_N21
dffeas \reg_plainText[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[60]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[60]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[60] .is_wysiwyg = "true";
defparam \reg_plainText[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N14
cycloneiv_lcell_comb \ARK|reg_f[60] (
// Equation(s):
// \ARK|reg_f [60] = reg_keyIni[60] $ (reg_plainText[60])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[60]),
	.datad(reg_plainText[60]),
	.cin(gnd),
	.combout(\ARK|reg_f [60]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[60] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[60] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N15
dffeas \ARK|outAddRoundKey[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [60]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [60]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[60] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[60] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N22
cycloneiv_io_ibuf \keyIni[3]~input (
	.i(keyIni[3]),
	.ibar(gnd),
	.o(\keyIni[3]~input_o ));
// synopsys translate_off
defparam \keyIni[3]~input .bus_hold = "false";
defparam \keyIni[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X104_Y36_N17
dffeas \reg_keyIni[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[3] .is_wysiwyg = "true";
defparam \reg_keyIni[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N8
cycloneiv_io_ibuf \keyIni[53]~input (
	.i(keyIni[53]),
	.ibar(gnd),
	.o(\keyIni[53]~input_o ));
// synopsys translate_off
defparam \keyIni[53]~input .bus_hold = "false";
defparam \keyIni[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N6
cycloneiv_lcell_comb \reg_keyIni[53]~feeder (
// Equation(s):
// \reg_keyIni[53]~feeder_combout  = \keyIni[53]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[53]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[53]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N7
dffeas \reg_keyIni[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[53]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[53] .is_wysiwyg = "true";
defparam \reg_keyIni[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N4
cycloneiv_lcell_comb \ARK|reg_f[53] (
// Equation(s):
// \ARK|reg_f [53] = reg_plainText[53] $ (reg_keyIni[53])

	.dataa(reg_plainText[53]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[53]),
	.cin(gnd),
	.combout(\ARK|reg_f [53]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[53] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[53] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N5
dffeas \ARK|outAddRoundKey[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [53]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [53]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[53] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[53] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y77_N1
cycloneiv_io_ibuf \plainText[37]~input (
	.i(plainText[37]),
	.ibar(gnd),
	.o(\plainText[37]~input_o ));
// synopsys translate_off
defparam \plainText[37]~input .bus_hold = "false";
defparam \plainText[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X93_Y43_N31
dffeas \reg_plainText[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[37]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[37]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[37] .is_wysiwyg = "true";
defparam \reg_plainText[37] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y79_N1
cycloneiv_io_ibuf \keyIni[37]~input (
	.i(keyIni[37]),
	.ibar(gnd),
	.o(\keyIni[37]~input_o ));
// synopsys translate_off
defparam \keyIni[37]~input .bus_hold = "false";
defparam \keyIni[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X93_Y43_N29
dffeas \reg_keyIni[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[37]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[37]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[37] .is_wysiwyg = "true";
defparam \reg_keyIni[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y43_N20
cycloneiv_lcell_comb \ARK|reg_f[37] (
// Equation(s):
// \ARK|reg_f [37] = reg_plainText[37] $ (reg_keyIni[37])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[37]),
	.datad(reg_keyIni[37]),
	.cin(gnd),
	.combout(\ARK|reg_f [37]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[37] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[37] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y43_N21
dffeas \ARK|outAddRoundKey[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [37]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [37]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[37] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y43_N18
cycloneiv_lcell_comb \outMuxInicio[37]~93 (
// Equation(s):
// \outMuxInicio[37]~93_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [37])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [37])))

	.dataa(\ARK2|outAddRoundKey [37]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [37]),
	.cin(gnd),
	.combout(\outMuxInicio[37]~93_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[37]~93 .lut_mask = 16'hAFA0;
defparam \outMuxInicio[37]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N8
cycloneiv_io_ibuf \plainText[38]~input (
	.i(plainText[38]),
	.ibar(gnd),
	.o(\plainText[38]~input_o ));
// synopsys translate_off
defparam \plainText[38]~input .bus_hold = "false";
defparam \plainText[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y43_N16
cycloneiv_lcell_comb \reg_plainText[38]~feeder (
// Equation(s):
// \reg_plainText[38]~feeder_combout  = \plainText[38]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[38]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[38]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y43_N17
dffeas \reg_plainText[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[38]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[38] .is_wysiwyg = "true";
defparam \reg_plainText[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y43_N8
cycloneiv_lcell_comb \ARK|reg_f[38] (
// Equation(s):
// \ARK|reg_f [38] = reg_keyIni[38] $ (reg_plainText[38])

	.dataa(reg_keyIni[38]),
	.datab(gnd),
	.datac(reg_plainText[38]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [38]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[38] .lut_mask = 16'h5A5A;
defparam \ARK|reg_f[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y43_N9
dffeas \ARK|outAddRoundKey[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [38]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[38] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[38] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N8
cycloneiv_io_ibuf \keyIni[21]~input (
	.i(keyIni[21]),
	.ibar(gnd),
	.o(\keyIni[21]~input_o ));
// synopsys translate_off
defparam \keyIni[21]~input .bus_hold = "false";
defparam \keyIni[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneiv_lcell_comb \reg_keyIni[21]~feeder (
// Equation(s):
// \reg_keyIni[21]~feeder_combout  = \keyIni[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[21]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[21]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N25
dffeas \reg_keyIni[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[21]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[21] .is_wysiwyg = "true";
defparam \reg_keyIni[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y91_N22
cycloneiv_io_ibuf \plainText[21]~input (
	.i(plainText[21]),
	.ibar(gnd),
	.o(\plainText[21]~input_o ));
// synopsys translate_off
defparam \plainText[21]~input .bus_hold = "false";
defparam \plainText[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y34_N3
dffeas \reg_plainText[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[21]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[21] .is_wysiwyg = "true";
defparam \reg_plainText[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneiv_lcell_comb \ARK|reg_f[21] (
// Equation(s):
// \ARK|reg_f [21] = reg_keyIni[21] $ (reg_plainText[21])

	.dataa(gnd),
	.datab(reg_keyIni[21]),
	.datac(gnd),
	.datad(reg_plainText[21]),
	.cin(gnd),
	.combout(\ARK|reg_f [21]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[21] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \ARK|outAddRoundKey[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[21] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N22
cycloneiv_io_ibuf \keyIni[79]~input (
	.i(keyIni[79]),
	.ibar(gnd),
	.o(\keyIni[79]~input_o ));
// synopsys translate_off
defparam \keyIni[79]~input .bus_hold = "false";
defparam \keyIni[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneiv_lcell_comb \reg_keyIni[79]~feeder (
// Equation(s):
// \reg_keyIni[79]~feeder_combout  = \keyIni[79]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[79]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[79]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[79]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[79]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \reg_keyIni[79] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[79]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[79] .is_wysiwyg = "true";
defparam \reg_keyIni[79] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y91_N15
cycloneiv_io_ibuf \plainText[79]~input (
	.i(plainText[79]),
	.ibar(gnd),
	.o(\plainText[79]~input_o ));
// synopsys translate_off
defparam \plainText[79]~input .bus_hold = "false";
defparam \plainText[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneiv_lcell_comb \reg_plainText[79]~feeder (
// Equation(s):
// \reg_plainText[79]~feeder_combout  = \plainText[79]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[79]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[79]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[79]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[79]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \reg_plainText[79] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[79]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[79] .is_wysiwyg = "true";
defparam \reg_plainText[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneiv_lcell_comb \ARK|reg_f[79] (
// Equation(s):
// \ARK|reg_f [79] = reg_keyIni[79] $ (reg_plainText[79])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[79]),
	.datad(reg_plainText[79]),
	.cin(gnd),
	.combout(\ARK|reg_f [79]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[79] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[79] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \ARK|outAddRoundKey[79] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [79]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [79]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[79] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N16
cycloneiv_lcell_comb \MC|c_out[13][7]~60 (
// Equation(s):
// \MC|c_out[13][7]~60_combout  = \SR|outShiftRows [15] $ (\SR|outShiftRows [47])

	.dataa(\SR|outShiftRows [15]),
	.datab(gnd),
	.datac(\SR|outShiftRows [47]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MC|c_out[13][7]~60_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][7]~60 .lut_mask = 16'h5A5A;
defparam \MC|c_out[13][7]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N24
cycloneiv_lcell_comb \MC|c_out[9][7] (
// Equation(s):
// \MC|c_out[9][7]~combout  = \SR|outShiftRows [46] $ (\MC|c_out[13][7]~60_combout  $ (\SR|outShiftRows [111] $ (\SR|outShiftRows [78])))

	.dataa(\SR|outShiftRows [46]),
	.datab(\MC|c_out[13][7]~60_combout ),
	.datac(\SR|outShiftRows [111]),
	.datad(\SR|outShiftRows [78]),
	.cin(gnd),
	.combout(\MC|c_out[9][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[9][7] .lut_mask = 16'h6996;
defparam \MC|c_out[9][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y34_N25
dffeas \MC|outMixColumns[79] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[9][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [79]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[79] .is_wysiwyg = "true";
defparam \MC|outMixColumns[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneiv_lcell_comb \ARK2|reg_f[79] (
// Equation(s):
// \ARK2|reg_f [79] = reg_keyIni[79] $ (\MC|outMixColumns [79])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[79]),
	.datad(\MC|outMixColumns [79]),
	.cin(gnd),
	.combout(\ARK2|reg_f [79]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[79] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[79] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N3
dffeas \ARK2|outAddRoundKey[79] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [79]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [79]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[79] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneiv_lcell_comb \outMuxInicio[79]~71 (
// Equation(s):
// \outMuxInicio[79]~71_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [79]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [79]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [79]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [79]),
	.cin(gnd),
	.combout(\outMuxInicio[79]~71_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[79]~71 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[79]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y39_N0
cycloneiv_ram_block \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[79]~71_combout ,\outMuxInicio[78]~70_combout ,\outMuxInicio[77]~69_combout ,\outMuxInicio[76]~68_combout ,\outMuxInicio[75]~67_combout ,\outMuxInicio[74]~66_combout ,\outMuxInicio[73]~65_combout ,\outMuxInicio[72]~64_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes9.rtl.mif";
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux55_rtl_0|altsyncram_csu:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux55_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N10
cycloneiv_lcell_comb \MC|c_out[6][5]~38 (
// Equation(s):
// \MC|c_out[6][5]~38_combout  = \SR|outShiftRows [117] $ (\SR|outShiftRows [85] $ (\SR|outShiftRows [20]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [117]),
	.datac(\SR|outShiftRows [85]),
	.datad(\SR|outShiftRows [20]),
	.cin(gnd),
	.combout(\MC|c_out[6][5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[6][5]~38 .lut_mask = 16'hC33C;
defparam \MC|c_out[6][5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N4
cycloneiv_lcell_comb \MC|c_out[2][5] (
// Equation(s):
// \MC|c_out[2][5]~combout  = \SR|outShiftRows [116] $ (\SR|outShiftRows [53] $ (\MC|c_out[6][5]~38_combout ))

	.dataa(\SR|outShiftRows [116]),
	.datab(gnd),
	.datac(\SR|outShiftRows [53]),
	.datad(\MC|c_out[6][5]~38_combout ),
	.cin(gnd),
	.combout(\MC|c_out[2][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[2][5] .lut_mask = 16'hA55A;
defparam \MC|c_out[2][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y42_N5
dffeas \MC|outMixColumns[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[2][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[21] .is_wysiwyg = "true";
defparam \MC|outMixColumns[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneiv_lcell_comb \ARK2|reg_f[21] (
// Equation(s):
// \ARK2|reg_f [21] = reg_keyIni[21] $ (\MC|outMixColumns [21])

	.dataa(gnd),
	.datab(reg_keyIni[21]),
	.datac(gnd),
	.datad(\MC|outMixColumns [21]),
	.cin(gnd),
	.combout(\ARK2|reg_f [21]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[21] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \ARK2|outAddRoundKey[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[21] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneiv_lcell_comb \outMuxInicio[21]~53 (
// Equation(s):
// \outMuxInicio[21]~53_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [21]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [21]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [21]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [21]),
	.cin(gnd),
	.combout(\outMuxInicio[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[21]~53 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N22
cycloneiv_io_ibuf \keyIni[22]~input (
	.i(keyIni[22]),
	.ibar(gnd),
	.o(\keyIni[22]~input_o ));
// synopsys translate_off
defparam \keyIni[22]~input .bus_hold = "false";
defparam \keyIni[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y40_N5
dffeas \reg_keyIni[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[22]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[22] .is_wysiwyg = "true";
defparam \reg_keyIni[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y91_N15
cycloneiv_io_ibuf \plainText[22]~input (
	.i(plainText[22]),
	.ibar(gnd),
	.o(\plainText[22]~input_o ));
// synopsys translate_off
defparam \plainText[22]~input .bus_hold = "false";
defparam \plainText[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneiv_lcell_comb \reg_plainText[22]~feeder (
// Equation(s):
// \reg_plainText[22]~feeder_combout  = \plainText[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[22]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[22]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \reg_plainText[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[22]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[22] .is_wysiwyg = "true";
defparam \reg_plainText[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneiv_lcell_comb \ARK|reg_f[22] (
// Equation(s):
// \ARK|reg_f [22] = reg_keyIni[22] $ (reg_plainText[22])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[22]),
	.datad(reg_plainText[22]),
	.cin(gnd),
	.combout(\ARK|reg_f [22]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[22] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \ARK|outAddRoundKey[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[22] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X65_Y42_N0
cycloneiv_ram_block \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[119]~79_combout ,\outMuxInicio[118]~78_combout ,\outMuxInicio[117]~77_combout ,\outMuxInicio[116]~76_combout ,\outMuxInicio[115]~75_combout ,\outMuxInicio[114]~74_combout ,\outMuxInicio[113]~73_combout ,\outMuxInicio[112]~72_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes14.rtl.mif";
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux15_rtl_0|altsyncram_otu:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux15_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N1
cycloneiv_io_ibuf \plainText[30]~input (
	.i(plainText[30]),
	.ibar(gnd),
	.o(\plainText[30]~input_o ));
// synopsys translate_off
defparam \plainText[30]~input .bus_hold = "false";
defparam \plainText[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y40_N12
cycloneiv_lcell_comb \reg_plainText[30]~feeder (
// Equation(s):
// \reg_plainText[30]~feeder_combout  = \plainText[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[30]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[30]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y40_N13
dffeas \reg_plainText[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[30]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[30] .is_wysiwyg = "true";
defparam \reg_plainText[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y77_N8
cycloneiv_io_ibuf \keyIni[30]~input (
	.i(keyIni[30]),
	.ibar(gnd),
	.o(\keyIni[30]~input_o ));
// synopsys translate_off
defparam \keyIni[30]~input .bus_hold = "false";
defparam \keyIni[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y40_N28
cycloneiv_lcell_comb \reg_keyIni[30]~feeder (
// Equation(s):
// \reg_keyIni[30]~feeder_combout  = \keyIni[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[30]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[30]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y40_N29
dffeas \reg_keyIni[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[30]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[30] .is_wysiwyg = "true";
defparam \reg_keyIni[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y40_N14
cycloneiv_lcell_comb \ARK|reg_f[30] (
// Equation(s):
// \ARK|reg_f [30] = reg_plainText[30] $ (reg_keyIni[30])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[30]),
	.datad(reg_keyIni[30]),
	.cin(gnd),
	.combout(\ARK|reg_f [30]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[30] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y40_N15
dffeas \ARK|outAddRoundKey[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[30] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N22
cycloneiv_io_ibuf \plainText[45]~input (
	.i(plainText[45]),
	.ibar(gnd),
	.o(\plainText[45]~input_o ));
// synopsys translate_off
defparam \plainText[45]~input .bus_hold = "false";
defparam \plainText[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N22
cycloneiv_lcell_comb \reg_plainText[45]~feeder (
// Equation(s):
// \reg_plainText[45]~feeder_combout  = \plainText[45]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[45]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[45]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N23
dffeas \reg_plainText[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[45]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[45] .is_wysiwyg = "true";
defparam \reg_plainText[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N0
cycloneiv_lcell_comb \ARK|reg_f[45] (
// Equation(s):
// \ARK|reg_f [45] = reg_keyIni[45] $ (reg_plainText[45])

	.dataa(reg_keyIni[45]),
	.datab(gnd),
	.datac(reg_plainText[45]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [45]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[45] .lut_mask = 16'h5A5A;
defparam \ARK|reg_f[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N1
dffeas \ARK|outAddRoundKey[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [45]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[45] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N18
cycloneiv_lcell_comb \outMuxInicio[45]~125 (
// Equation(s):
// \outMuxInicio[45]~125_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [45])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [45])))

	.dataa(\ARK2|outAddRoundKey [45]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [45]),
	.cin(gnd),
	.combout(\outMuxInicio[45]~125_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[45]~125 .lut_mask = 16'hAFA0;
defparam \outMuxInicio[45]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X75_Y91_N1
cycloneiv_io_ibuf \keyIni[46]~input (
	.i(keyIni[46]),
	.ibar(gnd),
	.o(\keyIni[46]~input_o ));
// synopsys translate_off
defparam \keyIni[46]~input .bus_hold = "false";
defparam \keyIni[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N4
cycloneiv_lcell_comb \reg_keyIni[46]~feeder (
// Equation(s):
// \reg_keyIni[46]~feeder_combout  = \keyIni[46]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[46]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[46]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y32_N5
dffeas \reg_keyIni[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[46]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[46] .is_wysiwyg = "true";
defparam \reg_keyIni[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N22
cycloneiv_lcell_comb \ARK|reg_f[46] (
// Equation(s):
// \ARK|reg_f [46] = reg_plainText[46] $ (reg_keyIni[46])

	.dataa(reg_plainText[46]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[46]),
	.cin(gnd),
	.combout(\ARK|reg_f [46]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[46] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N23
dffeas \ARK|outAddRoundKey[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [46]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[46] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[46] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y91_N8
cycloneiv_io_ibuf \keyIni[23]~input (
	.i(keyIni[23]),
	.ibar(gnd),
	.o(\keyIni[23]~input_o ));
// synopsys translate_off
defparam \keyIni[23]~input .bus_hold = "false";
defparam \keyIni[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y42_N21
dffeas \reg_keyIni[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[23]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[23] .is_wysiwyg = "true";
defparam \reg_keyIni[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X97_Y91_N8
cycloneiv_io_ibuf \plainText[31]~input (
	.i(plainText[31]),
	.ibar(gnd),
	.o(\plainText[31]~input_o ));
// synopsys translate_off
defparam \plainText[31]~input .bus_hold = "false";
defparam \plainText[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X93_Y37_N21
dffeas \reg_plainText[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[31]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[31] .is_wysiwyg = "true";
defparam \reg_plainText[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y41_N8
cycloneiv_io_ibuf \keyIni[31]~input (
	.i(keyIni[31]),
	.ibar(gnd),
	.o(\keyIni[31]~input_o ));
// synopsys translate_off
defparam \keyIni[31]~input .bus_hold = "false";
defparam \keyIni[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y37_N28
cycloneiv_lcell_comb \reg_keyIni[31]~feeder (
// Equation(s):
// \reg_keyIni[31]~feeder_combout  = \keyIni[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[31]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[31]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y37_N29
dffeas \reg_keyIni[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[31]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[31] .is_wysiwyg = "true";
defparam \reg_keyIni[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y37_N14
cycloneiv_lcell_comb \ARK|reg_f[31] (
// Equation(s):
// \ARK|reg_f [31] = reg_plainText[31] $ (reg_keyIni[31])

	.dataa(gnd),
	.datab(reg_plainText[31]),
	.datac(gnd),
	.datad(reg_keyIni[31]),
	.cin(gnd),
	.combout(\ARK|reg_f [31]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[31] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y37_N15
dffeas \ARK|outAddRoundKey[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[31] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X95_Y91_N15
cycloneiv_io_ibuf \keyIni[124]~input (
	.i(keyIni[124]),
	.ibar(gnd),
	.o(\keyIni[124]~input_o ));
// synopsys translate_off
defparam \keyIni[124]~input .bus_hold = "false";
defparam \keyIni[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y40_N26
cycloneiv_lcell_comb \reg_keyIni[124]~feeder (
// Equation(s):
// \reg_keyIni[124]~feeder_combout  = \keyIni[124]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[124]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[124]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[124]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[124]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y40_N27
dffeas \reg_keyIni[124] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[124]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[124]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[124] .is_wysiwyg = "true";
defparam \reg_keyIni[124] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N8
cycloneiv_io_ibuf \plainText[124]~input (
	.i(plainText[124]),
	.ibar(gnd),
	.o(\plainText[124]~input_o ));
// synopsys translate_off
defparam \plainText[124]~input .bus_hold = "false";
defparam \plainText[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y40_N24
cycloneiv_lcell_comb \reg_plainText[124]~feeder (
// Equation(s):
// \reg_plainText[124]~feeder_combout  = \plainText[124]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[124]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[124]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[124]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[124]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y40_N25
dffeas \reg_plainText[124] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[124]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[124]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[124] .is_wysiwyg = "true";
defparam \reg_plainText[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y40_N20
cycloneiv_lcell_comb \ARK|reg_f[124] (
// Equation(s):
// \ARK|reg_f [124] = reg_keyIni[124] $ (reg_plainText[124])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[124]),
	.datad(reg_plainText[124]),
	.cin(gnd),
	.combout(\ARK|reg_f [124]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[124] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[124] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y40_N21
dffeas \ARK|outAddRoundKey[124] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [124]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [124]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[124] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[124] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y78_N1
cycloneiv_io_ibuf \plainText[86]~input (
	.i(plainText[86]),
	.ibar(gnd),
	.o(\plainText[86]~input_o ));
// synopsys translate_off
defparam \plainText[86]~input .bus_hold = "false";
defparam \plainText[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N22
cycloneiv_lcell_comb \reg_plainText[86]~feeder (
// Equation(s):
// \reg_plainText[86]~feeder_combout  = \plainText[86]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[86]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[86]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[86]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[86]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y42_N23
dffeas \reg_plainText[86] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[86]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[86] .is_wysiwyg = "true";
defparam \reg_plainText[86] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y58_N1
cycloneiv_io_ibuf \keyIni[86]~input (
	.i(keyIni[86]),
	.ibar(gnd),
	.o(\keyIni[86]~input_o ));
// synopsys translate_off
defparam \keyIni[86]~input .bus_hold = "false";
defparam \keyIni[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N0
cycloneiv_lcell_comb \reg_keyIni[86]~feeder (
// Equation(s):
// \reg_keyIni[86]~feeder_combout  = \keyIni[86]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[86]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[86]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[86]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[86]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y42_N1
dffeas \reg_keyIni[86] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[86]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[86] .is_wysiwyg = "true";
defparam \reg_keyIni[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N14
cycloneiv_lcell_comb \ARK|reg_f[86] (
// Equation(s):
// \ARK|reg_f [86] = reg_plainText[86] $ (reg_keyIni[86])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[86]),
	.datad(reg_keyIni[86]),
	.cin(gnd),
	.combout(\ARK|reg_f [86]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[86] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[86] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y42_N15
dffeas \ARK|outAddRoundKey[86] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [86]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [86]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[86] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[86] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y24_N8
cycloneiv_io_ibuf \keyIni[39]~input (
	.i(keyIni[39]),
	.ibar(gnd),
	.o(\keyIni[39]~input_o ));
// synopsys translate_off
defparam \keyIni[39]~input .bus_hold = "false";
defparam \keyIni[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y32_N3
dffeas \reg_keyIni[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[39]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[39]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[39] .is_wysiwyg = "true";
defparam \reg_keyIni[39] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N15
cycloneiv_io_ibuf \plainText[39]~input (
	.i(plainText[39]),
	.ibar(gnd),
	.o(\plainText[39]~input_o ));
// synopsys translate_off
defparam \plainText[39]~input .bus_hold = "false";
defparam \plainText[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y32_N8
cycloneiv_lcell_comb \reg_plainText[39]~feeder (
// Equation(s):
// \reg_plainText[39]~feeder_combout  = \plainText[39]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[39]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[39]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y32_N9
dffeas \reg_plainText[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[39]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[39] .is_wysiwyg = "true";
defparam \reg_plainText[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N18
cycloneiv_lcell_comb \ARK|reg_f[39] (
// Equation(s):
// \ARK|reg_f [39] = reg_keyIni[39] $ (reg_plainText[39])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[39]),
	.datad(reg_plainText[39]),
	.cin(gnd),
	.combout(\ARK|reg_f [39]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[39] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N19
dffeas \ARK|outAddRoundKey[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [39]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[39] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N12
cycloneiv_lcell_comb \MC|c_out[15][2]~97 (
// Equation(s):
// \MC|c_out[15][2]~97_combout  = \SR|outShiftRows [58] $ (\SR|outShiftRows [26] $ (\SR|outShiftRows [89]))

	.dataa(\SR|outShiftRows [58]),
	.datab(gnd),
	.datac(\SR|outShiftRows [26]),
	.datad(\SR|outShiftRows [89]),
	.cin(gnd),
	.combout(\MC|c_out[15][2]~97_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][2]~97 .lut_mask = 16'hA55A;
defparam \MC|c_out[15][2]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N30
cycloneiv_lcell_comb \MC|c_out[11][2] (
// Equation(s):
// \MC|c_out[11][2]~combout  = \SR|outShiftRows [57] $ (\SR|outShiftRows [122] $ (\MC|c_out[15][2]~97_combout ))

	.dataa(gnd),
	.datab(\SR|outShiftRows [57]),
	.datac(\SR|outShiftRows [122]),
	.datad(\MC|c_out[15][2]~97_combout ),
	.cin(gnd),
	.combout(\MC|c_out[11][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[11][2] .lut_mask = 16'hC33C;
defparam \MC|c_out[11][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y37_N31
dffeas \MC|outMixColumns[90] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[11][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [90]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[90] .is_wysiwyg = "true";
defparam \MC|outMixColumns[90] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneiv_io_ibuf \keyIni[90]~input (
	.i(keyIni[90]),
	.ibar(gnd),
	.o(\keyIni[90]~input_o ));
// synopsys translate_off
defparam \keyIni[90]~input .bus_hold = "false";
defparam \keyIni[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X104_Y36_N13
dffeas \reg_keyIni[90] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[90]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[90]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[90] .is_wysiwyg = "true";
defparam \reg_keyIni[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N0
cycloneiv_lcell_comb \ARK2|reg_f[90] (
// Equation(s):
// \ARK2|reg_f [90] = \MC|outMixColumns [90] $ (reg_keyIni[90])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [90]),
	.datad(reg_keyIni[90]),
	.cin(gnd),
	.combout(\ARK2|reg_f [90]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[90] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[90] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N1
dffeas \ARK2|outAddRoundKey[90] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [90]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [90]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[90] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[90] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y28_N1
cycloneiv_io_ibuf \plainText[90]~input (
	.i(plainText[90]),
	.ibar(gnd),
	.o(\plainText[90]~input_o ));
// synopsys translate_off
defparam \plainText[90]~input .bus_hold = "false";
defparam \plainText[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N30
cycloneiv_lcell_comb \reg_plainText[90]~feeder (
// Equation(s):
// \reg_plainText[90]~feeder_combout  = \plainText[90]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[90]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[90]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[90]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[90]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N31
dffeas \reg_plainText[90] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[90]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[90] .is_wysiwyg = "true";
defparam \reg_plainText[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N2
cycloneiv_lcell_comb \ARK|reg_f[90] (
// Equation(s):
// \ARK|reg_f [90] = reg_plainText[90] $ (reg_keyIni[90])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[90]),
	.datad(reg_keyIni[90]),
	.cin(gnd),
	.combout(\ARK|reg_f [90]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[90] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[90] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N3
dffeas \ARK|outAddRoundKey[90] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [90]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [90]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[90] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N20
cycloneiv_lcell_comb \outMuxInicio[90]~2 (
// Equation(s):
// \outMuxInicio[90]~2_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [90])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [90])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [90]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [90]),
	.cin(gnd),
	.combout(\outMuxInicio[90]~2_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[90]~2 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[90]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N24
cycloneiv_lcell_comb \MC|c_out[13][4]~32 (
// Equation(s):
// \MC|c_out[13][4]~32_combout  = \SR|outShiftRows [79] $ (\SR|outShiftRows [111])

	.dataa(\SR|outShiftRows [79]),
	.datab(gnd),
	.datac(\SR|outShiftRows [111]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MC|c_out[13][4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][4]~32 .lut_mask = 16'h5A5A;
defparam \MC|c_out[13][4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N14
cycloneiv_lcell_comb \MC|c_out[5][7] (
// Equation(s):
// \MC|c_out[5][7]~combout  = \SR|outShiftRows [15] $ (\MC|c_out[13][4]~32_combout  $ (\SR|outShiftRows [46] $ (\SR|outShiftRows [14])))

	.dataa(\SR|outShiftRows [15]),
	.datab(\MC|c_out[13][4]~32_combout ),
	.datac(\SR|outShiftRows [46]),
	.datad(\SR|outShiftRows [14]),
	.cin(gnd),
	.combout(\MC|c_out[5][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[5][7] .lut_mask = 16'h6996;
defparam \MC|c_out[5][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N15
dffeas \MC|outMixColumns[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[5][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [47]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[47] .is_wysiwyg = "true";
defparam \MC|outMixColumns[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N28
cycloneiv_lcell_comb \ARK2|reg_f[47] (
// Equation(s):
// \ARK2|reg_f [47] = reg_keyIni[47] $ (\MC|outMixColumns [47])

	.dataa(reg_keyIni[47]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [47]),
	.cin(gnd),
	.combout(\ARK2|reg_f [47]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[47] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N29
dffeas \ARK2|outAddRoundKey[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [47]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [47]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[47] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[47] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N1
cycloneiv_io_ibuf \plainText[47]~input (
	.i(plainText[47]),
	.ibar(gnd),
	.o(\plainText[47]~input_o ));
// synopsys translate_off
defparam \plainText[47]~input .bus_hold = "false";
defparam \plainText[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N12
cycloneiv_lcell_comb \reg_plainText[47]~feeder (
// Equation(s):
// \reg_plainText[47]~feeder_combout  = \plainText[47]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[47]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[47]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N13
dffeas \reg_plainText[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[47]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[47] .is_wysiwyg = "true";
defparam \reg_plainText[47] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X77_Y91_N1
cycloneiv_io_ibuf \keyIni[47]~input (
	.i(keyIni[47]),
	.ibar(gnd),
	.o(\keyIni[47]~input_o ));
// synopsys translate_off
defparam \keyIni[47]~input .bus_hold = "false";
defparam \keyIni[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y32_N5
dffeas \reg_keyIni[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[47]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[47]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[47] .is_wysiwyg = "true";
defparam \reg_keyIni[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N20
cycloneiv_lcell_comb \ARK|reg_f[47] (
// Equation(s):
// \ARK|reg_f [47] = reg_plainText[47] $ (reg_keyIni[47])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[47]),
	.datad(reg_keyIni[47]),
	.cin(gnd),
	.combout(\ARK|reg_f [47]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[47] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N21
dffeas \ARK|outAddRoundKey[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [47]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [47]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[47] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N2
cycloneiv_lcell_comb \outMuxInicio[47]~127 (
// Equation(s):
// \outMuxInicio[47]~127_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [47])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [47])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [47]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [47]),
	.cin(gnd),
	.combout(\outMuxInicio[47]~127_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[47]~127 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[47]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y35_N0
cycloneiv_ram_block \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[47]~127_combout ,\outMuxInicio[46]~126_combout ,\outMuxInicio[45]~125_combout ,\outMuxInicio[44]~124_combout ,\outMuxInicio[43]~123_combout ,\outMuxInicio[42]~122_combout ,\outMuxInicio[41]~121_combout ,\outMuxInicio[40]~120_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes5.rtl.mif";
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux87_rtl_0|altsyncram_8su:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux87_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: LCCOMB_X95_Y39_N28
cycloneiv_lcell_comb \MC|c_out[11][3]~98 (
// Equation(s):
// \MC|c_out[11][3]~98_combout  = \SR|outShiftRows [27] $ (\SR|outShiftRows [58] $ (\SR|outShiftRows [90] $ (\SR|outShiftRows [59])))

	.dataa(\SR|outShiftRows [27]),
	.datab(\SR|outShiftRows [58]),
	.datac(\SR|outShiftRows [90]),
	.datad(\SR|outShiftRows [59]),
	.cin(gnd),
	.combout(\MC|c_out[11][3]~98_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[11][3]~98 .lut_mask = 16'h6996;
defparam \MC|c_out[11][3]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y39_N14
cycloneiv_lcell_comb \MC|c_out[11][3] (
// Equation(s):
// \MC|c_out[11][3]~combout  = \SR|outShiftRows [123] $ (\SR|outShiftRows [63] $ (\SR|outShiftRows [95] $ (\MC|c_out[11][3]~98_combout )))

	.dataa(\SR|outShiftRows [123]),
	.datab(\SR|outShiftRows [63]),
	.datac(\SR|outShiftRows [95]),
	.datad(\MC|c_out[11][3]~98_combout ),
	.cin(gnd),
	.combout(\MC|c_out[11][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[11][3] .lut_mask = 16'h6996;
defparam \MC|c_out[11][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y39_N15
dffeas \MC|outMixColumns[91] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[11][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [91]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[91] .is_wysiwyg = "true";
defparam \MC|outMixColumns[91] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y7_N8
cycloneiv_io_ibuf \keyIni[91]~input (
	.i(keyIni[91]),
	.ibar(gnd),
	.o(\keyIni[91]~input_o ));
// synopsys translate_off
defparam \keyIni[91]~input .bus_hold = "false";
defparam \keyIni[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N22
cycloneiv_lcell_comb \reg_keyIni[91]~feeder (
// Equation(s):
// \reg_keyIni[91]~feeder_combout  = \keyIni[91]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[91]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[91]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[91]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[91]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y36_N23
dffeas \reg_keyIni[91] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[91]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[91]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[91] .is_wysiwyg = "true";
defparam \reg_keyIni[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N28
cycloneiv_lcell_comb \ARK2|reg_f[91] (
// Equation(s):
// \ARK2|reg_f [91] = \MC|outMixColumns [91] $ (reg_keyIni[91])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [91]),
	.datad(reg_keyIni[91]),
	.cin(gnd),
	.combout(\ARK2|reg_f [91]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[91] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[91] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y36_N29
dffeas \ARK2|outAddRoundKey[91] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [91]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [91]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[91] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N14
cycloneiv_lcell_comb \outMuxInicio[91]~3 (
// Equation(s):
// \outMuxInicio[91]~3_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [91]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [91]))

	.dataa(\ARK|outAddRoundKey [91]),
	.datab(\selInicio~input_o ),
	.datac(gnd),
	.datad(\ARK2|outAddRoundKey [91]),
	.cin(gnd),
	.combout(\outMuxInicio[91]~3_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[91]~3 .lut_mask = 16'hEE22;
defparam \outMuxInicio[91]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N8
cycloneiv_io_ibuf \keyIni[92]~input (
	.i(keyIni[92]),
	.ibar(gnd),
	.o(\keyIni[92]~input_o ));
// synopsys translate_off
defparam \keyIni[92]~input .bus_hold = "false";
defparam \keyIni[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N6
cycloneiv_lcell_comb \reg_keyIni[92]~feeder (
// Equation(s):
// \reg_keyIni[92]~feeder_combout  = \keyIni[92]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[92]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[92]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[92]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[92]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y39_N7
dffeas \reg_keyIni[92] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[92]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[92] .is_wysiwyg = "true";
defparam \reg_keyIni[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N2
cycloneiv_lcell_comb \ARK|reg_f[92] (
// Equation(s):
// \ARK|reg_f [92] = reg_plainText[92] $ (reg_keyIni[92])

	.dataa(reg_plainText[92]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[92]),
	.cin(gnd),
	.combout(\ARK|reg_f [92]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[92] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[92] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y39_N3
dffeas \ARK|outAddRoundKey[92] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [92]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [92]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[92] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y39_N6
cycloneiv_lcell_comb \MC|c_out[11][4]~99 (
// Equation(s):
// \MC|c_out[11][4]~99_combout  = \SR|outShiftRows [28] $ (\SR|outShiftRows [91] $ (\SR|outShiftRows [60] $ (\SR|outShiftRows [59])))

	.dataa(\SR|outShiftRows [28]),
	.datab(\SR|outShiftRows [91]),
	.datac(\SR|outShiftRows [60]),
	.datad(\SR|outShiftRows [59]),
	.cin(gnd),
	.combout(\MC|c_out[11][4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[11][4]~99 .lut_mask = 16'h6996;
defparam \MC|c_out[11][4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y39_N8
cycloneiv_lcell_comb \MC|c_out[11][4] (
// Equation(s):
// \MC|c_out[11][4]~combout  = \SR|outShiftRows [63] $ (\SR|outShiftRows [124] $ (\SR|outShiftRows [95] $ (\MC|c_out[11][4]~99_combout )))

	.dataa(\SR|outShiftRows [63]),
	.datab(\SR|outShiftRows [124]),
	.datac(\SR|outShiftRows [95]),
	.datad(\MC|c_out[11][4]~99_combout ),
	.cin(gnd),
	.combout(\MC|c_out[11][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[11][4] .lut_mask = 16'h6996;
defparam \MC|c_out[11][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y39_N9
dffeas \MC|outMixColumns[92] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[11][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [92]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[92] .is_wysiwyg = "true";
defparam \MC|outMixColumns[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N28
cycloneiv_lcell_comb \ARK2|reg_f[92] (
// Equation(s):
// \ARK2|reg_f [92] = \MC|outMixColumns [92] $ (reg_keyIni[92])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [92]),
	.datad(reg_keyIni[92]),
	.cin(gnd),
	.combout(\ARK2|reg_f [92]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[92] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[92] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y39_N29
dffeas \ARK2|outAddRoundKey[92] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [92]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [92]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[92] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y39_N12
cycloneiv_lcell_comb \outMuxInicio[92]~4 (
// Equation(s):
// \outMuxInicio[92]~4_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [92]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [92]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [92]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [92]),
	.cin(gnd),
	.combout(\outMuxInicio[92]~4_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[92]~4 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[92]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y38_N8
cycloneiv_io_ibuf \plainText[94]~input (
	.i(plainText[94]),
	.ibar(gnd),
	.o(\plainText[94]~input_o ));
// synopsys translate_off
defparam \plainText[94]~input .bus_hold = "false";
defparam \plainText[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y38_N22
cycloneiv_lcell_comb \reg_plainText[94]~feeder (
// Equation(s):
// \reg_plainText[94]~feeder_combout  = \plainText[94]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[94]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[94]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[94]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[94]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y38_N23
dffeas \reg_plainText[94] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[94]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[94] .is_wysiwyg = "true";
defparam \reg_plainText[94] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y52_N8
cycloneiv_io_ibuf \keyIni[94]~input (
	.i(keyIni[94]),
	.ibar(gnd),
	.o(\keyIni[94]~input_o ));
// synopsys translate_off
defparam \keyIni[94]~input .bus_hold = "false";
defparam \keyIni[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y38_N16
cycloneiv_lcell_comb \reg_keyIni[94]~feeder (
// Equation(s):
// \reg_keyIni[94]~feeder_combout  = \keyIni[94]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[94]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[94]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[94]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[94]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y38_N17
dffeas \reg_keyIni[94] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[94]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[94] .is_wysiwyg = "true";
defparam \reg_keyIni[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y38_N18
cycloneiv_lcell_comb \ARK|reg_f[94] (
// Equation(s):
// \ARK|reg_f [94] = reg_plainText[94] $ (reg_keyIni[94])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[94]),
	.datad(reg_keyIni[94]),
	.cin(gnd),
	.combout(\ARK|reg_f [94]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[94] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[94] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y38_N19
dffeas \ARK|outAddRoundKey[94] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [94]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [94]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[94] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N18
cycloneiv_lcell_comb \MC|c_out[4][5]~21 (
// Equation(s):
// \MC|c_out[4][5]~21_combout  = \SR|outShiftRows [69] $ (\SR|outShiftRows [4] $ (\SR|outShiftRows [101]))

	.dataa(\SR|outShiftRows [69]),
	.datab(gnd),
	.datac(\SR|outShiftRows [4]),
	.datad(\SR|outShiftRows [101]),
	.cin(gnd),
	.combout(\MC|c_out[4][5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[4][5]~21 .lut_mask = 16'hA55A;
defparam \MC|c_out[4][5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N22
cycloneiv_lcell_comb \MC|c_out[0][5] (
// Equation(s):
// \MC|c_out[0][5]~combout  = \SR|outShiftRows [100] $ (\SR|outShiftRows [37] $ (\MC|c_out[4][5]~21_combout ))

	.dataa(\SR|outShiftRows [100]),
	.datab(gnd),
	.datac(\SR|outShiftRows [37]),
	.datad(\MC|c_out[4][5]~21_combout ),
	.cin(gnd),
	.combout(\MC|c_out[0][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[0][5] .lut_mask = 16'hA55A;
defparam \MC|c_out[0][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N23
dffeas \MC|outMixColumns[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[0][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[5] .is_wysiwyg = "true";
defparam \MC|outMixColumns[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N15
cycloneiv_io_ibuf \keyIni[5]~input (
	.i(keyIni[5]),
	.ibar(gnd),
	.o(\keyIni[5]~input_o ));
// synopsys translate_off
defparam \keyIni[5]~input .bus_hold = "false";
defparam \keyIni[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N0
cycloneiv_lcell_comb \reg_keyIni[5]~feeder (
// Equation(s):
// \reg_keyIni[5]~feeder_combout  = \keyIni[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[5]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N1
dffeas \reg_keyIni[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[5] .is_wysiwyg = "true";
defparam \reg_keyIni[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N24
cycloneiv_lcell_comb \ARK2|reg_f[5] (
// Equation(s):
// \ARK2|reg_f [5] = \MC|outMixColumns [5] $ (reg_keyIni[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [5]),
	.datad(reg_keyIni[5]),
	.cin(gnd),
	.combout(\ARK2|reg_f [5]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[5] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N25
dffeas \ARK2|outAddRoundKey[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[5] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N20
cycloneiv_lcell_comb \outMuxInicio[5]~117 (
// Equation(s):
// \outMuxInicio[5]~117_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [5]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [5]))

	.dataa(\ARK|outAddRoundKey [5]),
	.datab(\selInicio~input_o ),
	.datac(gnd),
	.datad(\ARK2|outAddRoundKey [5]),
	.cin(gnd),
	.combout(\outMuxInicio[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[5]~117 .lut_mask = 16'hEE22;
defparam \outMuxInicio[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y5_N1
cycloneiv_io_ibuf \plainText[6]~input (
	.i(plainText[6]),
	.ibar(gnd),
	.o(\plainText[6]~input_o ));
// synopsys translate_off
defparam \plainText[6]~input .bus_hold = "false";
defparam \plainText[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N24
cycloneiv_lcell_comb \reg_plainText[6]~feeder (
// Equation(s):
// \reg_plainText[6]~feeder_combout  = \plainText[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[6]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y36_N25
dffeas \reg_plainText[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[6] .is_wysiwyg = "true";
defparam \reg_plainText[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y21_N8
cycloneiv_io_ibuf \keyIni[6]~input (
	.i(keyIni[6]),
	.ibar(gnd),
	.o(\keyIni[6]~input_o ));
// synopsys translate_off
defparam \keyIni[6]~input .bus_hold = "false";
defparam \keyIni[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N0
cycloneiv_lcell_comb \reg_keyIni[6]~feeder (
// Equation(s):
// \reg_keyIni[6]~feeder_combout  = \keyIni[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[6]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y36_N1
dffeas \reg_keyIni[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[6] .is_wysiwyg = "true";
defparam \reg_keyIni[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N18
cycloneiv_lcell_comb \ARK|reg_f[6] (
// Equation(s):
// \ARK|reg_f [6] = reg_plainText[6] $ (reg_keyIni[6])

	.dataa(gnd),
	.datab(reg_plainText[6]),
	.datac(gnd),
	.datad(reg_keyIni[6]),
	.cin(gnd),
	.combout(\ARK|reg_f [6]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[6] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y36_N19
dffeas \ARK|outAddRoundKey[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[6] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N28
cycloneiv_lcell_comb \outMuxInicio[6]~118 (
// Equation(s):
// \outMuxInicio[6]~118_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [6])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [6])))

	.dataa(\ARK2|outAddRoundKey [6]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [6]),
	.cin(gnd),
	.combout(\outMuxInicio[6]~118_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[6]~118 .lut_mask = 16'hAFA0;
defparam \outMuxInicio[6]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y70_N8
cycloneiv_io_ibuf \plainText[7]~input (
	.i(plainText[7]),
	.ibar(gnd),
	.o(\plainText[7]~input_o ));
// synopsys translate_off
defparam \plainText[7]~input .bus_hold = "false";
defparam \plainText[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N4
cycloneiv_lcell_comb \reg_plainText[7]~feeder (
// Equation(s):
// \reg_plainText[7]~feeder_combout  = \plainText[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[7]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y40_N5
dffeas \reg_plainText[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[7] .is_wysiwyg = "true";
defparam \reg_plainText[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N22
cycloneiv_io_ibuf \keyIni[7]~input (
	.i(keyIni[7]),
	.ibar(gnd),
	.o(\keyIni[7]~input_o ));
// synopsys translate_off
defparam \keyIni[7]~input .bus_hold = "false";
defparam \keyIni[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X106_Y32_N17
dffeas \reg_keyIni[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[7] .is_wysiwyg = "true";
defparam \reg_keyIni[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N2
cycloneiv_lcell_comb \ARK|reg_f[7] (
// Equation(s):
// \ARK|reg_f [7] = reg_plainText[7] $ (reg_keyIni[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[7]),
	.datad(reg_keyIni[7]),
	.cin(gnd),
	.combout(\ARK|reg_f [7]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[7] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y36_N3
dffeas \ARK|outAddRoundKey[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[7] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N4
cycloneiv_lcell_comb \outMuxInicio[7]~119 (
// Equation(s):
// \outMuxInicio[7]~119_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [7])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [7])))

	.dataa(\ARK2|outAddRoundKey [7]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [7]),
	.cin(gnd),
	.combout(\outMuxInicio[7]~119_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[7]~119 .lut_mask = 16'hAFA0;
defparam \outMuxInicio[7]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y38_N0
cycloneiv_ram_block \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[7]~119_combout ,\outMuxInicio[6]~118_combout ,\outMuxInicio[5]~117_combout ,\outMuxInicio[4]~116_combout ,\outMuxInicio[3]~115_combout ,\outMuxInicio[2]~114_combout ,\outMuxInicio[1]~113_combout ,\outMuxInicio[0]~112_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes0.rtl.mif";
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux127_rtl_0|altsyncram_3su:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux127_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: LCCOMB_X93_Y38_N20
cycloneiv_lcell_comb \MC|c_out[15][6]~101 (
// Equation(s):
// \MC|c_out[15][6]~101_combout  = \SR|outShiftRows [62] $ (\SR|outShiftRows [30] $ (\SR|outShiftRows [93]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [62]),
	.datac(\SR|outShiftRows [30]),
	.datad(\SR|outShiftRows [93]),
	.cin(gnd),
	.combout(\MC|c_out[15][6]~101_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][6]~101 .lut_mask = 16'hC33C;
defparam \MC|c_out[15][6]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y38_N6
cycloneiv_lcell_comb \MC|c_out[11][6] (
// Equation(s):
// \MC|c_out[11][6]~combout  = \SR|outShiftRows [126] $ (\SR|outShiftRows [61] $ (\MC|c_out[15][6]~101_combout ))

	.dataa(\SR|outShiftRows [126]),
	.datab(gnd),
	.datac(\SR|outShiftRows [61]),
	.datad(\MC|c_out[15][6]~101_combout ),
	.cin(gnd),
	.combout(\MC|c_out[11][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[11][6] .lut_mask = 16'hA55A;
defparam \MC|c_out[11][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y38_N7
dffeas \MC|outMixColumns[94] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[11][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [94]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[94] .is_wysiwyg = "true";
defparam \MC|outMixColumns[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y38_N24
cycloneiv_lcell_comb \ARK2|reg_f[94] (
// Equation(s):
// \ARK2|reg_f [94] = reg_keyIni[94] $ (\MC|outMixColumns [94])

	.dataa(gnd),
	.datab(reg_keyIni[94]),
	.datac(gnd),
	.datad(\MC|outMixColumns [94]),
	.cin(gnd),
	.combout(\ARK2|reg_f [94]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[94] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[94] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y38_N25
dffeas \ARK2|outAddRoundKey[94] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [94]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [94]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[94] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y38_N4
cycloneiv_lcell_comb \outMuxInicio[94]~6 (
// Equation(s):
// \outMuxInicio[94]~6_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [94]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [94]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [94]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [94]),
	.cin(gnd),
	.combout(\outMuxInicio[94]~6_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[94]~6 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[94]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X95_Y0_N1
cycloneiv_io_ibuf \keyIni[95]~input (
	.i(keyIni[95]),
	.ibar(gnd),
	.o(\keyIni[95]~input_o ));
// synopsys translate_off
defparam \keyIni[95]~input .bus_hold = "false";
defparam \keyIni[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N24
cycloneiv_lcell_comb \reg_keyIni[95]~feeder (
// Equation(s):
// \reg_keyIni[95]~feeder_combout  = \keyIni[95]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[95]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[95]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[95]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[95]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y35_N25
dffeas \reg_keyIni[95] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[95]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[95]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[95] .is_wysiwyg = "true";
defparam \reg_keyIni[95] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y27_N8
cycloneiv_io_ibuf \plainText[95]~input (
	.i(plainText[95]),
	.ibar(gnd),
	.o(\plainText[95]~input_o ));
// synopsys translate_off
defparam \plainText[95]~input .bus_hold = "false";
defparam \plainText[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y35_N5
dffeas \reg_plainText[95] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[95]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[95]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[95] .is_wysiwyg = "true";
defparam \reg_plainText[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N30
cycloneiv_lcell_comb \ARK|reg_f[95] (
// Equation(s):
// \ARK|reg_f [95] = reg_keyIni[95] $ (reg_plainText[95])

	.dataa(gnd),
	.datab(reg_keyIni[95]),
	.datac(gnd),
	.datad(reg_plainText[95]),
	.cin(gnd),
	.combout(\ARK|reg_f [95]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[95] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[95] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N31
dffeas \ARK|outAddRoundKey[95] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [95]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [95]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[95] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[95] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X90_Y91_N1
cycloneiv_io_ibuf \keyIni[87]~input (
	.i(keyIni[87]),
	.ibar(gnd),
	.o(\keyIni[87]~input_o ));
// synopsys translate_off
defparam \keyIni[87]~input .bus_hold = "false";
defparam \keyIni[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N26
cycloneiv_lcell_comb \reg_keyIni[87]~feeder (
// Equation(s):
// \reg_keyIni[87]~feeder_combout  = \keyIni[87]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[87]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[87]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[87]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[87]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N27
dffeas \reg_keyIni[87] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[87]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[87]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[87] .is_wysiwyg = "true";
defparam \reg_keyIni[87] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y91_N8
cycloneiv_io_ibuf \plainText[87]~input (
	.i(plainText[87]),
	.ibar(gnd),
	.o(\plainText[87]~input_o ));
// synopsys translate_off
defparam \plainText[87]~input .bus_hold = "false";
defparam \plainText[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N4
cycloneiv_lcell_comb \reg_plainText[87]~feeder (
// Equation(s):
// \reg_plainText[87]~feeder_combout  = \plainText[87]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[87]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[87]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[87]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[87]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N5
dffeas \reg_plainText[87] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[87]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[87]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[87] .is_wysiwyg = "true";
defparam \reg_plainText[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N0
cycloneiv_lcell_comb \ARK|reg_f[87] (
// Equation(s):
// \ARK|reg_f [87] = reg_keyIni[87] $ (reg_plainText[87])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[87]),
	.datad(reg_plainText[87]),
	.cin(gnd),
	.combout(\ARK|reg_f [87]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[87] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[87] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N1
dffeas \ARK|outAddRoundKey[87] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [87]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [87]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[87] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N28
cycloneiv_lcell_comb \MC|c_out[14][7]~66 (
// Equation(s):
// \MC|c_out[14][7]~66_combout  = \SR|outShiftRows [55] $ (\SR|outShiftRows [23])

	.dataa(\SR|outShiftRows [55]),
	.datab(gnd),
	.datac(\SR|outShiftRows [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MC|c_out[14][7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][7]~66 .lut_mask = 16'h5A5A;
defparam \MC|c_out[14][7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N24
cycloneiv_lcell_comb \MC|c_out[10][7] (
// Equation(s):
// \MC|c_out[10][7]~combout  = \SR|outShiftRows [54] $ (\SR|outShiftRows [119] $ (\SR|outShiftRows [86] $ (\MC|c_out[14][7]~66_combout )))

	.dataa(\SR|outShiftRows [54]),
	.datab(\SR|outShiftRows [119]),
	.datac(\SR|outShiftRows [86]),
	.datad(\MC|c_out[14][7]~66_combout ),
	.cin(gnd),
	.combout(\MC|c_out[10][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[10][7] .lut_mask = 16'h6996;
defparam \MC|c_out[10][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y41_N25
dffeas \MC|outMixColumns[87] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[10][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [87]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[87] .is_wysiwyg = "true";
defparam \MC|outMixColumns[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N2
cycloneiv_lcell_comb \ARK2|reg_f[87] (
// Equation(s):
// \ARK2|reg_f [87] = reg_keyIni[87] $ (\MC|outMixColumns [87])

	.dataa(reg_keyIni[87]),
	.datab(gnd),
	.datac(\MC|outMixColumns [87]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK2|reg_f [87]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[87] .lut_mask = 16'h5A5A;
defparam \ARK2|reg_f[87] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N3
dffeas \ARK2|outAddRoundKey[87] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [87]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [87]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[87] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N22
cycloneiv_lcell_comb \outMuxInicio[87]~103 (
// Equation(s):
// \outMuxInicio[87]~103_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [87]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [87]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [87]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [87]),
	.cin(gnd),
	.combout(\outMuxInicio[87]~103_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[87]~103 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[87]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y39_N0
cycloneiv_ram_block \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[87]~103_combout ,\outMuxInicio[86]~102_combout ,\outMuxInicio[85]~101_combout ,\outMuxInicio[84]~100_combout ,\outMuxInicio[83]~99_combout ,\outMuxInicio[82]~98_combout ,\outMuxInicio[81]~97_combout ,\outMuxInicio[80]~96_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes10.rtl.mif";
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux47_rtl_0|altsyncram_ktu:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux47_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N28
cycloneiv_lcell_comb \MC|c_out[15][7]~71 (
// Equation(s):
// \MC|c_out[15][7]~71_combout  = \SR|outShiftRows [63] $ (\SR|outShiftRows [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [63]),
	.datad(\SR|outShiftRows [31]),
	.cin(gnd),
	.combout(\MC|c_out[15][7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][7]~71 .lut_mask = 16'h0FF0;
defparam \MC|c_out[15][7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N16
cycloneiv_lcell_comb \MC|c_out[11][7] (
// Equation(s):
// \MC|c_out[11][7]~combout  = \SR|outShiftRows [127] $ (\SR|outShiftRows [94] $ (\SR|outShiftRows [62] $ (\MC|c_out[15][7]~71_combout )))

	.dataa(\SR|outShiftRows [127]),
	.datab(\SR|outShiftRows [94]),
	.datac(\SR|outShiftRows [62]),
	.datad(\MC|c_out[15][7]~71_combout ),
	.cin(gnd),
	.combout(\MC|c_out[11][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[11][7] .lut_mask = 16'h6996;
defparam \MC|c_out[11][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y39_N17
dffeas \MC|outMixColumns[95] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[11][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [95]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[95] .is_wysiwyg = "true";
defparam \MC|outMixColumns[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N24
cycloneiv_lcell_comb \ARK2|reg_f[95] (
// Equation(s):
// \ARK2|reg_f [95] = \MC|outMixColumns [95] $ (reg_keyIni[95])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [95]),
	.datad(reg_keyIni[95]),
	.cin(gnd),
	.combout(\ARK2|reg_f [95]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[95] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[95] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N25
dffeas \ARK2|outAddRoundKey[95] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [95]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [95]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[95] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N4
cycloneiv_lcell_comb \outMuxInicio[95]~7 (
// Equation(s):
// \outMuxInicio[95]~7_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [95]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [95]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [95]),
	.datad(\ARK2|outAddRoundKey [95]),
	.cin(gnd),
	.combout(\outMuxInicio[95]~7_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[95]~7 .lut_mask = 16'hFA50;
defparam \outMuxInicio[95]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y35_N0
cycloneiv_ram_block \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[95]~7_combout ,\outMuxInicio[94]~6_combout ,\outMuxInicio[93]~5_combout ,\outMuxInicio[92]~4_combout ,\outMuxInicio[91]~3_combout ,\outMuxInicio[90]~2_combout ,\outMuxInicio[89]~1_combout ,\outMuxInicio[88]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes11.rtl.mif";
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux39_rtl_0|altsyncram_ltu:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux39_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N12
cycloneiv_lcell_comb \MC|c_out[0][4]~20 (
// Equation(s):
// \MC|c_out[0][4]~20_combout  = \SR|outShiftRows [36] $ (\SR|outShiftRows [3] $ (\SR|outShiftRows [100] $ (!\SR|outShiftRows [68])))

	.dataa(\SR|outShiftRows [36]),
	.datab(\SR|outShiftRows [3]),
	.datac(\SR|outShiftRows [100]),
	.datad(\SR|outShiftRows [68]),
	.cin(gnd),
	.combout(\MC|c_out[0][4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[0][4]~20 .lut_mask = 16'h9669;
defparam \MC|c_out[0][4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N22
cycloneiv_lcell_comb \MC|c_out[0][4] (
// Equation(s):
// \MC|c_out[0][4]~combout  = \SR|outShiftRows [99] $ (\SR|outShiftRows [103] $ (\SR|outShiftRows [7] $ (!\MC|c_out[0][4]~20_combout )))

	.dataa(\SR|outShiftRows [99]),
	.datab(\SR|outShiftRows [103]),
	.datac(\SR|outShiftRows [7]),
	.datad(\MC|c_out[0][4]~20_combout ),
	.cin(gnd),
	.combout(\MC|c_out[0][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[0][4] .lut_mask = 16'h9669;
defparam \MC|c_out[0][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y36_N23
dffeas \MC|outMixColumns[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[0][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[4] .is_wysiwyg = "true";
defparam \MC|outMixColumns[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y36_N18
cycloneiv_lcell_comb \ARK2|reg_f[4] (
// Equation(s):
// \ARK2|reg_f [4] = reg_keyIni[4] $ (\MC|outMixColumns [4])

	.dataa(reg_keyIni[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [4]),
	.cin(gnd),
	.combout(\ARK2|reg_f [4]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[4] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X104_Y36_N19
dffeas \ARK2|outAddRoundKey[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[4] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y36_N20
cycloneiv_lcell_comb \outMuxInicio[4]~116 (
// Equation(s):
// \outMuxInicio[4]~116_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [4]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [4]))

	.dataa(\ARK|outAddRoundKey [4]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [4]),
	.cin(gnd),
	.combout(\outMuxInicio[4]~116_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[4]~116 .lut_mask = 16'hFA0A;
defparam \outMuxInicio[4]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y79_N8
cycloneiv_io_ibuf \keyIni[125]~input (
	.i(keyIni[125]),
	.ibar(gnd),
	.o(\keyIni[125]~input_o ));
// synopsys translate_off
defparam \keyIni[125]~input .bus_hold = "false";
defparam \keyIni[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X98_Y39_N23
dffeas \reg_keyIni[125] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[125]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[125]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[125] .is_wysiwyg = "true";
defparam \reg_keyIni[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N26
cycloneiv_lcell_comb \MC|c_out[15][5]~116 (
// Equation(s):
// \MC|c_out[15][5]~116_combout  = \SR|outShiftRows [92] $ (\SR|outShiftRows [61] $ (\SR|outShiftRows [29]))

	.dataa(\SR|outShiftRows [92]),
	.datab(gnd),
	.datac(\SR|outShiftRows [61]),
	.datad(\SR|outShiftRows [29]),
	.cin(gnd),
	.combout(\MC|c_out[15][5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][5]~116 .lut_mask = 16'hA55A;
defparam \MC|c_out[15][5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N14
cycloneiv_lcell_comb \MC|c_out[15][5] (
// Equation(s):
// \MC|c_out[15][5]~combout  = \SR|outShiftRows [93] $ (\MC|c_out[15][5]~116_combout  $ (\SR|outShiftRows [124]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [93]),
	.datac(\MC|c_out[15][5]~116_combout ),
	.datad(\SR|outShiftRows [124]),
	.cin(gnd),
	.combout(\MC|c_out[15][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][5] .lut_mask = 16'hC33C;
defparam \MC|c_out[15][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y39_N15
dffeas \MC|outMixColumns[125] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[15][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [125]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[125] .is_wysiwyg = "true";
defparam \MC|outMixColumns[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N10
cycloneiv_lcell_comb \ARK2|reg_f[125] (
// Equation(s):
// \ARK2|reg_f [125] = reg_keyIni[125] $ (\MC|outMixColumns [125])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[125]),
	.datad(\MC|outMixColumns [125]),
	.cin(gnd),
	.combout(\ARK2|reg_f [125]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[125] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[125] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y39_N11
dffeas \ARK2|outAddRoundKey[125] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [125]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [125]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[125] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N4
cycloneiv_lcell_comb \outMuxInicio[125]~109 (
// Equation(s):
// \outMuxInicio[125]~109_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [125]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [125]))

	.dataa(\ARK|outAddRoundKey [125]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [125]),
	.cin(gnd),
	.combout(\outMuxInicio[125]~109_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[125]~109 .lut_mask = 16'hFA0A;
defparam \outMuxInicio[125]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y38_N26
cycloneiv_lcell_comb \MC|c_out[15][6] (
// Equation(s):
// \MC|c_out[15][6]~combout  = \SR|outShiftRows [125] $ (\SR|outShiftRows [94] $ (\MC|c_out[15][6]~101_combout ))

	.dataa(\SR|outShiftRows [125]),
	.datab(gnd),
	.datac(\SR|outShiftRows [94]),
	.datad(\MC|c_out[15][6]~101_combout ),
	.cin(gnd),
	.combout(\MC|c_out[15][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][6] .lut_mask = 16'hA55A;
defparam \MC|c_out[15][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y38_N27
dffeas \MC|outMixColumns[126] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[15][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [126]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[126] .is_wysiwyg = "true";
defparam \MC|outMixColumns[126] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y38_N1
cycloneiv_io_ibuf \keyIni[126]~input (
	.i(keyIni[126]),
	.ibar(gnd),
	.o(\keyIni[126]~input_o ));
// synopsys translate_off
defparam \keyIni[126]~input .bus_hold = "false";
defparam \keyIni[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X93_Y38_N29
dffeas \reg_keyIni[126] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[126]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[126]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[126] .is_wysiwyg = "true";
defparam \reg_keyIni[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y38_N2
cycloneiv_lcell_comb \ARK2|reg_f[126] (
// Equation(s):
// \ARK2|reg_f [126] = \MC|outMixColumns [126] $ (reg_keyIni[126])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [126]),
	.datad(reg_keyIni[126]),
	.cin(gnd),
	.combout(\ARK2|reg_f [126]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[126] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[126] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y38_N3
dffeas \ARK2|outAddRoundKey[126] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [126]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [126]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[126] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y38_N10
cycloneiv_lcell_comb \ARK|reg_f[126] (
// Equation(s):
// \ARK|reg_f [126] = reg_plainText[126] $ (reg_keyIni[126])

	.dataa(reg_plainText[126]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[126]),
	.cin(gnd),
	.combout(\ARK|reg_f [126]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[126] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[126] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y38_N11
dffeas \ARK|outAddRoundKey[126] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [126]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [126]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[126] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y38_N12
cycloneiv_lcell_comb \outMuxInicio[126]~110 (
// Equation(s):
// \outMuxInicio[126]~110_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [126])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [126])))

	.dataa(\selInicio~input_o ),
	.datab(\ARK2|outAddRoundKey [126]),
	.datac(gnd),
	.datad(\ARK|outAddRoundKey [126]),
	.cin(gnd),
	.combout(\outMuxInicio[126]~110_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[126]~110 .lut_mask = 16'hDD88;
defparam \outMuxInicio[126]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N4
cycloneiv_lcell_comb \MC|c_out[15][7] (
// Equation(s):
// \MC|c_out[15][7]~combout  = \SR|outShiftRows [126] $ (\SR|outShiftRows [95] $ (\SR|outShiftRows [94] $ (\MC|c_out[15][7]~71_combout )))

	.dataa(\SR|outShiftRows [126]),
	.datab(\SR|outShiftRows [95]),
	.datac(\SR|outShiftRows [94]),
	.datad(\MC|c_out[15][7]~71_combout ),
	.cin(gnd),
	.combout(\MC|c_out[15][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][7] .lut_mask = 16'h6996;
defparam \MC|c_out[15][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y39_N5
dffeas \MC|outMixColumns[127] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[15][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [127]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[127] .is_wysiwyg = "true";
defparam \MC|outMixColumns[127] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y57_N8
cycloneiv_io_ibuf \keyIni[127]~input (
	.i(keyIni[127]),
	.ibar(gnd),
	.o(\keyIni[127]~input_o ));
// synopsys translate_off
defparam \keyIni[127]~input .bus_hold = "false";
defparam \keyIni[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N28
cycloneiv_lcell_comb \reg_keyIni[127]~feeder (
// Equation(s):
// \reg_keyIni[127]~feeder_combout  = \keyIni[127]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[127]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[127]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[127]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[127]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y39_N29
dffeas \reg_keyIni[127] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[127]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[127]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[127] .is_wysiwyg = "true";
defparam \reg_keyIni[127] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N12
cycloneiv_lcell_comb \ARK2|reg_f[127] (
// Equation(s):
// \ARK2|reg_f [127] = \MC|outMixColumns [127] $ (reg_keyIni[127])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [127]),
	.datad(reg_keyIni[127]),
	.cin(gnd),
	.combout(\ARK2|reg_f [127]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[127] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[127] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y39_N13
dffeas \ARK2|outAddRoundKey[127] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [127]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [127]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[127] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[127] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N8
cycloneiv_lcell_comb \outMuxInicio[127]~111 (
// Equation(s):
// \outMuxInicio[127]~111_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [127]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [127]))

	.dataa(\ARK|outAddRoundKey [127]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [127]),
	.cin(gnd),
	.combout(\outMuxInicio[127]~111_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[127]~111 .lut_mask = 16'hFA0A;
defparam \outMuxInicio[127]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y37_N0
cycloneiv_ram_block \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[127]~111_combout ,\outMuxInicio[126]~110_combout ,\outMuxInicio[125]~109_combout ,\outMuxInicio[124]~108_combout ,\outMuxInicio[123]~107_combout ,\outMuxInicio[122]~106_combout ,\outMuxInicio[121]~105_combout ,\outMuxInicio[120]~104_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes15.rtl.mif";
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux7_rtl_0|altsyncram_ptu:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux7_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N20
cycloneiv_lcell_comb \MC|c_out[11][5]~100 (
// Equation(s):
// \MC|c_out[11][5]~100_combout  = \SR|outShiftRows [92] $ (!\SR|outShiftRows [60])

	.dataa(\SR|outShiftRows [92]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SR|outShiftRows [60]),
	.cin(gnd),
	.combout(\MC|c_out[11][5]~100_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[11][5]~100 .lut_mask = 16'hAA55;
defparam \MC|c_out[11][5]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N10
cycloneiv_lcell_comb \MC|c_out[11][5] (
// Equation(s):
// \MC|c_out[11][5]~combout  = \SR|outShiftRows [61] $ (\SR|outShiftRows [29] $ (\SR|outShiftRows [125] $ (!\MC|c_out[11][5]~100_combout )))

	.dataa(\SR|outShiftRows [61]),
	.datab(\SR|outShiftRows [29]),
	.datac(\SR|outShiftRows [125]),
	.datad(\MC|c_out[11][5]~100_combout ),
	.cin(gnd),
	.combout(\MC|c_out[11][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[11][5] .lut_mask = 16'h9669;
defparam \MC|c_out[11][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y39_N11
dffeas \MC|outMixColumns[93] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[11][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [93]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[93] .is_wysiwyg = "true";
defparam \MC|outMixColumns[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N16
cycloneiv_lcell_comb \ARK2|reg_f[93] (
// Equation(s):
// \ARK2|reg_f [93] = reg_keyIni[93] $ (\MC|outMixColumns [93])

	.dataa(reg_keyIni[93]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [93]),
	.cin(gnd),
	.combout(\ARK2|reg_f [93]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[93] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[93] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y35_N17
dffeas \ARK2|outAddRoundKey[93] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [93]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [93]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[93] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[93] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X95_Y91_N8
cycloneiv_io_ibuf \plainText[93]~input (
	.i(plainText[93]),
	.ibar(gnd),
	.o(\plainText[93]~input_o ));
// synopsys translate_off
defparam \plainText[93]~input .bus_hold = "false";
defparam \plainText[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X95_Y35_N1
dffeas \reg_plainText[93] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[93]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[93]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[93] .is_wysiwyg = "true";
defparam \reg_plainText[93] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y19_N1
cycloneiv_io_ibuf \keyIni[93]~input (
	.i(keyIni[93]),
	.ibar(gnd),
	.o(\keyIni[93]~input_o ));
// synopsys translate_off
defparam \keyIni[93]~input .bus_hold = "false";
defparam \keyIni[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N10
cycloneiv_lcell_comb \reg_keyIni[93]~feeder (
// Equation(s):
// \reg_keyIni[93]~feeder_combout  = \keyIni[93]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[93]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[93]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[93]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[93]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y35_N11
dffeas \reg_keyIni[93] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[93]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[93]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[93] .is_wysiwyg = "true";
defparam \reg_keyIni[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N2
cycloneiv_lcell_comb \ARK|reg_f[93] (
// Equation(s):
// \ARK|reg_f [93] = reg_plainText[93] $ (reg_keyIni[93])

	.dataa(gnd),
	.datab(reg_plainText[93]),
	.datac(gnd),
	.datad(reg_keyIni[93]),
	.cin(gnd),
	.combout(\ARK|reg_f [93]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[93] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[93] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y35_N3
dffeas \ARK|outAddRoundKey[93] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [93]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [93]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[93] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N0
cycloneiv_lcell_comb \outMuxInicio[93]~5 (
// Equation(s):
// \outMuxInicio[93]~5_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [93])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [93])))

	.dataa(\selInicio~input_o ),
	.datab(\ARK2|outAddRoundKey [93]),
	.datac(gnd),
	.datad(\ARK|outAddRoundKey [93]),
	.cin(gnd),
	.combout(\outMuxInicio[93]~5_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[93]~5 .lut_mask = 16'hDD88;
defparam \outMuxInicio[93]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N20
cycloneiv_lcell_comb \MC|c_out[12][4]~23 (
// Equation(s):
// \MC|c_out[12][4]~23_combout  = \SR|outShiftRows [103] $ (\SR|outShiftRows [71])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [103]),
	.datad(\SR|outShiftRows [71]),
	.cin(gnd),
	.combout(\MC|c_out[12][4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][4]~23 .lut_mask = 16'h0FF0;
defparam \MC|c_out[12][4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N24
cycloneiv_lcell_comb \MC|c_out[4][7] (
// Equation(s):
// \MC|c_out[4][7]~combout  = \SR|outShiftRows [6] $ (\SR|outShiftRows [38] $ (\SR|outShiftRows [7] $ (\MC|c_out[12][4]~23_combout )))

	.dataa(\SR|outShiftRows [6]),
	.datab(\SR|outShiftRows [38]),
	.datac(\SR|outShiftRows [7]),
	.datad(\MC|c_out[12][4]~23_combout ),
	.cin(gnd),
	.combout(\MC|c_out[4][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[4][7] .lut_mask = 16'h6996;
defparam \MC|c_out[4][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N25
dffeas \MC|outMixColumns[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[4][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [39]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[39] .is_wysiwyg = "true";
defparam \MC|outMixColumns[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N10
cycloneiv_lcell_comb \ARK2|reg_f[39] (
// Equation(s):
// \ARK2|reg_f [39] = reg_keyIni[39] $ (\MC|outMixColumns [39])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[39]),
	.datad(\MC|outMixColumns [39]),
	.cin(gnd),
	.combout(\ARK2|reg_f [39]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[39] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N11
dffeas \ARK2|outAddRoundKey[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [39]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[39] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N12
cycloneiv_lcell_comb \outMuxInicio[39]~95 (
// Equation(s):
// \outMuxInicio[39]~95_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [39]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [39]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [39]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [39]),
	.cin(gnd),
	.combout(\outMuxInicio[39]~95_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[39]~95 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[39]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N24
cycloneiv_lcell_comb \MC|c_out[14][6]~93 (
// Equation(s):
// \MC|c_out[14][6]~93_combout  = \SR|outShiftRows [22] $ (\SR|outShiftRows [85] $ (\SR|outShiftRows [54]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [22]),
	.datac(\SR|outShiftRows [85]),
	.datad(\SR|outShiftRows [54]),
	.cin(gnd),
	.combout(\MC|c_out[14][6]~93_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][6]~93 .lut_mask = 16'hC33C;
defparam \MC|c_out[14][6]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N2
cycloneiv_lcell_comb \MC|c_out[10][6] (
// Equation(s):
// \MC|c_out[10][6]~combout  = \SR|outShiftRows [118] $ (\SR|outShiftRows [53] $ (\MC|c_out[14][6]~93_combout ))

	.dataa(gnd),
	.datab(\SR|outShiftRows [118]),
	.datac(\SR|outShiftRows [53]),
	.datad(\MC|c_out[14][6]~93_combout ),
	.cin(gnd),
	.combout(\MC|c_out[10][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[10][6] .lut_mask = 16'hC33C;
defparam \MC|c_out[10][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y42_N3
dffeas \MC|outMixColumns[86] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[10][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [86]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[86] .is_wysiwyg = "true";
defparam \MC|outMixColumns[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N28
cycloneiv_lcell_comb \ARK2|reg_f[86] (
// Equation(s):
// \ARK2|reg_f [86] = reg_keyIni[86] $ (\MC|outMixColumns [86])

	.dataa(gnd),
	.datab(reg_keyIni[86]),
	.datac(gnd),
	.datad(\MC|outMixColumns [86]),
	.cin(gnd),
	.combout(\ARK2|reg_f [86]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[86] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[86] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y42_N29
dffeas \ARK2|outAddRoundKey[86] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [86]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [86]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[86] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N24
cycloneiv_lcell_comb \outMuxInicio[86]~102 (
// Equation(s):
// \outMuxInicio[86]~102_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [86]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [86]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [86]),
	.datad(\ARK2|outAddRoundKey [86]),
	.cin(gnd),
	.combout(\outMuxInicio[86]~102_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[86]~102 .lut_mask = 16'hFA50;
defparam \outMuxInicio[86]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y39_N10
cycloneiv_lcell_comb \MC|c_out[15][4]~115 (
// Equation(s):
// \MC|c_out[15][4]~115_combout  = \SR|outShiftRows [28] $ (\SR|outShiftRows [92] $ (\SR|outShiftRows [60] $ (\SR|outShiftRows [91])))

	.dataa(\SR|outShiftRows [28]),
	.datab(\SR|outShiftRows [92]),
	.datac(\SR|outShiftRows [60]),
	.datad(\SR|outShiftRows [91]),
	.cin(gnd),
	.combout(\MC|c_out[15][4]~115_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][4]~115 .lut_mask = 16'h6996;
defparam \MC|c_out[15][4]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y39_N4
cycloneiv_lcell_comb \MC|c_out[15][4] (
// Equation(s):
// \MC|c_out[15][4]~combout  = \SR|outShiftRows [123] $ (\SR|outShiftRows [127] $ (\SR|outShiftRows [95] $ (\MC|c_out[15][4]~115_combout )))

	.dataa(\SR|outShiftRows [123]),
	.datab(\SR|outShiftRows [127]),
	.datac(\SR|outShiftRows [95]),
	.datad(\MC|c_out[15][4]~115_combout ),
	.cin(gnd),
	.combout(\MC|c_out[15][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][4] .lut_mask = 16'h6996;
defparam \MC|c_out[15][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y39_N5
dffeas \MC|outMixColumns[124] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[15][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [124]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[124] .is_wysiwyg = "true";
defparam \MC|outMixColumns[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y40_N28
cycloneiv_lcell_comb \ARK2|reg_f[124] (
// Equation(s):
// \ARK2|reg_f [124] = reg_keyIni[124] $ (\MC|outMixColumns [124])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[124]),
	.datad(\MC|outMixColumns [124]),
	.cin(gnd),
	.combout(\ARK2|reg_f [124]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[124] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[124] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y40_N29
dffeas \ARK2|outAddRoundKey[124] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [124]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [124]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[124] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y40_N22
cycloneiv_lcell_comb \outMuxInicio[124]~108 (
// Equation(s):
// \outMuxInicio[124]~108_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [124]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [124]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [124]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [124]),
	.cin(gnd),
	.combout(\outMuxInicio[124]~108_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[124]~108 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[124]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y37_N16
cycloneiv_lcell_comb \MC|c_out[15][4]~49 (
// Equation(s):
// \MC|c_out[15][4]~49_combout  = \SR|outShiftRows [127] $ (\SR|outShiftRows [95])

	.dataa(\SR|outShiftRows [127]),
	.datab(gnd),
	.datac(\SR|outShiftRows [95]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MC|c_out[15][4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][4]~49 .lut_mask = 16'h5A5A;
defparam \MC|c_out[15][4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y37_N18
cycloneiv_lcell_comb \MC|c_out[3][7] (
// Equation(s):
// \MC|c_out[3][7]~combout  = \SR|outShiftRows [63] $ (\SR|outShiftRows [126] $ (\SR|outShiftRows [30] $ (\MC|c_out[15][4]~49_combout )))

	.dataa(\SR|outShiftRows [63]),
	.datab(\SR|outShiftRows [126]),
	.datac(\SR|outShiftRows [30]),
	.datad(\MC|c_out[15][4]~49_combout ),
	.cin(gnd),
	.combout(\MC|c_out[3][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[3][7] .lut_mask = 16'h6996;
defparam \MC|c_out[3][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y37_N19
dffeas \MC|outMixColumns[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[3][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[31] .is_wysiwyg = "true";
defparam \MC|outMixColumns[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y37_N24
cycloneiv_lcell_comb \ARK2|reg_f[31] (
// Equation(s):
// \ARK2|reg_f [31] = \MC|outMixColumns [31] $ (reg_keyIni[31])

	.dataa(gnd),
	.datab(\MC|outMixColumns [31]),
	.datac(gnd),
	.datad(reg_keyIni[31]),
	.cin(gnd),
	.combout(\ARK2|reg_f [31]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[31] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y37_N25
dffeas \ARK2|outAddRoundKey[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[31] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y37_N20
cycloneiv_lcell_comb \outMuxInicio[31]~87 (
// Equation(s):
// \outMuxInicio[31]~87_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [31]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [31]))

	.dataa(\selInicio~input_o ),
	.datab(\ARK|outAddRoundKey [31]),
	.datac(gnd),
	.datad(\ARK2|outAddRoundKey [31]),
	.cin(gnd),
	.combout(\outMuxInicio[31]~87_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[31]~87 .lut_mask = 16'hEE44;
defparam \outMuxInicio[31]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y40_N0
cycloneiv_ram_block \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[31]~87_combout ,\outMuxInicio[30]~86_combout ,\outMuxInicio[29]~85_combout ,\outMuxInicio[28]~84_combout ,\outMuxInicio[27]~83_combout ,\outMuxInicio[26]~82_combout ,\outMuxInicio[25]~81_combout ,\outMuxInicio[24]~80_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes3.rtl.mif";
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux103_rtl_0|altsyncram_6su:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux103_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N28
cycloneiv_lcell_comb \MC|c_out[14][4]~40 (
// Equation(s):
// \MC|c_out[14][4]~40_combout  = \SR|outShiftRows [87] $ (\SR|outShiftRows [119])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [87]),
	.datad(\SR|outShiftRows [119]),
	.cin(gnd),
	.combout(\MC|c_out[14][4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][4]~40 .lut_mask = 16'h0FF0;
defparam \MC|c_out[14][4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N16
cycloneiv_lcell_comb \MC|c_out[2][7] (
// Equation(s):
// \MC|c_out[2][7]~combout  = \SR|outShiftRows [55] $ (\SR|outShiftRows [22] $ (\SR|outShiftRows [118] $ (\MC|c_out[14][4]~40_combout )))

	.dataa(\SR|outShiftRows [55]),
	.datab(\SR|outShiftRows [22]),
	.datac(\SR|outShiftRows [118]),
	.datad(\MC|c_out[14][4]~40_combout ),
	.cin(gnd),
	.combout(\MC|c_out[2][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[2][7] .lut_mask = 16'h6996;
defparam \MC|c_out[2][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N17
dffeas \MC|outMixColumns[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[2][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[23] .is_wysiwyg = "true";
defparam \MC|outMixColumns[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N8
cycloneiv_lcell_comb \ARK2|reg_f[23] (
// Equation(s):
// \ARK2|reg_f [23] = reg_keyIni[23] $ (\MC|outMixColumns [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[23]),
	.datad(\MC|outMixColumns [23]),
	.cin(gnd),
	.combout(\ARK2|reg_f [23]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[23] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N9
dffeas \ARK2|outAddRoundKey[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[23] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N15
cycloneiv_io_ibuf \plainText[23]~input (
	.i(plainText[23]),
	.ibar(gnd),
	.o(\plainText[23]~input_o ));
// synopsys translate_off
defparam \plainText[23]~input .bus_hold = "false";
defparam \plainText[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N20
cycloneiv_lcell_comb \reg_plainText[23]~feeder (
// Equation(s):
// \reg_plainText[23]~feeder_combout  = \plainText[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[23]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[23]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N21
dffeas \reg_plainText[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[23]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[23] .is_wysiwyg = "true";
defparam \reg_plainText[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N24
cycloneiv_lcell_comb \ARK|reg_f[23] (
// Equation(s):
// \ARK|reg_f [23] = reg_keyIni[23] $ (reg_plainText[23])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[23]),
	.datad(reg_plainText[23]),
	.cin(gnd),
	.combout(\ARK|reg_f [23]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[23] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N25
dffeas \ARK|outAddRoundKey[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[23] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N30
cycloneiv_lcell_comb \outMuxInicio[23]~55 (
// Equation(s):
// \outMuxInicio[23]~55_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [23])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [23])))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK2|outAddRoundKey [23]),
	.datad(\ARK|outAddRoundKey [23]),
	.cin(gnd),
	.combout(\outMuxInicio[23]~55_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[23]~55 .lut_mask = 16'hF3C0;
defparam \outMuxInicio[23]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y34_N0
cycloneiv_ram_block \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[23]~55_combout ,\outMuxInicio[22]~54_combout ,\outMuxInicio[21]~53_combout ,\outMuxInicio[20]~52_combout ,\outMuxInicio[19]~51_combout ,\outMuxInicio[18]~50_combout ,\outMuxInicio[17]~49_combout ,\outMuxInicio[16]~48_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes2.rtl.mif";
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux111_rtl_0|altsyncram_5su:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux111_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N2
cycloneiv_lcell_comb \MC|c_out[1][6]~31 (
// Equation(s):
// \MC|c_out[1][6]~31_combout  = \SR|outShiftRows [110] $ (\SR|outShiftRows [78] $ (\SR|outShiftRows [13]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [110]),
	.datac(\SR|outShiftRows [78]),
	.datad(\SR|outShiftRows [13]),
	.cin(gnd),
	.combout(\MC|c_out[1][6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[1][6]~31 .lut_mask = 16'hC33C;
defparam \MC|c_out[1][6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N8
cycloneiv_lcell_comb \MC|c_out[5][6] (
// Equation(s):
// \MC|c_out[5][6]~combout  = \MC|c_out[1][6]~31_combout  $ (\SR|outShiftRows [45] $ (\SR|outShiftRows [14]))

	.dataa(gnd),
	.datab(\MC|c_out[1][6]~31_combout ),
	.datac(\SR|outShiftRows [45]),
	.datad(\SR|outShiftRows [14]),
	.cin(gnd),
	.combout(\MC|c_out[5][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[5][6] .lut_mask = 16'hC33C;
defparam \MC|c_out[5][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N9
dffeas \MC|outMixColumns[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[5][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [46]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[46] .is_wysiwyg = "true";
defparam \MC|outMixColumns[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N10
cycloneiv_lcell_comb \ARK2|reg_f[46] (
// Equation(s):
// \ARK2|reg_f [46] = \MC|outMixColumns [46] $ (reg_keyIni[46])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [46]),
	.datad(reg_keyIni[46]),
	.cin(gnd),
	.combout(\ARK2|reg_f [46]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[46] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N11
dffeas \ARK2|outAddRoundKey[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [46]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[46] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N20
cycloneiv_lcell_comb \outMuxInicio[46]~126 (
// Equation(s):
// \outMuxInicio[46]~126_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [46]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [46]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [46]),
	.datad(\ARK2|outAddRoundKey [46]),
	.cin(gnd),
	.combout(\outMuxInicio[46]~126_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[46]~126 .lut_mask = 16'hFA50;
defparam \outMuxInicio[46]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N2
cycloneiv_lcell_comb \MC|c_out[3][6]~48 (
// Equation(s):
// \MC|c_out[3][6]~48_combout  = \SR|outShiftRows [94] $ (\SR|outShiftRows [126] $ (\SR|outShiftRows [29]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [94]),
	.datac(\SR|outShiftRows [126]),
	.datad(\SR|outShiftRows [29]),
	.cin(gnd),
	.combout(\MC|c_out[3][6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[3][6]~48 .lut_mask = 16'hC33C;
defparam \MC|c_out[3][6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N6
cycloneiv_lcell_comb \MC|c_out[3][6] (
// Equation(s):
// \MC|c_out[3][6]~combout  = \SR|outShiftRows [62] $ (\SR|outShiftRows [125] $ (\MC|c_out[3][6]~48_combout ))

	.dataa(gnd),
	.datab(\SR|outShiftRows [62]),
	.datac(\SR|outShiftRows [125]),
	.datad(\MC|c_out[3][6]~48_combout ),
	.cin(gnd),
	.combout(\MC|c_out[3][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[3][6] .lut_mask = 16'hC33C;
defparam \MC|c_out[3][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y39_N7
dffeas \MC|outMixColumns[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[3][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[30] .is_wysiwyg = "true";
defparam \MC|outMixColumns[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y40_N20
cycloneiv_lcell_comb \ARK2|reg_f[30] (
// Equation(s):
// \ARK2|reg_f [30] = \MC|outMixColumns [30] $ (reg_keyIni[30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [30]),
	.datad(reg_keyIni[30]),
	.cin(gnd),
	.combout(\ARK2|reg_f [30]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[30] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y40_N21
dffeas \ARK2|outAddRoundKey[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[30] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y40_N24
cycloneiv_lcell_comb \outMuxInicio[30]~86 (
// Equation(s):
// \outMuxInicio[30]~86_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [30]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [30]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [30]),
	.datad(\ARK2|outAddRoundKey [30]),
	.cin(gnd),
	.combout(\outMuxInicio[30]~86_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[30]~86 .lut_mask = 16'hFA50;
defparam \outMuxInicio[30]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N0
cycloneiv_lcell_comb \MC|c_out[2][6]~39 (
// Equation(s):
// \MC|c_out[2][6]~39_combout  = \SR|outShiftRows [86] $ (\SR|outShiftRows [118] $ (\SR|outShiftRows [21]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [86]),
	.datac(\SR|outShiftRows [118]),
	.datad(\SR|outShiftRows [21]),
	.cin(gnd),
	.combout(\MC|c_out[2][6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[2][6]~39 .lut_mask = 16'hC33C;
defparam \MC|c_out[2][6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N6
cycloneiv_lcell_comb \MC|c_out[2][6] (
// Equation(s):
// \MC|c_out[2][6]~combout  = \SR|outShiftRows [54] $ (\SR|outShiftRows [117] $ (\MC|c_out[2][6]~39_combout ))

	.dataa(\SR|outShiftRows [54]),
	.datab(\SR|outShiftRows [117]),
	.datac(gnd),
	.datad(\MC|c_out[2][6]~39_combout ),
	.cin(gnd),
	.combout(\MC|c_out[2][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[2][6] .lut_mask = 16'h9966;
defparam \MC|c_out[2][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y42_N7
dffeas \MC|outMixColumns[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[2][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[22] .is_wysiwyg = "true";
defparam \MC|outMixColumns[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneiv_lcell_comb \ARK2|reg_f[22] (
// Equation(s):
// \ARK2|reg_f [22] = reg_keyIni[22] $ (\MC|outMixColumns [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[22]),
	.datad(\MC|outMixColumns [22]),
	.cin(gnd),
	.combout(\ARK2|reg_f [22]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[22] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N1
dffeas \ARK2|outAddRoundKey[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[22] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneiv_lcell_comb \outMuxInicio[22]~54 (
// Equation(s):
// \outMuxInicio[22]~54_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [22]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [22]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [22]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [22]),
	.cin(gnd),
	.combout(\outMuxInicio[22]~54_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[22]~54 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[22]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N28
cycloneiv_lcell_comb \MC|c_out[1][7] (
// Equation(s):
// \MC|c_out[1][7]~combout  = \SR|outShiftRows [47] $ (\SR|outShiftRows [14] $ (\SR|outShiftRows [110] $ (\MC|c_out[13][4]~32_combout )))

	.dataa(\SR|outShiftRows [47]),
	.datab(\SR|outShiftRows [14]),
	.datac(\SR|outShiftRows [110]),
	.datad(\MC|c_out[13][4]~32_combout ),
	.cin(gnd),
	.combout(\MC|c_out[1][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[1][7] .lut_mask = 16'h6996;
defparam \MC|c_out[1][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N29
dffeas \MC|outMixColumns[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[1][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[15] .is_wysiwyg = "true";
defparam \MC|outMixColumns[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N8
cycloneiv_io_ibuf \keyIni[15]~input (
	.i(keyIni[15]),
	.ibar(gnd),
	.o(\keyIni[15]~input_o ));
// synopsys translate_off
defparam \keyIni[15]~input .bus_hold = "false";
defparam \keyIni[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
cycloneiv_lcell_comb \reg_keyIni[15]~feeder (
// Equation(s):
// \reg_keyIni[15]~feeder_combout  = \keyIni[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[15]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[15]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N19
dffeas \reg_keyIni[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[15] .is_wysiwyg = "true";
defparam \reg_keyIni[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
cycloneiv_lcell_comb \ARK2|reg_f[15] (
// Equation(s):
// \ARK2|reg_f [15] = \MC|outMixColumns [15] $ (reg_keyIni[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [15]),
	.datad(reg_keyIni[15]),
	.cin(gnd),
	.combout(\ARK2|reg_f [15]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[15] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N29
dffeas \ARK2|outAddRoundKey[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[15] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
cycloneiv_lcell_comb \outMuxInicio[15]~23 (
// Equation(s):
// \outMuxInicio[15]~23_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [15]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [15]))

	.dataa(\ARK|outAddRoundKey [15]),
	.datab(\selInicio~input_o ),
	.datac(gnd),
	.datad(\ARK2|outAddRoundKey [15]),
	.cin(gnd),
	.combout(\outMuxInicio[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[15]~23 .lut_mask = 16'hEE22;
defparam \outMuxInicio[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y36_N0
cycloneiv_ram_block \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[15]~23_combout ,\outMuxInicio[14]~22_combout ,\outMuxInicio[13]~21_combout ,\outMuxInicio[12]~20_combout ,\outMuxInicio[11]~19_combout ,\outMuxInicio[10]~18_combout ,\outMuxInicio[9]~17_combout ,\outMuxInicio[8]~16_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes1.rtl.mif";
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux119_rtl_0|altsyncram_4su:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux119_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N10
cycloneiv_lcell_comb \MC|c_out[0][6]~22 (
// Equation(s):
// \MC|c_out[0][6]~22_combout  = \SR|outShiftRows [5] $ (\SR|outShiftRows [102] $ (\SR|outShiftRows [70]))

	.dataa(\SR|outShiftRows [5]),
	.datab(gnd),
	.datac(\SR|outShiftRows [102]),
	.datad(\SR|outShiftRows [70]),
	.cin(gnd),
	.combout(\MC|c_out[0][6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[0][6]~22 .lut_mask = 16'hA55A;
defparam \MC|c_out[0][6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N22
cycloneiv_lcell_comb \MC|c_out[4][6] (
// Equation(s):
// \MC|c_out[4][6]~combout  = \SR|outShiftRows [37] $ (\SR|outShiftRows [6] $ (\MC|c_out[0][6]~22_combout ))

	.dataa(\SR|outShiftRows [37]),
	.datab(gnd),
	.datac(\SR|outShiftRows [6]),
	.datad(\MC|c_out[0][6]~22_combout ),
	.cin(gnd),
	.combout(\MC|c_out[4][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[4][6] .lut_mask = 16'hA55A;
defparam \MC|c_out[4][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N23
dffeas \MC|outMixColumns[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[4][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [38]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[38] .is_wysiwyg = "true";
defparam \MC|outMixColumns[38] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y43_N8
cycloneiv_io_ibuf \keyIni[38]~input (
	.i(keyIni[38]),
	.ibar(gnd),
	.o(\keyIni[38]~input_o ));
// synopsys translate_off
defparam \keyIni[38]~input .bus_hold = "false";
defparam \keyIni[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X93_Y43_N11
dffeas \reg_keyIni[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[38]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[38]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[38] .is_wysiwyg = "true";
defparam \reg_keyIni[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y43_N24
cycloneiv_lcell_comb \ARK2|reg_f[38] (
// Equation(s):
// \ARK2|reg_f [38] = \MC|outMixColumns [38] $ (reg_keyIni[38])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [38]),
	.datad(reg_keyIni[38]),
	.cin(gnd),
	.combout(\ARK2|reg_f [38]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[38] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y43_N25
dffeas \ARK2|outAddRoundKey[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [38]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[38] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y43_N2
cycloneiv_lcell_comb \outMuxInicio[38]~94 (
// Equation(s):
// \outMuxInicio[38]~94_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [38]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [38]))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK|outAddRoundKey [38]),
	.datad(\ARK2|outAddRoundKey [38]),
	.cin(gnd),
	.combout(\outMuxInicio[38]~94_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[38]~94 .lut_mask = 16'hFC30;
defparam \outMuxInicio[38]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N8
cycloneiv_lcell_comb \MC|c_out[6][5] (
// Equation(s):
// \MC|c_out[6][5]~combout  = \SR|outShiftRows [21] $ (\SR|outShiftRows [52] $ (\MC|c_out[6][5]~38_combout ))

	.dataa(\SR|outShiftRows [21]),
	.datab(gnd),
	.datac(\SR|outShiftRows [52]),
	.datad(\MC|c_out[6][5]~38_combout ),
	.cin(gnd),
	.combout(\MC|c_out[6][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[6][5] .lut_mask = 16'hA55A;
defparam \MC|c_out[6][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y42_N9
dffeas \MC|outMixColumns[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[6][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [53]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[53] .is_wysiwyg = "true";
defparam \MC|outMixColumns[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N2
cycloneiv_lcell_comb \ARK2|reg_f[53] (
// Equation(s):
// \ARK2|reg_f [53] = reg_keyIni[53] $ (\MC|outMixColumns [53])

	.dataa(reg_keyIni[53]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [53]),
	.cin(gnd),
	.combout(\ARK2|reg_f [53]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[53] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[53] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N3
dffeas \ARK2|outAddRoundKey[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [53]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [53]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[53] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N22
cycloneiv_lcell_comb \outMuxInicio[53]~29 (
// Equation(s):
// \outMuxInicio[53]~29_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [53]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [53]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [53]),
	.datad(\ARK2|outAddRoundKey [53]),
	.cin(gnd),
	.combout(\outMuxInicio[53]~29_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[53]~29 .lut_mask = 16'hFA50;
defparam \outMuxInicio[53]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N22
cycloneiv_io_ibuf \keyIni[54]~input (
	.i(keyIni[54]),
	.ibar(gnd),
	.o(\keyIni[54]~input_o ));
// synopsys translate_off
defparam \keyIni[54]~input .bus_hold = "false";
defparam \keyIni[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneiv_lcell_comb \reg_keyIni[54]~feeder (
// Equation(s):
// \reg_keyIni[54]~feeder_combout  = \keyIni[54]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[54]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[54]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N19
dffeas \reg_keyIni[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[54]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[54] .is_wysiwyg = "true";
defparam \reg_keyIni[54] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneiv_io_ibuf \plainText[54]~input (
	.i(plainText[54]),
	.ibar(gnd),
	.o(\plainText[54]~input_o ));
// synopsys translate_off
defparam \plainText[54]~input .bus_hold = "false";
defparam \plainText[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y32_N17
dffeas \reg_plainText[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[54]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[54]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[54] .is_wysiwyg = "true";
defparam \reg_plainText[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneiv_lcell_comb \ARK|reg_f[54] (
// Equation(s):
// \ARK|reg_f [54] = reg_keyIni[54] $ (reg_plainText[54])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[54]),
	.datad(reg_plainText[54]),
	.cin(gnd),
	.combout(\ARK|reg_f [54]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[54] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[54] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \ARK|outAddRoundKey[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [54]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [54]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[54] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N14
cycloneiv_lcell_comb \MC|c_out[6][6] (
// Equation(s):
// \MC|c_out[6][6]~combout  = \SR|outShiftRows [22] $ (\SR|outShiftRows [53] $ (\MC|c_out[2][6]~39_combout ))

	.dataa(gnd),
	.datab(\SR|outShiftRows [22]),
	.datac(\SR|outShiftRows [53]),
	.datad(\MC|c_out[2][6]~39_combout ),
	.cin(gnd),
	.combout(\MC|c_out[6][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[6][6] .lut_mask = 16'hC33C;
defparam \MC|c_out[6][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y42_N15
dffeas \MC|outMixColumns[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[6][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [54]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[54] .is_wysiwyg = "true";
defparam \MC|outMixColumns[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneiv_lcell_comb \ARK2|reg_f[54] (
// Equation(s):
// \ARK2|reg_f [54] = reg_keyIni[54] $ (\MC|outMixColumns [54])

	.dataa(reg_keyIni[54]),
	.datab(gnd),
	.datac(\MC|outMixColumns [54]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK2|reg_f [54]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[54] .lut_mask = 16'h5A5A;
defparam \ARK2|reg_f[54] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N3
dffeas \ARK2|outAddRoundKey[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [54]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [54]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[54] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneiv_lcell_comb \outMuxInicio[54]~30 (
// Equation(s):
// \outMuxInicio[54]~30_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [54]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [54]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [54]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [54]),
	.cin(gnd),
	.combout(\outMuxInicio[54]~30_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[54]~30 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[54]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X39_Y91_N1
cycloneiv_io_ibuf \plainText[55]~input (
	.i(plainText[55]),
	.ibar(gnd),
	.o(\plainText[55]~input_o ));
// synopsys translate_off
defparam \plainText[55]~input .bus_hold = "false";
defparam \plainText[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneiv_lcell_comb \reg_plainText[55]~feeder (
// Equation(s):
// \reg_plainText[55]~feeder_combout  = \plainText[55]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[55]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[55]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N25
dffeas \reg_plainText[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[55]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[55] .is_wysiwyg = "true";
defparam \reg_plainText[55] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N8
cycloneiv_io_ibuf \keyIni[55]~input (
	.i(keyIni[55]),
	.ibar(gnd),
	.o(\keyIni[55]~input_o ));
// synopsys translate_off
defparam \keyIni[55]~input .bus_hold = "false";
defparam \keyIni[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N10
cycloneiv_lcell_comb \reg_keyIni[55]~feeder (
// Equation(s):
// \reg_keyIni[55]~feeder_combout  = \keyIni[55]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[55]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[55]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N11
dffeas \reg_keyIni[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[55]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[55] .is_wysiwyg = "true";
defparam \reg_keyIni[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N4
cycloneiv_lcell_comb \ARK|reg_f[55] (
// Equation(s):
// \ARK|reg_f [55] = reg_plainText[55] $ (reg_keyIni[55])

	.dataa(gnd),
	.datab(reg_plainText[55]),
	.datac(gnd),
	.datad(reg_keyIni[55]),
	.cin(gnd),
	.combout(\ARK|reg_f [55]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[55] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[55] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N5
dffeas \ARK|outAddRoundKey[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [55]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [55]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[55] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N2
cycloneiv_lcell_comb \ARK2|reg_f[55] (
// Equation(s):
// \ARK2|reg_f [55] = \MC|outMixColumns [55] $ (reg_keyIni[55])

	.dataa(\MC|outMixColumns [55]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[55]),
	.cin(gnd),
	.combout(\ARK2|reg_f [55]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[55] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[55] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N3
dffeas \ARK2|outAddRoundKey[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [55]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [55]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[55] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N6
cycloneiv_lcell_comb \outMuxInicio[55]~31 (
// Equation(s):
// \outMuxInicio[55]~31_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [55]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [55]))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK|outAddRoundKey [55]),
	.datad(\ARK2|outAddRoundKey [55]),
	.cin(gnd),
	.combout(\outMuxInicio[55]~31_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[55]~31 .lut_mask = 16'hFC30;
defparam \outMuxInicio[55]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y36_N0
cycloneiv_ram_block \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[55]~31_combout ,\outMuxInicio[54]~30_combout ,\outMuxInicio[53]~29_combout ,\outMuxInicio[52]~28_combout ,\outMuxInicio[51]~27_combout ,\outMuxInicio[50]~26_combout ,\outMuxInicio[49]~25_combout ,\outMuxInicio[48]~24_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes6.rtl.mif";
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux79_rtl_0|altsyncram_9su:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux79_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N10
cycloneiv_lcell_comb \MC|c_out[0][3]~19 (
// Equation(s):
// \MC|c_out[0][3]~19_combout  = \SR|outShiftRows [7] $ (\SR|outShiftRows [35] $ (\SR|outShiftRows [99] $ (\SR|outShiftRows [103])))

	.dataa(\SR|outShiftRows [7]),
	.datab(\SR|outShiftRows [35]),
	.datac(\SR|outShiftRows [99]),
	.datad(\SR|outShiftRows [103]),
	.cin(gnd),
	.combout(\MC|c_out[0][3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[0][3]~19 .lut_mask = 16'h6996;
defparam \MC|c_out[0][3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N4
cycloneiv_lcell_comb \MC|c_out[0][3] (
// Equation(s):
// \MC|c_out[0][3]~combout  = \SR|outShiftRows [67] $ (\SR|outShiftRows [98] $ (\SR|outShiftRows [2] $ (\MC|c_out[0][3]~19_combout )))

	.dataa(\SR|outShiftRows [67]),
	.datab(\SR|outShiftRows [98]),
	.datac(\SR|outShiftRows [2]),
	.datad(\MC|c_out[0][3]~19_combout ),
	.cin(gnd),
	.combout(\MC|c_out[0][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[0][3] .lut_mask = 16'h6996;
defparam \MC|c_out[0][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y36_N5
dffeas \MC|outMixColumns[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[0][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[3] .is_wysiwyg = "true";
defparam \MC|outMixColumns[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y36_N28
cycloneiv_lcell_comb \ARK2|reg_f[3] (
// Equation(s):
// \ARK2|reg_f [3] = reg_keyIni[3] $ (\MC|outMixColumns [3])

	.dataa(gnd),
	.datab(reg_keyIni[3]),
	.datac(gnd),
	.datad(\MC|outMixColumns [3]),
	.cin(gnd),
	.combout(\ARK2|reg_f [3]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[3] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X104_Y36_N29
dffeas \ARK2|outAddRoundKey[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[3] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y36_N24
cycloneiv_lcell_comb \outMuxInicio[3]~115 (
// Equation(s):
// \outMuxInicio[3]~115_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [3]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [3]))

	.dataa(\ARK|outAddRoundKey [3]),
	.datab(\selInicio~input_o ),
	.datac(gnd),
	.datad(\ARK2|outAddRoundKey [3]),
	.cin(gnd),
	.combout(\outMuxInicio[3]~115_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[3]~115 .lut_mask = 16'hEE22;
defparam \outMuxInicio[3]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N24
cycloneiv_lcell_comb \MC|c_out[7][4] (
// Equation(s):
// \MC|c_out[7][4]~combout  = \MC|c_out[7][4]~45_combout  $ (\SR|outShiftRows [28] $ (\SR|outShiftRows [59] $ (\MC|c_out[15][7]~71_combout )))

	.dataa(\MC|c_out[7][4]~45_combout ),
	.datab(\SR|outShiftRows [28]),
	.datac(\SR|outShiftRows [59]),
	.datad(\MC|c_out[15][7]~71_combout ),
	.cin(gnd),
	.combout(\MC|c_out[7][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][4] .lut_mask = 16'h6996;
defparam \MC|c_out[7][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y39_N25
dffeas \MC|outMixColumns[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[7][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [60]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[60] .is_wysiwyg = "true";
defparam \MC|outMixColumns[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N10
cycloneiv_lcell_comb \ARK2|reg_f[60] (
// Equation(s):
// \ARK2|reg_f [60] = reg_keyIni[60] $ (\MC|outMixColumns [60])

	.dataa(reg_keyIni[60]),
	.datab(gnd),
	.datac(\MC|outMixColumns [60]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK2|reg_f [60]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[60] .lut_mask = 16'h5A5A;
defparam \ARK2|reg_f[60] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N11
dffeas \ARK2|outAddRoundKey[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [60]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [60]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[60] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N20
cycloneiv_lcell_comb \outMuxInicio[60]~60 (
// Equation(s):
// \outMuxInicio[60]~60_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [60]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [60]))

	.dataa(\selInicio~input_o ),
	.datab(\ARK|outAddRoundKey [60]),
	.datac(gnd),
	.datad(\ARK2|outAddRoundKey [60]),
	.cin(gnd),
	.combout(\outMuxInicio[60]~60_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[60]~60 .lut_mask = 16'hEE44;
defparam \outMuxInicio[60]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y15_N8
cycloneiv_io_ibuf \plainText[61]~input (
	.i(plainText[61]),
	.ibar(gnd),
	.o(\plainText[61]~input_o ));
// synopsys translate_off
defparam \plainText[61]~input .bus_hold = "false";
defparam \plainText[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X95_Y35_N5
dffeas \reg_plainText[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[61]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[61]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[61] .is_wysiwyg = "true";
defparam \reg_plainText[61] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y15_N1
cycloneiv_io_ibuf \keyIni[61]~input (
	.i(keyIni[61]),
	.ibar(gnd),
	.o(\keyIni[61]~input_o ));
// synopsys translate_off
defparam \keyIni[61]~input .bus_hold = "false";
defparam \keyIni[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X95_Y35_N13
dffeas \reg_keyIni[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[61]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[61]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[61] .is_wysiwyg = "true";
defparam \reg_keyIni[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N26
cycloneiv_lcell_comb \ARK|reg_f[61] (
// Equation(s):
// \ARK|reg_f [61] = reg_plainText[61] $ (reg_keyIni[61])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[61]),
	.datad(reg_keyIni[61]),
	.cin(gnd),
	.combout(\ARK|reg_f [61]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[61] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[61] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y35_N27
dffeas \ARK|outAddRoundKey[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [61]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [61]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[61] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N30
cycloneiv_lcell_comb \MC|c_out[7][5]~72 (
// Equation(s):
// \MC|c_out[7][5]~72_combout  = \SR|outShiftRows [125] $ (!\SR|outShiftRows [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [125]),
	.datad(\SR|outShiftRows [28]),
	.cin(gnd),
	.combout(\MC|c_out[7][5]~72_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][5]~72 .lut_mask = 16'hF00F;
defparam \MC|c_out[7][5]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N18
cycloneiv_lcell_comb \MC|c_out[7][5] (
// Equation(s):
// \MC|c_out[7][5]~combout  = \SR|outShiftRows [60] $ (\SR|outShiftRows [29] $ (\MC|c_out[7][5]~72_combout  $ (!\SR|outShiftRows [93])))

	.dataa(\SR|outShiftRows [60]),
	.datab(\SR|outShiftRows [29]),
	.datac(\MC|c_out[7][5]~72_combout ),
	.datad(\SR|outShiftRows [93]),
	.cin(gnd),
	.combout(\MC|c_out[7][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][5] .lut_mask = 16'h9669;
defparam \MC|c_out[7][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y39_N19
dffeas \MC|outMixColumns[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[7][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [61]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[61] .is_wysiwyg = "true";
defparam \MC|outMixColumns[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N6
cycloneiv_lcell_comb \ARK2|reg_f[61] (
// Equation(s):
// \ARK2|reg_f [61] = \MC|outMixColumns [61] $ (reg_keyIni[61])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [61]),
	.datad(reg_keyIni[61]),
	.cin(gnd),
	.combout(\ARK2|reg_f [61]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[61] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[61] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y35_N7
dffeas \ARK2|outAddRoundKey[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [61]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [61]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[61] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N20
cycloneiv_lcell_comb \outMuxInicio[61]~61 (
// Equation(s):
// \outMuxInicio[61]~61_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [61]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [61]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [61]),
	.datad(\ARK2|outAddRoundKey [61]),
	.cin(gnd),
	.combout(\outMuxInicio[61]~61_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[61]~61 .lut_mask = 16'hFA50;
defparam \outMuxInicio[61]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y27_N1
cycloneiv_io_ibuf \plainText[62]~input (
	.i(plainText[62]),
	.ibar(gnd),
	.o(\plainText[62]~input_o ));
// synopsys translate_off
defparam \plainText[62]~input .bus_hold = "false";
defparam \plainText[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X89_Y35_N9
dffeas \reg_plainText[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[62]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[62]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[62] .is_wysiwyg = "true";
defparam \reg_plainText[62] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N15
cycloneiv_io_ibuf \keyIni[62]~input (
	.i(keyIni[62]),
	.ibar(gnd),
	.o(\keyIni[62]~input_o ));
// synopsys translate_off
defparam \keyIni[62]~input .bus_hold = "false";
defparam \keyIni[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N24
cycloneiv_lcell_comb \reg_keyIni[62]~feeder (
// Equation(s):
// \reg_keyIni[62]~feeder_combout  = \keyIni[62]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[62]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[62]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N25
dffeas \reg_keyIni[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[62]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[62] .is_wysiwyg = "true";
defparam \reg_keyIni[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N18
cycloneiv_lcell_comb \ARK|reg_f[62] (
// Equation(s):
// \ARK|reg_f [62] = reg_plainText[62] $ (reg_keyIni[62])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[62]),
	.datad(reg_keyIni[62]),
	.cin(gnd),
	.combout(\ARK|reg_f [62]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[62] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[62] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N19
dffeas \ARK|outAddRoundKey[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [62]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [62]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[62] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N12
cycloneiv_lcell_comb \MC|c_out[7][6] (
// Equation(s):
// \MC|c_out[7][6]~combout  = \SR|outShiftRows [30] $ (\SR|outShiftRows [61] $ (\MC|c_out[3][6]~48_combout ))

	.dataa(\SR|outShiftRows [30]),
	.datab(gnd),
	.datac(\SR|outShiftRows [61]),
	.datad(\MC|c_out[3][6]~48_combout ),
	.cin(gnd),
	.combout(\MC|c_out[7][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][6] .lut_mask = 16'hA55A;
defparam \MC|c_out[7][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y39_N13
dffeas \MC|outMixColumns[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[7][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [62]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[62] .is_wysiwyg = "true";
defparam \MC|outMixColumns[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N16
cycloneiv_lcell_comb \ARK2|reg_f[62] (
// Equation(s):
// \ARK2|reg_f [62] = reg_keyIni[62] $ (\MC|outMixColumns [62])

	.dataa(gnd),
	.datab(reg_keyIni[62]),
	.datac(gnd),
	.datad(\MC|outMixColumns [62]),
	.cin(gnd),
	.combout(\ARK2|reg_f [62]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[62] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[62] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N17
dffeas \ARK2|outAddRoundKey[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [62]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [62]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[62] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N8
cycloneiv_lcell_comb \outMuxInicio[62]~62 (
// Equation(s):
// \outMuxInicio[62]~62_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [62]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [62]))

	.dataa(\selInicio~input_o ),
	.datab(\ARK|outAddRoundKey [62]),
	.datac(gnd),
	.datad(\ARK2|outAddRoundKey [62]),
	.cin(gnd),
	.combout(\outMuxInicio[62]~62_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[62]~62 .lut_mask = 16'hEE44;
defparam \outMuxInicio[62]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y53_N1
cycloneiv_io_ibuf \plainText[63]~input (
	.i(plainText[63]),
	.ibar(gnd),
	.o(\plainText[63]~input_o ));
// synopsys translate_off
defparam \plainText[63]~input .bus_hold = "false";
defparam \plainText[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y37_N22
cycloneiv_lcell_comb \reg_plainText[63]~feeder (
// Equation(s):
// \reg_plainText[63]~feeder_combout  = \plainText[63]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[63]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[63]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y37_N23
dffeas \reg_plainText[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[63]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[63] .is_wysiwyg = "true";
defparam \reg_plainText[63] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y69_N1
cycloneiv_io_ibuf \keyIni[63]~input (
	.i(keyIni[63]),
	.ibar(gnd),
	.o(\keyIni[63]~input_o ));
// synopsys translate_off
defparam \keyIni[63]~input .bus_hold = "false";
defparam \keyIni[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y37_N8
cycloneiv_lcell_comb \reg_keyIni[63]~feeder (
// Equation(s):
// \reg_keyIni[63]~feeder_combout  = \keyIni[63]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[63]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[63]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y37_N9
dffeas \reg_keyIni[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[63]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[63] .is_wysiwyg = "true";
defparam \reg_keyIni[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y37_N26
cycloneiv_lcell_comb \ARK|reg_f[63] (
// Equation(s):
// \ARK|reg_f [63] = reg_plainText[63] $ (reg_keyIni[63])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[63]),
	.datad(reg_keyIni[63]),
	.cin(gnd),
	.combout(\ARK|reg_f [63]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[63] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[63] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y37_N27
dffeas \ARK|outAddRoundKey[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [63]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [63]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[63] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y37_N6
cycloneiv_lcell_comb \ARK2|reg_f[63] (
// Equation(s):
// \ARK2|reg_f [63] = \MC|outMixColumns [63] $ (reg_keyIni[63])

	.dataa(\MC|outMixColumns [63]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[63]),
	.cin(gnd),
	.combout(\ARK2|reg_f [63]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[63] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[63] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y37_N7
dffeas \ARK2|outAddRoundKey[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [63]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [63]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[63] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y37_N12
cycloneiv_lcell_comb \outMuxInicio[63]~63 (
// Equation(s):
// \outMuxInicio[63]~63_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [63]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [63]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [63]),
	.datad(\ARK2|outAddRoundKey [63]),
	.cin(gnd),
	.combout(\outMuxInicio[63]~63_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[63]~63 .lut_mask = 16'hFA50;
defparam \outMuxInicio[63]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y35_N0
cycloneiv_ram_block \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[63]~63_combout ,\outMuxInicio[62]~62_combout ,\outMuxInicio[61]~61_combout ,\outMuxInicio[60]~60_combout ,\outMuxInicio[59]~59_combout ,\outMuxInicio[58]~58_combout ,\outMuxInicio[57]~57_combout ,\outMuxInicio[56]~56_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes7.rtl.mif";
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux71_rtl_0|altsyncram_asu:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux71_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N22
cycloneiv_lcell_comb \MC|c_out[1][6] (
// Equation(s):
// \MC|c_out[1][6]~combout  = \SR|outShiftRows [109] $ (\SR|outShiftRows [46] $ (\MC|c_out[1][6]~31_combout ))

	.dataa(gnd),
	.datab(\SR|outShiftRows [109]),
	.datac(\SR|outShiftRows [46]),
	.datad(\MC|c_out[1][6]~31_combout ),
	.cin(gnd),
	.combout(\MC|c_out[1][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[1][6] .lut_mask = 16'hC33C;
defparam \MC|c_out[1][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N23
dffeas \MC|outMixColumns[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[1][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[14] .is_wysiwyg = "true";
defparam \MC|outMixColumns[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneiv_lcell_comb \ARK2|reg_f[14] (
// Equation(s):
// \ARK2|reg_f [14] = reg_keyIni[14] $ (\MC|outMixColumns [14])

	.dataa(gnd),
	.datab(reg_keyIni[14]),
	.datac(gnd),
	.datad(\MC|outMixColumns [14]),
	.cin(gnd),
	.combout(\ARK2|reg_f [14]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[14] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N11
dffeas \ARK2|outAddRoundKey[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[14] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneiv_lcell_comb \outMuxInicio[14]~22 (
// Equation(s):
// \outMuxInicio[14]~22_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [14]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [14]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [14]),
	.datad(\ARK2|outAddRoundKey [14]),
	.cin(gnd),
	.combout(\outMuxInicio[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[14]~22 .lut_mask = 16'hFA50;
defparam \outMuxInicio[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N6
cycloneiv_lcell_comb \MC|c_out[4][4]~54 (
// Equation(s):
// \MC|c_out[4][4]~54_combout  = \SR|outShiftRows [3] $ (\SR|outShiftRows [100] $ (\SR|outShiftRows [68]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [3]),
	.datac(\SR|outShiftRows [100]),
	.datad(\SR|outShiftRows [68]),
	.cin(gnd),
	.combout(\MC|c_out[4][4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[4][4]~54 .lut_mask = 16'hC33C;
defparam \MC|c_out[4][4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N0
cycloneiv_lcell_comb \MC|c_out[4][4] (
// Equation(s):
// \MC|c_out[4][4]~combout  = \SR|outShiftRows [35] $ (\SR|outShiftRows [4] $ (\MC|c_out[12][7]~55_combout  $ (\MC|c_out[4][4]~54_combout )))

	.dataa(\SR|outShiftRows [35]),
	.datab(\SR|outShiftRows [4]),
	.datac(\MC|c_out[12][7]~55_combout ),
	.datad(\MC|c_out[4][4]~54_combout ),
	.cin(gnd),
	.combout(\MC|c_out[4][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[4][4] .lut_mask = 16'h6996;
defparam \MC|c_out[4][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N1
dffeas \MC|outMixColumns[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[4][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [36]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[36] .is_wysiwyg = "true";
defparam \MC|outMixColumns[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y42_N0
cycloneiv_lcell_comb \ARK2|reg_f[36] (
// Equation(s):
// \ARK2|reg_f [36] = \MC|outMixColumns [36] $ (reg_keyIni[36])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [36]),
	.datad(reg_keyIni[36]),
	.cin(gnd),
	.combout(\ARK2|reg_f [36]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[36] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[36] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y42_N1
dffeas \ARK2|outAddRoundKey[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [36]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[36] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y42_N14
cycloneiv_lcell_comb \outMuxInicio[36]~92 (
// Equation(s):
// \outMuxInicio[36]~92_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [36]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [36]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [36]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [36]),
	.cin(gnd),
	.combout(\outMuxInicio[36]~92_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[36]~92 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[36]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N18
cycloneiv_lcell_comb \MC|c_out[10][5]~92 (
// Equation(s):
// \MC|c_out[10][5]~92_combout  = \SR|outShiftRows [53] $ (!\SR|outShiftRows [117])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [53]),
	.datad(\SR|outShiftRows [117]),
	.cin(gnd),
	.combout(\MC|c_out[10][5]~92_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[10][5]~92 .lut_mask = 16'hF00F;
defparam \MC|c_out[10][5]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N12
cycloneiv_lcell_comb \MC|c_out[10][5] (
// Equation(s):
// \MC|c_out[10][5]~combout  = \SR|outShiftRows [52] $ (\MC|c_out[10][5]~92_combout  $ (\SR|outShiftRows [84] $ (!\SR|outShiftRows [21])))

	.dataa(\SR|outShiftRows [52]),
	.datab(\MC|c_out[10][5]~92_combout ),
	.datac(\SR|outShiftRows [84]),
	.datad(\SR|outShiftRows [21]),
	.cin(gnd),
	.combout(\MC|c_out[10][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[10][5] .lut_mask = 16'h9669;
defparam \MC|c_out[10][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y42_N13
dffeas \MC|outMixColumns[85] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[10][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [85]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[85] .is_wysiwyg = "true";
defparam \MC|outMixColumns[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N6
cycloneiv_lcell_comb \ARK2|reg_f[85] (
// Equation(s):
// \ARK2|reg_f [85] = \MC|outMixColumns [85] $ (reg_keyIni[85])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [85]),
	.datad(reg_keyIni[85]),
	.cin(gnd),
	.combout(\ARK2|reg_f [85]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[85] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[85] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y42_N7
dffeas \ARK2|outAddRoundKey[85] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [85]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [85]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[85] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N8
cycloneiv_lcell_comb \outMuxInicio[85]~101 (
// Equation(s):
// \outMuxInicio[85]~101_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [85]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [85]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [85]),
	.datad(\ARK2|outAddRoundKey [85]),
	.cin(gnd),
	.combout(\outMuxInicio[85]~101_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[85]~101 .lut_mask = 16'hFA50;
defparam \outMuxInicio[85]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y39_N22
cycloneiv_lcell_comb \MC|c_out[7][3]~70 (
// Equation(s):
// \MC|c_out[7][3]~70_combout  = \SR|outShiftRows [63] $ (\SR|outShiftRows [58] $ (\SR|outShiftRows [31] $ (\SR|outShiftRows [26])))

	.dataa(\SR|outShiftRows [63]),
	.datab(\SR|outShiftRows [58]),
	.datac(\SR|outShiftRows [31]),
	.datad(\SR|outShiftRows [26]),
	.cin(gnd),
	.combout(\MC|c_out[7][3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][3]~70 .lut_mask = 16'h6996;
defparam \MC|c_out[7][3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y39_N24
cycloneiv_lcell_comb \MC|c_out[7][3] (
// Equation(s):
// \MC|c_out[7][3]~combout  = \SR|outShiftRows [123] $ (\SR|outShiftRows [91] $ (\MC|c_out[7][3]~70_combout  $ (\SR|outShiftRows [27])))

	.dataa(\SR|outShiftRows [123]),
	.datab(\SR|outShiftRows [91]),
	.datac(\MC|c_out[7][3]~70_combout ),
	.datad(\SR|outShiftRows [27]),
	.cin(gnd),
	.combout(\MC|c_out[7][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][3] .lut_mask = 16'h6996;
defparam \MC|c_out[7][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y39_N25
dffeas \MC|outMixColumns[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[7][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [59]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[59] .is_wysiwyg = "true";
defparam \MC|outMixColumns[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N2
cycloneiv_lcell_comb \ARK2|reg_f[59] (
// Equation(s):
// \ARK2|reg_f [59] = \MC|outMixColumns [59] $ (reg_keyIni[59])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [59]),
	.datad(reg_keyIni[59]),
	.cin(gnd),
	.combout(\ARK2|reg_f [59]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[59] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[59] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N3
dffeas \ARK2|outAddRoundKey[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [59]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [59]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[59] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N20
cycloneiv_lcell_comb \outMuxInicio[59]~59 (
// Equation(s):
// \outMuxInicio[59]~59_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [59]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [59]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [59]),
	.datad(\ARK2|outAddRoundKey [59]),
	.cin(gnd),
	.combout(\outMuxInicio[59]~59_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[59]~59 .lut_mask = 16'hFA50;
defparam \outMuxInicio[59]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N30
cycloneiv_lcell_comb \MC|c_out[13][5]~85 (
// Equation(s):
// \MC|c_out[13][5]~85_combout  = \SR|outShiftRows [76] $ (\SR|outShiftRows [45] $ (\SR|outShiftRows [13]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [76]),
	.datac(\SR|outShiftRows [45]),
	.datad(\SR|outShiftRows [13]),
	.cin(gnd),
	.combout(\MC|c_out[13][5]~85_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][5]~85 .lut_mask = 16'hC33C;
defparam \MC|c_out[13][5]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y91_N22
cycloneiv_io_ibuf \keyIni[110]~input (
	.i(keyIni[110]),
	.ibar(gnd),
	.o(\keyIni[110]~input_o ));
// synopsys translate_off
defparam \keyIni[110]~input .bus_hold = "false";
defparam \keyIni[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneiv_lcell_comb \reg_keyIni[110]~feeder (
// Equation(s):
// \reg_keyIni[110]~feeder_combout  = \keyIni[110]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[110]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[110]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[110]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[110]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \reg_keyIni[110] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[110]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[110]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[110] .is_wysiwyg = "true";
defparam \reg_keyIni[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneiv_lcell_comb \ARK|reg_f[110] (
// Equation(s):
// \ARK|reg_f [110] = reg_plainText[110] $ (reg_keyIni[110])

	.dataa(reg_plainText[110]),
	.datab(gnd),
	.datac(reg_keyIni[110]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK|reg_f [110]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[110] .lut_mask = 16'h5A5A;
defparam \ARK|reg_f[110] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N19
dffeas \ARK|outAddRoundKey[110] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [110]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [110]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[110] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N18
cycloneiv_lcell_comb \MC|c_out[13][6]~108 (
// Equation(s):
// \MC|c_out[13][6]~108_combout  = \SR|outShiftRows [77] $ (\SR|outShiftRows [46] $ (\SR|outShiftRows [14]))

	.dataa(\SR|outShiftRows [77]),
	.datab(gnd),
	.datac(\SR|outShiftRows [46]),
	.datad(\SR|outShiftRows [14]),
	.cin(gnd),
	.combout(\MC|c_out[13][6]~108_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][6]~108 .lut_mask = 16'hA55A;
defparam \MC|c_out[13][6]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N6
cycloneiv_lcell_comb \MC|c_out[13][6] (
// Equation(s):
// \MC|c_out[13][6]~combout  = \SR|outShiftRows [109] $ (\SR|outShiftRows [78] $ (\MC|c_out[13][6]~108_combout ))

	.dataa(gnd),
	.datab(\SR|outShiftRows [109]),
	.datac(\SR|outShiftRows [78]),
	.datad(\MC|c_out[13][6]~108_combout ),
	.cin(gnd),
	.combout(\MC|c_out[13][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][6] .lut_mask = 16'hC33C;
defparam \MC|c_out[13][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N7
dffeas \MC|outMixColumns[110] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[13][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [110]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[110] .is_wysiwyg = "true";
defparam \MC|outMixColumns[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneiv_lcell_comb \ARK2|reg_f[110] (
// Equation(s):
// \ARK2|reg_f [110] = reg_keyIni[110] $ (\MC|outMixColumns [110])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[110]),
	.datad(\MC|outMixColumns [110]),
	.cin(gnd),
	.combout(\ARK2|reg_f [110]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[110] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[110] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N7
dffeas \ARK2|outAddRoundKey[110] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [110]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [110]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[110] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneiv_lcell_comb \outMuxInicio[110]~46 (
// Equation(s):
// \outMuxInicio[110]~46_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [110]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [110]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [110]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [110]),
	.cin(gnd),
	.combout(\outMuxInicio[110]~46_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[110]~46 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[110]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X61_Y91_N15
cycloneiv_io_ibuf \keyIni[111]~input (
	.i(keyIni[111]),
	.ibar(gnd),
	.o(\keyIni[111]~input_o ));
// synopsys translate_off
defparam \keyIni[111]~input .bus_hold = "false";
defparam \keyIni[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N20
cycloneiv_lcell_comb \reg_keyIni[111]~feeder (
// Equation(s):
// \reg_keyIni[111]~feeder_combout  = \keyIni[111]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[111]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[111]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[111]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[111]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N21
dffeas \reg_keyIni[111] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[111]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[111]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[111] .is_wysiwyg = "true";
defparam \reg_keyIni[111] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneiv_io_ibuf \plainText[111]~input (
	.i(plainText[111]),
	.ibar(gnd),
	.o(\plainText[111]~input_o ));
// synopsys translate_off
defparam \plainText[111]~input .bus_hold = "false";
defparam \plainText[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y33_N17
dffeas \reg_plainText[111] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[111]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[111]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[111] .is_wysiwyg = "true";
defparam \reg_plainText[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N0
cycloneiv_lcell_comb \ARK|reg_f[111] (
// Equation(s):
// \ARK|reg_f [111] = reg_keyIni[111] $ (reg_plainText[111])

	.dataa(gnd),
	.datab(reg_keyIni[111]),
	.datac(gnd),
	.datad(reg_plainText[111]),
	.cin(gnd),
	.combout(\ARK|reg_f [111]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[111] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[111] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N1
dffeas \ARK|outAddRoundKey[111] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [111]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [111]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[111] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N10
cycloneiv_lcell_comb \outMuxInicio[111]~47 (
// Equation(s):
// \outMuxInicio[111]~47_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [111])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [111])))

	.dataa(\ARK2|outAddRoundKey [111]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [111]),
	.cin(gnd),
	.combout(\outMuxInicio[111]~47_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[111]~47 .lut_mask = 16'hAFA0;
defparam \outMuxInicio[111]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y33_N0
cycloneiv_ram_block \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\outMuxInicio[111]~47_combout ,\outMuxInicio[110]~46_combout ,\outMuxInicio[109]~45_combout ,\outMuxInicio[108]~44_combout ,\outMuxInicio[107]~43_combout ,\outMuxInicio[106]~42_combout ,\outMuxInicio[105]~41_combout ,\outMuxInicio[104]~40_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .init_file = "aes.aes13.rtl.mif";
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "subBytes:SB|sbox:sub1|altsyncram:Mux23_rtl_0|altsyncram_ntu:auto_generated|ALTSYNCRAM";
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h0005800BB0015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900;
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0007C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001740064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400;
defparam \SB|sub1|Mux23_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h028C0051002A0009F000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC006700004003000314006F001AC00F2001EC0077001F00063;
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N0
cycloneiv_lcell_comb \MC|c_out[13][5] (
// Equation(s):
// \MC|c_out[13][5]~combout  = \SR|outShiftRows [77] $ (\MC|c_out[13][5]~85_combout  $ (\SR|outShiftRows [108]))

	.dataa(\SR|outShiftRows [77]),
	.datab(gnd),
	.datac(\MC|c_out[13][5]~85_combout ),
	.datad(\SR|outShiftRows [108]),
	.cin(gnd),
	.combout(\MC|c_out[13][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][5] .lut_mask = 16'hA55A;
defparam \MC|c_out[13][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N1
dffeas \MC|outMixColumns[109] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[13][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [109]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[109] .is_wysiwyg = "true";
defparam \MC|outMixColumns[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneiv_lcell_comb \ARK2|reg_f[109] (
// Equation(s):
// \ARK2|reg_f [109] = reg_keyIni[109] $ (\MC|outMixColumns [109])

	.dataa(reg_keyIni[109]),
	.datab(gnd),
	.datac(\MC|outMixColumns [109]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK2|reg_f [109]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[109] .lut_mask = 16'h5A5A;
defparam \ARK2|reg_f[109] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N3
dffeas \ARK2|outAddRoundKey[109] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [109]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [109]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[109] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneiv_lcell_comb \outMuxInicio[109]~45 (
// Equation(s):
// \outMuxInicio[109]~45_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [109]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [109]))

	.dataa(\ARK|outAddRoundKey [109]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [109]),
	.cin(gnd),
	.combout(\outMuxInicio[109]~45_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[109]~45 .lut_mask = 16'hFA0A;
defparam \outMuxInicio[109]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N10
cycloneiv_lcell_comb \MC|c_out[13][4]~107 (
// Equation(s):
// \MC|c_out[13][4]~107_combout  = \SR|outShiftRows [44] $ (\SR|outShiftRows [75] $ (\SR|outShiftRows [79] $ (!\SR|outShiftRows [12])))

	.dataa(\SR|outShiftRows [44]),
	.datab(\SR|outShiftRows [75]),
	.datac(\SR|outShiftRows [79]),
	.datad(\SR|outShiftRows [12]),
	.cin(gnd),
	.combout(\MC|c_out[13][4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][4]~107 .lut_mask = 16'h9669;
defparam \MC|c_out[13][4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N4
cycloneiv_lcell_comb \MC|c_out[13][4] (
// Equation(s):
// \MC|c_out[13][4]~combout  = \SR|outShiftRows [76] $ (\SR|outShiftRows [107] $ (\SR|outShiftRows [111] $ (!\MC|c_out[13][4]~107_combout )))

	.dataa(\SR|outShiftRows [76]),
	.datab(\SR|outShiftRows [107]),
	.datac(\SR|outShiftRows [111]),
	.datad(\MC|c_out[13][4]~107_combout ),
	.cin(gnd),
	.combout(\MC|c_out[13][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][4] .lut_mask = 16'h9669;
defparam \MC|c_out[13][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y34_N5
dffeas \MC|outMixColumns[108] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[13][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [108]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[108] .is_wysiwyg = "true";
defparam \MC|outMixColumns[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneiv_lcell_comb \ARK2|reg_f[108] (
// Equation(s):
// \ARK2|reg_f [108] = reg_keyIni[108] $ (\MC|outMixColumns [108])

	.dataa(gnd),
	.datab(reg_keyIni[108]),
	.datac(gnd),
	.datad(\MC|outMixColumns [108]),
	.cin(gnd),
	.combout(\ARK2|reg_f [108]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[108] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[108] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N29
dffeas \ARK2|outAddRoundKey[108] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [108]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [108]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[108] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneiv_lcell_comb \outMuxInicio[108]~44 (
// Equation(s):
// \outMuxInicio[108]~44_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [108]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [108]))

	.dataa(\ARK|outAddRoundKey [108]),
	.datab(\selInicio~input_o ),
	.datac(gnd),
	.datad(\ARK2|outAddRoundKey [108]),
	.cin(gnd),
	.combout(\outMuxInicio[108]~44_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[108]~44 .lut_mask = 16'hEE22;
defparam \outMuxInicio[108]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N4
cycloneiv_lcell_comb \MC|c_out[9][6]~86 (
// Equation(s):
// \MC|c_out[9][6]~86_combout  = \SR|outShiftRows [45] $ (!\SR|outShiftRows [46])

	.dataa(\SR|outShiftRows [45]),
	.datab(gnd),
	.datac(\SR|outShiftRows [46]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MC|c_out[9][6]~86_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[9][6]~86 .lut_mask = 16'hA5A5;
defparam \MC|c_out[9][6]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N10
cycloneiv_lcell_comb \MC|c_out[9][6] (
// Equation(s):
// \MC|c_out[9][6]~combout  = \SR|outShiftRows [77] $ (\SR|outShiftRows [110] $ (\MC|c_out[9][6]~86_combout  $ (!\SR|outShiftRows [14])))

	.dataa(\SR|outShiftRows [77]),
	.datab(\SR|outShiftRows [110]),
	.datac(\MC|c_out[9][6]~86_combout ),
	.datad(\SR|outShiftRows [14]),
	.cin(gnd),
	.combout(\MC|c_out[9][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[9][6] .lut_mask = 16'h9669;
defparam \MC|c_out[9][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N11
dffeas \MC|outMixColumns[78] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[9][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [78]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[78] .is_wysiwyg = "true";
defparam \MC|outMixColumns[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneiv_lcell_comb \ARK2|reg_f[78] (
// Equation(s):
// \ARK2|reg_f [78] = reg_keyIni[78] $ (\MC|outMixColumns [78])

	.dataa(gnd),
	.datab(reg_keyIni[78]),
	.datac(gnd),
	.datad(\MC|outMixColumns [78]),
	.cin(gnd),
	.combout(\ARK2|reg_f [78]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[78] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[78] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N29
dffeas \ARK2|outAddRoundKey[78] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [78]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [78]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[78] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneiv_lcell_comb \outMuxInicio[78]~70 (
// Equation(s):
// \outMuxInicio[78]~70_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [78]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [78]))

	.dataa(\ARK|outAddRoundKey [78]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [78]),
	.cin(gnd),
	.combout(\outMuxInicio[78]~70_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[78]~70 .lut_mask = 16'hFA0A;
defparam \outMuxInicio[78]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N0
cycloneiv_lcell_comb \MC|c_out[10][4]~91 (
// Equation(s):
// \MC|c_out[10][4]~91_combout  = \SR|outShiftRows [52] $ (\SR|outShiftRows [20] $ (\SR|outShiftRows [83] $ (\SR|outShiftRows [51])))

	.dataa(\SR|outShiftRows [52]),
	.datab(\SR|outShiftRows [20]),
	.datac(\SR|outShiftRows [83]),
	.datad(\SR|outShiftRows [51]),
	.cin(gnd),
	.combout(\MC|c_out[10][4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[10][4]~91 .lut_mask = 16'h6996;
defparam \MC|c_out[10][4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N10
cycloneiv_lcell_comb \MC|c_out[10][4] (
// Equation(s):
// \MC|c_out[10][4]~combout  = \SR|outShiftRows [87] $ (\MC|c_out[10][4]~91_combout  $ (\SR|outShiftRows [55] $ (\SR|outShiftRows [116])))

	.dataa(\SR|outShiftRows [87]),
	.datab(\MC|c_out[10][4]~91_combout ),
	.datac(\SR|outShiftRows [55]),
	.datad(\SR|outShiftRows [116]),
	.cin(gnd),
	.combout(\MC|c_out[10][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[10][4] .lut_mask = 16'h6996;
defparam \MC|c_out[10][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y41_N11
dffeas \MC|outMixColumns[84] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[10][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [84]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[84] .is_wysiwyg = "true";
defparam \MC|outMixColumns[84] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N1
cycloneiv_io_ibuf \keyIni[84]~input (
	.i(keyIni[84]),
	.ibar(gnd),
	.o(\keyIni[84]~input_o ));
// synopsys translate_off
defparam \keyIni[84]~input .bus_hold = "false";
defparam \keyIni[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X86_Y41_N25
dffeas \reg_keyIni[84] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[84]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[84]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[84] .is_wysiwyg = "true";
defparam \reg_keyIni[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N20
cycloneiv_lcell_comb \ARK2|reg_f[84] (
// Equation(s):
// \ARK2|reg_f [84] = \MC|outMixColumns [84] $ (reg_keyIni[84])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [84]),
	.datad(reg_keyIni[84]),
	.cin(gnd),
	.combout(\ARK2|reg_f [84]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[84] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[84] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N21
dffeas \ARK2|outAddRoundKey[84] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [84]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [84]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[84] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N28
cycloneiv_lcell_comb \ARK|reg_f[84] (
// Equation(s):
// \ARK|reg_f [84] = reg_plainText[84] $ (reg_keyIni[84])

	.dataa(reg_plainText[84]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[84]),
	.cin(gnd),
	.combout(\ARK|reg_f [84]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[84] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[84] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N29
dffeas \ARK|outAddRoundKey[84] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [84]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [84]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[84] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N30
cycloneiv_lcell_comb \outMuxInicio[84]~100 (
// Equation(s):
// \outMuxInicio[84]~100_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [84])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [84])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [84]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [84]),
	.cin(gnd),
	.combout(\outMuxInicio[84]~100_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[84]~100 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[84]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N8
cycloneiv_lcell_comb \MC|c_out[7][5]~47 (
// Equation(s):
// \MC|c_out[7][5]~47_combout  = \SR|outShiftRows [93] $ (\SR|outShiftRows [125] $ (\SR|outShiftRows [28]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [93]),
	.datac(\SR|outShiftRows [125]),
	.datad(\SR|outShiftRows [28]),
	.cin(gnd),
	.combout(\MC|c_out[7][5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][5]~47 .lut_mask = 16'hC33C;
defparam \MC|c_out[7][5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y39_N0
cycloneiv_lcell_comb \MC|c_out[3][5] (
// Equation(s):
// \MC|c_out[3][5]~combout  = \SR|outShiftRows [61] $ (\MC|c_out[7][5]~47_combout  $ (\SR|outShiftRows [124]))

	.dataa(\SR|outShiftRows [61]),
	.datab(gnd),
	.datac(\MC|c_out[7][5]~47_combout ),
	.datad(\SR|outShiftRows [124]),
	.cin(gnd),
	.combout(\MC|c_out[3][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[3][5] .lut_mask = 16'hA55A;
defparam \MC|c_out[3][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y39_N1
dffeas \MC|outMixColumns[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[3][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[29] .is_wysiwyg = "true";
defparam \MC|outMixColumns[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y64_N1
cycloneiv_io_ibuf \keyIni[29]~input (
	.i(keyIni[29]),
	.ibar(gnd),
	.o(\keyIni[29]~input_o ));
// synopsys translate_off
defparam \keyIni[29]~input .bus_hold = "false";
defparam \keyIni[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y40_N5
dffeas \reg_keyIni[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[29]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[29] .is_wysiwyg = "true";
defparam \reg_keyIni[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y40_N2
cycloneiv_lcell_comb \ARK2|reg_f[29] (
// Equation(s):
// \ARK2|reg_f [29] = \MC|outMixColumns [29] $ (reg_keyIni[29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [29]),
	.datad(reg_keyIni[29]),
	.cin(gnd),
	.combout(\ARK2|reg_f [29]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[29] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y40_N3
dffeas \ARK2|outAddRoundKey[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[29] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y72_N1
cycloneiv_io_ibuf \plainText[29]~input (
	.i(plainText[29]),
	.ibar(gnd),
	.o(\plainText[29]~input_o ));
// synopsys translate_off
defparam \plainText[29]~input .bus_hold = "false";
defparam \plainText[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y40_N30
cycloneiv_lcell_comb \reg_plainText[29]~feeder (
// Equation(s):
// \reg_plainText[29]~feeder_combout  = \plainText[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[29]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[29]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y40_N31
dffeas \reg_plainText[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[29]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[29] .is_wysiwyg = "true";
defparam \reg_plainText[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y40_N12
cycloneiv_lcell_comb \ARK|reg_f[29] (
// Equation(s):
// \ARK|reg_f [29] = reg_plainText[29] $ (reg_keyIni[29])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[29]),
	.datad(reg_keyIni[29]),
	.cin(gnd),
	.combout(\ARK|reg_f [29]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[29] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y40_N13
dffeas \ARK|outAddRoundKey[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[29] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y40_N26
cycloneiv_lcell_comb \outMuxInicio[29]~85 (
// Equation(s):
// \outMuxInicio[29]~85_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [29])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [29])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [29]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [29]),
	.cin(gnd),
	.combout(\outMuxInicio[29]~85_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[29]~85 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[29]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N2
cycloneiv_lcell_comb \MC|c_out[6][4] (
// Equation(s):
// \MC|c_out[6][4]~combout  = \MC|c_out[6][4]~65_combout  $ (\SR|outShiftRows [51] $ (\SR|outShiftRows [20] $ (\MC|c_out[14][7]~66_combout )))

	.dataa(\MC|c_out[6][4]~65_combout ),
	.datab(\SR|outShiftRows [51]),
	.datac(\SR|outShiftRows [20]),
	.datad(\MC|c_out[14][7]~66_combout ),
	.cin(gnd),
	.combout(\MC|c_out[6][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[6][4] .lut_mask = 16'h6996;
defparam \MC|c_out[6][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y41_N3
dffeas \MC|outMixColumns[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[6][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [52]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[52] .is_wysiwyg = "true";
defparam \MC|outMixColumns[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N20
cycloneiv_lcell_comb \ARK2|reg_f[52] (
// Equation(s):
// \ARK2|reg_f [52] = \MC|outMixColumns [52] $ (reg_keyIni[52])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [52]),
	.datad(reg_keyIni[52]),
	.cin(gnd),
	.combout(\ARK2|reg_f [52]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[52] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[52] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N21
dffeas \ARK2|outAddRoundKey[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [52]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [52]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[52] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N30
cycloneiv_lcell_comb \outMuxInicio[52]~28 (
// Equation(s):
// \outMuxInicio[52]~28_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [52]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [52]))

	.dataa(\selInicio~input_o ),
	.datab(\ARK|outAddRoundKey [52]),
	.datac(gnd),
	.datad(\ARK2|outAddRoundKey [52]),
	.cin(gnd),
	.combout(\outMuxInicio[52]~28_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[52]~28 .lut_mask = 16'hEE44;
defparam \outMuxInicio[52]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N28
cycloneiv_lcell_comb \MC|c_out[0][2]~18 (
// Equation(s):
// \MC|c_out[0][2]~18_combout  = \SR|outShiftRows [1] $ (\SR|outShiftRows [34] $ (\SR|outShiftRows [97] $ (\SR|outShiftRows [66])))

	.dataa(\SR|outShiftRows [1]),
	.datab(\SR|outShiftRows [34]),
	.datac(\SR|outShiftRows [97]),
	.datad(\SR|outShiftRows [66]),
	.cin(gnd),
	.combout(\MC|c_out[0][2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[0][2]~18 .lut_mask = 16'h6996;
defparam \MC|c_out[0][2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N26
cycloneiv_lcell_comb \MC|c_out[0][2] (
// Equation(s):
// \MC|c_out[0][2]~combout  = \SR|outShiftRows [98] $ (\MC|c_out[0][2]~18_combout )

	.dataa(gnd),
	.datab(\SR|outShiftRows [98]),
	.datac(gnd),
	.datad(\MC|c_out[0][2]~18_combout ),
	.cin(gnd),
	.combout(\MC|c_out[0][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[0][2] .lut_mask = 16'h33CC;
defparam \MC|c_out[0][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y36_N27
dffeas \MC|outMixColumns[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[0][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[2] .is_wysiwyg = "true";
defparam \MC|outMixColumns[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N1
cycloneiv_io_ibuf \keyIni[2]~input (
	.i(keyIni[2]),
	.ibar(gnd),
	.o(\keyIni[2]~input_o ));
// synopsys translate_off
defparam \keyIni[2]~input .bus_hold = "false";
defparam \keyIni[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N4
cycloneiv_lcell_comb \reg_keyIni[2]~feeder (
// Equation(s):
// \reg_keyIni[2]~feeder_combout  = \keyIni[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[2]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[2]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N5
dffeas \reg_keyIni[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[2] .is_wysiwyg = "true";
defparam \reg_keyIni[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y32_N12
cycloneiv_lcell_comb \ARK2|reg_f[2] (
// Equation(s):
// \ARK2|reg_f [2] = \MC|outMixColumns [2] $ (reg_keyIni[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [2]),
	.datad(reg_keyIni[2]),
	.cin(gnd),
	.combout(\ARK2|reg_f [2]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[2] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y32_N13
dffeas \ARK2|outAddRoundKey[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[2] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y32_N24
cycloneiv_lcell_comb \outMuxInicio[2]~114 (
// Equation(s):
// \outMuxInicio[2]~114_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [2]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [2]))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK|outAddRoundKey [2]),
	.datad(\ARK2|outAddRoundKey [2]),
	.cin(gnd),
	.combout(\outMuxInicio[2]~114_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[2]~114 .lut_mask = 16'hFC30;
defparam \outMuxInicio[2]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N10
cycloneiv_lcell_comb \MC|c_out[7][2]~69 (
// Equation(s):
// \MC|c_out[7][2]~69_combout  = \SR|outShiftRows [122] $ (!\SR|outShiftRows [26])

	.dataa(gnd),
	.datab(\SR|outShiftRows [122]),
	.datac(\SR|outShiftRows [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MC|c_out[7][2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][2]~69 .lut_mask = 16'hC3C3;
defparam \MC|c_out[7][2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N8
cycloneiv_lcell_comb \MC|c_out[7][2] (
// Equation(s):
// \MC|c_out[7][2]~combout  = \SR|outShiftRows [25] $ (\SR|outShiftRows [90] $ (\SR|outShiftRows [57] $ (!\MC|c_out[7][2]~69_combout )))

	.dataa(\SR|outShiftRows [25]),
	.datab(\SR|outShiftRows [90]),
	.datac(\SR|outShiftRows [57]),
	.datad(\MC|c_out[7][2]~69_combout ),
	.cin(gnd),
	.combout(\MC|c_out[7][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][2] .lut_mask = 16'h9669;
defparam \MC|c_out[7][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y37_N9
dffeas \MC|outMixColumns[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[7][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [58]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[58] .is_wysiwyg = "true";
defparam \MC|outMixColumns[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N28
cycloneiv_lcell_comb \ARK2|reg_f[58] (
// Equation(s):
// \ARK2|reg_f [58] = reg_keyIni[58] $ (\MC|outMixColumns [58])

	.dataa(reg_keyIni[58]),
	.datab(gnd),
	.datac(\MC|outMixColumns [58]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK2|reg_f [58]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[58] .lut_mask = 16'h5A5A;
defparam \ARK2|reg_f[58] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y35_N29
dffeas \ARK2|outAddRoundKey[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [58]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [58]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[58] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N8
cycloneiv_lcell_comb \outMuxInicio[58]~58 (
// Equation(s):
// \outMuxInicio[58]~58_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [58]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [58]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [58]),
	.datad(\ARK2|outAddRoundKey [58]),
	.cin(gnd),
	.combout(\outMuxInicio[58]~58_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[58]~58 .lut_mask = 16'hFA50;
defparam \outMuxInicio[58]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N14
cycloneiv_lcell_comb \MC|c_out[5][4]~28 (
// Equation(s):
// \MC|c_out[5][4]~28_combout  = \SR|outShiftRows [76] $ (\SR|outShiftRows [108] $ (\SR|outShiftRows [11]))

	.dataa(\SR|outShiftRows [76]),
	.datab(gnd),
	.datac(\SR|outShiftRows [108]),
	.datad(\SR|outShiftRows [11]),
	.cin(gnd),
	.combout(\MC|c_out[5][4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[5][4]~28 .lut_mask = 16'hA55A;
defparam \MC|c_out[5][4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N26
cycloneiv_lcell_comb \MC|c_out[5][4] (
// Equation(s):
// \MC|c_out[5][4]~combout  = \SR|outShiftRows [12] $ (\SR|outShiftRows [43] $ (\MC|c_out[5][4]~28_combout  $ (\MC|c_out[13][7]~60_combout )))

	.dataa(\SR|outShiftRows [12]),
	.datab(\SR|outShiftRows [43]),
	.datac(\MC|c_out[5][4]~28_combout ),
	.datad(\MC|c_out[13][7]~60_combout ),
	.cin(gnd),
	.combout(\MC|c_out[5][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[5][4] .lut_mask = 16'h6996;
defparam \MC|c_out[5][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y34_N27
dffeas \MC|outMixColumns[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[5][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [44]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[44] .is_wysiwyg = "true";
defparam \MC|outMixColumns[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N12
cycloneiv_lcell_comb \ARK2|reg_f[44] (
// Equation(s):
// \ARK2|reg_f [44] = \MC|outMixColumns [44] $ (reg_keyIni[44])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [44]),
	.datad(reg_keyIni[44]),
	.cin(gnd),
	.combout(\ARK2|reg_f [44]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[44] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N13
dffeas \ARK2|outAddRoundKey[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [44]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[44] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N28
cycloneiv_lcell_comb \outMuxInicio[44]~124 (
// Equation(s):
// \outMuxInicio[44]~124_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [44]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [44]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [44]),
	.datad(\ARK2|outAddRoundKey [44]),
	.cin(gnd),
	.combout(\outMuxInicio[44]~124_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[44]~124 .lut_mask = 16'hFA50;
defparam \outMuxInicio[44]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y39_N12
cycloneiv_lcell_comb \MC|c_out[15][3]~114 (
// Equation(s):
// \MC|c_out[15][3]~114_combout  = \SR|outShiftRows [90] $ (\SR|outShiftRows [59] $ (\SR|outShiftRows [91] $ (!\SR|outShiftRows [27])))

	.dataa(\SR|outShiftRows [90]),
	.datab(\SR|outShiftRows [59]),
	.datac(\SR|outShiftRows [91]),
	.datad(\SR|outShiftRows [27]),
	.cin(gnd),
	.combout(\MC|c_out[15][3]~114_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][3]~114 .lut_mask = 16'h9669;
defparam \MC|c_out[15][3]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y39_N30
cycloneiv_lcell_comb \MC|c_out[15][3] (
// Equation(s):
// \MC|c_out[15][3]~combout  = \SR|outShiftRows [95] $ (\SR|outShiftRows [127] $ (\SR|outShiftRows [122] $ (!\MC|c_out[15][3]~114_combout )))

	.dataa(\SR|outShiftRows [95]),
	.datab(\SR|outShiftRows [127]),
	.datac(\SR|outShiftRows [122]),
	.datad(\MC|c_out[15][3]~114_combout ),
	.cin(gnd),
	.combout(\MC|c_out[15][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][3] .lut_mask = 16'h9669;
defparam \MC|c_out[15][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y39_N31
dffeas \MC|outMixColumns[123] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[15][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [123]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[123] .is_wysiwyg = "true";
defparam \MC|outMixColumns[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N16
cycloneiv_lcell_comb \ARK2|reg_f[123] (
// Equation(s):
// \ARK2|reg_f [123] = \MC|outMixColumns [123] $ (reg_keyIni[123])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [123]),
	.datad(reg_keyIni[123]),
	.cin(gnd),
	.combout(\ARK2|reg_f [123]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[123] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[123] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y39_N17
dffeas \ARK2|outAddRoundKey[123] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [123]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [123]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[123] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N24
cycloneiv_lcell_comb \outMuxInicio[123]~107 (
// Equation(s):
// \outMuxInicio[123]~107_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [123]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [123]))

	.dataa(\selInicio~input_o ),
	.datab(\ARK|outAddRoundKey [123]),
	.datac(gnd),
	.datad(\ARK2|outAddRoundKey [123]),
	.cin(gnd),
	.combout(\outMuxInicio[123]~107_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[123]~107 .lut_mask = 16'hEE44;
defparam \outMuxInicio[123]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y39_N20
cycloneiv_lcell_comb \MC|c_out[3][4]~46 (
// Equation(s):
// \MC|c_out[3][4]~46_combout  = \SR|outShiftRows [31] $ (\SR|outShiftRows [127] $ (\SR|outShiftRows [60] $ (\SR|outShiftRows [123])))

	.dataa(\SR|outShiftRows [31]),
	.datab(\SR|outShiftRows [127]),
	.datac(\SR|outShiftRows [60]),
	.datad(\SR|outShiftRows [123]),
	.cin(gnd),
	.combout(\MC|c_out[3][4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[3][4]~46 .lut_mask = 16'h6996;
defparam \MC|c_out[3][4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y39_N18
cycloneiv_lcell_comb \MC|c_out[3][4] (
// Equation(s):
// \MC|c_out[3][4]~combout  = \SR|outShiftRows [27] $ (\SR|outShiftRows [124] $ (\SR|outShiftRows [92] $ (\MC|c_out[3][4]~46_combout )))

	.dataa(\SR|outShiftRows [27]),
	.datab(\SR|outShiftRows [124]),
	.datac(\SR|outShiftRows [92]),
	.datad(\MC|c_out[3][4]~46_combout ),
	.cin(gnd),
	.combout(\MC|c_out[3][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[3][4] .lut_mask = 16'h6996;
defparam \MC|c_out[3][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y39_N19
dffeas \MC|outMixColumns[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[3][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[28] .is_wysiwyg = "true";
defparam \MC|outMixColumns[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y40_N6
cycloneiv_lcell_comb \ARK2|reg_f[28] (
// Equation(s):
// \ARK2|reg_f [28] = \MC|outMixColumns [28] $ (reg_keyIni[28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [28]),
	.datad(reg_keyIni[28]),
	.cin(gnd),
	.combout(\ARK2|reg_f [28]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[28] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y40_N7
dffeas \ARK2|outAddRoundKey[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[28] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y40_N28
cycloneiv_lcell_comb \outMuxInicio[28]~84 (
// Equation(s):
// \outMuxInicio[28]~84_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [28]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [28]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [28]),
	.datad(\ARK2|outAddRoundKey [28]),
	.cin(gnd),
	.combout(\outMuxInicio[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[28]~84 .lut_mask = 16'hFA50;
defparam \outMuxInicio[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N18
cycloneiv_lcell_comb \MC|c_out[10][3]~90 (
// Equation(s):
// \MC|c_out[10][3]~90_combout  = \SR|outShiftRows [50] $ (\SR|outShiftRows [19] $ (\SR|outShiftRows [82] $ (\SR|outShiftRows [51])))

	.dataa(\SR|outShiftRows [50]),
	.datab(\SR|outShiftRows [19]),
	.datac(\SR|outShiftRows [82]),
	.datad(\SR|outShiftRows [51]),
	.cin(gnd),
	.combout(\MC|c_out[10][3]~90_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[10][3]~90 .lut_mask = 16'h6996;
defparam \MC|c_out[10][3]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N12
cycloneiv_lcell_comb \MC|c_out[10][3] (
// Equation(s):
// \MC|c_out[10][3]~combout  = \SR|outShiftRows [87] $ (\MC|c_out[10][3]~90_combout  $ (\SR|outShiftRows [55] $ (\SR|outShiftRows [115])))

	.dataa(\SR|outShiftRows [87]),
	.datab(\MC|c_out[10][3]~90_combout ),
	.datac(\SR|outShiftRows [55]),
	.datad(\SR|outShiftRows [115]),
	.cin(gnd),
	.combout(\MC|c_out[10][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[10][3] .lut_mask = 16'h6996;
defparam \MC|c_out[10][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y41_N13
dffeas \MC|outMixColumns[83] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[10][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [83]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[83] .is_wysiwyg = "true";
defparam \MC|outMixColumns[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y42_N12
cycloneiv_lcell_comb \ARK2|reg_f[83] (
// Equation(s):
// \ARK2|reg_f [83] = \MC|outMixColumns [83] $ (reg_keyIni[83])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [83]),
	.datad(reg_keyIni[83]),
	.cin(gnd),
	.combout(\ARK2|reg_f [83]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[83] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[83] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y42_N13
dffeas \ARK2|outAddRoundKey[83] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [83]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [83]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[83] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y42_N24
cycloneiv_lcell_comb \outMuxInicio[83]~99 (
// Equation(s):
// \outMuxInicio[83]~99_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [83]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [83]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [83]),
	.datad(\ARK2|outAddRoundKey [83]),
	.cin(gnd),
	.combout(\outMuxInicio[83]~99_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[83]~99 .lut_mask = 16'hFA50;
defparam \outMuxInicio[83]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N26
cycloneiv_lcell_comb \MC|c_out[15][2] (
// Equation(s):
// \MC|c_out[15][2]~combout  = \SR|outShiftRows [90] $ (\SR|outShiftRows [121] $ (\MC|c_out[15][2]~97_combout ))

	.dataa(gnd),
	.datab(\SR|outShiftRows [90]),
	.datac(\SR|outShiftRows [121]),
	.datad(\MC|c_out[15][2]~97_combout ),
	.cin(gnd),
	.combout(\MC|c_out[15][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][2] .lut_mask = 16'hC33C;
defparam \MC|c_out[15][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y37_N27
dffeas \MC|outMixColumns[122] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[15][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [122]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[122] .is_wysiwyg = "true";
defparam \MC|outMixColumns[122] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N8
cycloneiv_io_ibuf \keyIni[122]~input (
	.i(keyIni[122]),
	.ibar(gnd),
	.o(\keyIni[122]~input_o ));
// synopsys translate_off
defparam \keyIni[122]~input .bus_hold = "false";
defparam \keyIni[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N0
cycloneiv_lcell_comb \reg_keyIni[122]~feeder (
// Equation(s):
// \reg_keyIni[122]~feeder_combout  = \keyIni[122]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[122]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[122]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[122]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[122]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y37_N1
dffeas \reg_keyIni[122] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[122]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[122]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[122] .is_wysiwyg = "true";
defparam \reg_keyIni[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N28
cycloneiv_lcell_comb \ARK2|reg_f[122] (
// Equation(s):
// \ARK2|reg_f [122] = \MC|outMixColumns [122] $ (reg_keyIni[122])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [122]),
	.datad(reg_keyIni[122]),
	.cin(gnd),
	.combout(\ARK2|reg_f [122]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[122] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[122] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y37_N29
dffeas \ARK2|outAddRoundKey[122] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [122]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [122]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[122] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N24
cycloneiv_lcell_comb \outMuxInicio[122]~106 (
// Equation(s):
// \outMuxInicio[122]~106_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [122]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [122]))

	.dataa(\ARK|outAddRoundKey [122]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [122]),
	.cin(gnd),
	.combout(\outMuxInicio[122]~106_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[122]~106 .lut_mask = 16'hFA0A;
defparam \outMuxInicio[122]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y39_N26
cycloneiv_lcell_comb \MC|c_out[3][3]~44 (
// Equation(s):
// \MC|c_out[3][3]~44_combout  = \SR|outShiftRows [123] $ (\SR|outShiftRows [127] $ (\SR|outShiftRows [31] $ (\SR|outShiftRows [59])))

	.dataa(\SR|outShiftRows [123]),
	.datab(\SR|outShiftRows [127]),
	.datac(\SR|outShiftRows [31]),
	.datad(\SR|outShiftRows [59]),
	.cin(gnd),
	.combout(\MC|c_out[3][3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[3][3]~44 .lut_mask = 16'h6996;
defparam \MC|c_out[3][3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y39_N0
cycloneiv_lcell_comb \MC|c_out[3][3] (
// Equation(s):
// \MC|c_out[3][3]~combout  = \SR|outShiftRows [91] $ (\SR|outShiftRows [122] $ (\MC|c_out[3][3]~44_combout  $ (\SR|outShiftRows [26])))

	.dataa(\SR|outShiftRows [91]),
	.datab(\SR|outShiftRows [122]),
	.datac(\MC|c_out[3][3]~44_combout ),
	.datad(\SR|outShiftRows [26]),
	.cin(gnd),
	.combout(\MC|c_out[3][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[3][3] .lut_mask = 16'h6996;
defparam \MC|c_out[3][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y39_N1
dffeas \MC|outMixColumns[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[3][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[27] .is_wysiwyg = "true";
defparam \MC|outMixColumns[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y40_N22
cycloneiv_lcell_comb \ARK2|reg_f[27] (
// Equation(s):
// \ARK2|reg_f [27] = reg_keyIni[27] $ (\MC|outMixColumns [27])

	.dataa(gnd),
	.datab(reg_keyIni[27]),
	.datac(gnd),
	.datad(\MC|outMixColumns [27]),
	.cin(gnd),
	.combout(\ARK2|reg_f [27]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[27] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y40_N23
dffeas \ARK2|outAddRoundKey[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[27] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y40_N24
cycloneiv_lcell_comb \ARK|reg_f[27] (
// Equation(s):
// \ARK|reg_f [27] = reg_plainText[27] $ (reg_keyIni[27])

	.dataa(reg_plainText[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[27]),
	.cin(gnd),
	.combout(\ARK|reg_f [27]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[27] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y40_N25
dffeas \ARK|outAddRoundKey[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[27] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y40_N6
cycloneiv_lcell_comb \outMuxInicio[27]~83 (
// Equation(s):
// \outMuxInicio[27]~83_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [27])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [27])))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK2|outAddRoundKey [27]),
	.datad(\ARK|outAddRoundKey [27]),
	.cin(gnd),
	.combout(\outMuxInicio[27]~83_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[27]~83 .lut_mask = 16'hF5A0;
defparam \outMuxInicio[27]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N8
cycloneiv_lcell_comb \MC|c_out[6][3]~64 (
// Equation(s):
// \MC|c_out[6][3]~64_combout  = \SR|outShiftRows [50] $ (\SR|outShiftRows [23] $ (\SR|outShiftRows [55] $ (\SR|outShiftRows [18])))

	.dataa(\SR|outShiftRows [50]),
	.datab(\SR|outShiftRows [23]),
	.datac(\SR|outShiftRows [55]),
	.datad(\SR|outShiftRows [18]),
	.cin(gnd),
	.combout(\MC|c_out[6][3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[6][3]~64 .lut_mask = 16'h6996;
defparam \MC|c_out[6][3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N20
cycloneiv_lcell_comb \MC|c_out[6][3] (
// Equation(s):
// \MC|c_out[6][3]~combout  = \SR|outShiftRows [83] $ (\MC|c_out[6][3]~64_combout  $ (\SR|outShiftRows [19] $ (\SR|outShiftRows [115])))

	.dataa(\SR|outShiftRows [83]),
	.datab(\MC|c_out[6][3]~64_combout ),
	.datac(\SR|outShiftRows [19]),
	.datad(\SR|outShiftRows [115]),
	.cin(gnd),
	.combout(\MC|c_out[6][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[6][3] .lut_mask = 16'h6996;
defparam \MC|c_out[6][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y41_N21
dffeas \MC|outMixColumns[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[6][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [51]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[51] .is_wysiwyg = "true";
defparam \MC|outMixColumns[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneiv_lcell_comb \ARK2|reg_f[51] (
// Equation(s):
// \ARK2|reg_f [51] = reg_keyIni[51] $ (\MC|outMixColumns [51])

	.dataa(gnd),
	.datab(reg_keyIni[51]),
	.datac(gnd),
	.datad(\MC|outMixColumns [51]),
	.cin(gnd),
	.combout(\ARK2|reg_f [51]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[51] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \ARK2|outAddRoundKey[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [51]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [51]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[51] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneiv_lcell_comb \outMuxInicio[51]~27 (
// Equation(s):
// \outMuxInicio[51]~27_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [51]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [51]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [51]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [51]),
	.cin(gnd),
	.combout(\outMuxInicio[51]~27_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[51]~27 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[51]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N8
cycloneiv_lcell_comb \MC|c_out[8][7] (
// Equation(s):
// \MC|c_out[8][7]~combout  = \SR|outShiftRows [103] $ (\SR|outShiftRows [38] $ (\MC|c_out[12][7]~55_combout  $ (\SR|outShiftRows [70])))

	.dataa(\SR|outShiftRows [103]),
	.datab(\SR|outShiftRows [38]),
	.datac(\MC|c_out[12][7]~55_combout ),
	.datad(\SR|outShiftRows [70]),
	.cin(gnd),
	.combout(\MC|c_out[8][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[8][7] .lut_mask = 16'h6996;
defparam \MC|c_out[8][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N9
dffeas \MC|outMixColumns[71] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[8][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [71]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[71] .is_wysiwyg = "true";
defparam \MC|outMixColumns[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y32_N20
cycloneiv_lcell_comb \ARK2|reg_f[71] (
// Equation(s):
// \ARK2|reg_f [71] = reg_keyIni[71] $ (\MC|outMixColumns [71])

	.dataa(gnd),
	.datab(reg_keyIni[71]),
	.datac(gnd),
	.datad(\MC|outMixColumns [71]),
	.cin(gnd),
	.combout(\ARK2|reg_f [71]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[71] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[71] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y32_N21
dffeas \ARK2|outAddRoundKey[71] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [71]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [71]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[71] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[71] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y32_N1
cycloneiv_io_ibuf \plainText[71]~input (
	.i(plainText[71]),
	.ibar(gnd),
	.o(\plainText[71]~input_o ));
// synopsys translate_off
defparam \plainText[71]~input .bus_hold = "false";
defparam \plainText[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N10
cycloneiv_lcell_comb \reg_plainText[71]~feeder (
// Equation(s):
// \reg_plainText[71]~feeder_combout  = \plainText[71]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[71]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[71]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[71]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[71]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y32_N11
dffeas \reg_plainText[71] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[71]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[71] .is_wysiwyg = "true";
defparam \reg_plainText[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y32_N12
cycloneiv_lcell_comb \ARK|reg_f[71] (
// Equation(s):
// \ARK|reg_f [71] = reg_plainText[71] $ (reg_keyIni[71])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[71]),
	.datad(reg_keyIni[71]),
	.cin(gnd),
	.combout(\ARK|reg_f [71]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[71] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[71] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y32_N13
dffeas \ARK|outAddRoundKey[71] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [71]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [71]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[71] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y32_N22
cycloneiv_lcell_comb \outMuxInicio[71]~39 (
// Equation(s):
// \outMuxInicio[71]~39_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [71])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [71])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [71]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [71]),
	.cin(gnd),
	.combout(\outMuxInicio[71]~39_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[71]~39 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[71]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N28
cycloneiv_lcell_comb \MC|c_out[1][4]~29 (
// Equation(s):
// \MC|c_out[1][4]~29_combout  = \SR|outShiftRows [111] $ (\SR|outShiftRows [15] $ (\SR|outShiftRows [44] $ (\SR|outShiftRows [107])))

	.dataa(\SR|outShiftRows [111]),
	.datab(\SR|outShiftRows [15]),
	.datac(\SR|outShiftRows [44]),
	.datad(\SR|outShiftRows [107]),
	.cin(gnd),
	.combout(\MC|c_out[1][4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[1][4]~29 .lut_mask = 16'h6996;
defparam \MC|c_out[1][4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N2
cycloneiv_lcell_comb \MC|c_out[1][4] (
// Equation(s):
// \MC|c_out[1][4]~combout  = \SR|outShiftRows [108] $ (\SR|outShiftRows [11] $ (\SR|outShiftRows [76] $ (\MC|c_out[1][4]~29_combout )))

	.dataa(\SR|outShiftRows [108]),
	.datab(\SR|outShiftRows [11]),
	.datac(\SR|outShiftRows [76]),
	.datad(\MC|c_out[1][4]~29_combout ),
	.cin(gnd),
	.combout(\MC|c_out[1][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[1][4] .lut_mask = 16'h6996;
defparam \MC|c_out[1][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y34_N3
dffeas \MC|outMixColumns[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[1][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[12] .is_wysiwyg = "true";
defparam \MC|outMixColumns[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y23_N1
cycloneiv_io_ibuf \keyIni[12]~input (
	.i(keyIni[12]),
	.ibar(gnd),
	.o(\keyIni[12]~input_o ));
// synopsys translate_off
defparam \keyIni[12]~input .bus_hold = "false";
defparam \keyIni[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X93_Y35_N4
cycloneiv_lcell_comb \reg_keyIni[12]~feeder (
// Equation(s):
// \reg_keyIni[12]~feeder_combout  = \keyIni[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[12]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[12]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y35_N5
dffeas \reg_keyIni[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[12] .is_wysiwyg = "true";
defparam \reg_keyIni[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N28
cycloneiv_lcell_comb \ARK2|reg_f[12] (
// Equation(s):
// \ARK2|reg_f [12] = \MC|outMixColumns [12] $ (reg_keyIni[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [12]),
	.datad(reg_keyIni[12]),
	.cin(gnd),
	.combout(\ARK2|reg_f [12]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[12] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y35_N29
dffeas \ARK2|outAddRoundKey[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[12] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N0
cycloneiv_lcell_comb \outMuxInicio[12]~20 (
// Equation(s):
// \outMuxInicio[12]~20_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [12]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [12]))

	.dataa(\ARK|outAddRoundKey [12]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [12]),
	.cin(gnd),
	.combout(\outMuxInicio[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[12]~20 .lut_mask = 16'hFA0A;
defparam \outMuxInicio[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N0
cycloneiv_lcell_comb \MC|c_out[4][3]~53 (
// Equation(s):
// \MC|c_out[4][3]~53_combout  = \SR|outShiftRows [39] $ (\SR|outShiftRows [34] $ (\SR|outShiftRows [7] $ (\SR|outShiftRows [2])))

	.dataa(\SR|outShiftRows [39]),
	.datab(\SR|outShiftRows [34]),
	.datac(\SR|outShiftRows [7]),
	.datad(\SR|outShiftRows [2]),
	.cin(gnd),
	.combout(\MC|c_out[4][3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[4][3]~53 .lut_mask = 16'h6996;
defparam \MC|c_out[4][3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N24
cycloneiv_lcell_comb \MC|c_out[4][3] (
// Equation(s):
// \MC|c_out[4][3]~combout  = \SR|outShiftRows [67] $ (\SR|outShiftRows [99] $ (\SR|outShiftRows [3] $ (\MC|c_out[4][3]~53_combout )))

	.dataa(\SR|outShiftRows [67]),
	.datab(\SR|outShiftRows [99]),
	.datac(\SR|outShiftRows [3]),
	.datad(\MC|c_out[4][3]~53_combout ),
	.cin(gnd),
	.combout(\MC|c_out[4][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[4][3] .lut_mask = 16'h6996;
defparam \MC|c_out[4][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y36_N25
dffeas \MC|outMixColumns[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[4][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [35]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[35] .is_wysiwyg = "true";
defparam \MC|outMixColumns[35] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y52_N1
cycloneiv_io_ibuf \keyIni[35]~input (
	.i(keyIni[35]),
	.ibar(gnd),
	.o(\keyIni[35]~input_o ));
// synopsys translate_off
defparam \keyIni[35]~input .bus_hold = "false";
defparam \keyIni[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N0
cycloneiv_lcell_comb \reg_keyIni[35]~feeder (
// Equation(s):
// \reg_keyIni[35]~feeder_combout  = \keyIni[35]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[35]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[35]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N1
dffeas \reg_keyIni[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[35]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[35] .is_wysiwyg = "true";
defparam \reg_keyIni[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N28
cycloneiv_lcell_comb \ARK2|reg_f[35] (
// Equation(s):
// \ARK2|reg_f [35] = \MC|outMixColumns [35] $ (reg_keyIni[35])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [35]),
	.datad(reg_keyIni[35]),
	.cin(gnd),
	.combout(\ARK2|reg_f [35]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[35] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N29
dffeas \ARK2|outAddRoundKey[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [35]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[35] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N8
cycloneiv_lcell_comb \outMuxInicio[35]~91 (
// Equation(s):
// \outMuxInicio[35]~91_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [35]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [35]))

	.dataa(\ARK|outAddRoundKey [35]),
	.datab(\selInicio~input_o ),
	.datac(gnd),
	.datad(\ARK2|outAddRoundKey [35]),
	.cin(gnd),
	.combout(\outMuxInicio[35]~91_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[35]~91 .lut_mask = 16'hEE22;
defparam \outMuxInicio[35]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N8
cycloneiv_lcell_comb \MC|c_out[14][1]~63 (
// Equation(s):
// \MC|c_out[14][1]~63_combout  = \SR|outShiftRows [17] $ (\SR|outShiftRows [49])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [17]),
	.datad(\SR|outShiftRows [49]),
	.cin(gnd),
	.combout(\MC|c_out[14][1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][1]~63 .lut_mask = 16'h0FF0;
defparam \MC|c_out[14][1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
cycloneiv_lcell_comb \MC|c_out[6][2] (
// Equation(s):
// \MC|c_out[6][2]~combout  = \SR|outShiftRows [82] $ (\SR|outShiftRows [114] $ (\MC|c_out[14][1]~63_combout  $ (\SR|outShiftRows [18])))

	.dataa(\SR|outShiftRows [82]),
	.datab(\SR|outShiftRows [114]),
	.datac(\MC|c_out[14][1]~63_combout ),
	.datad(\SR|outShiftRows [18]),
	.cin(gnd),
	.combout(\MC|c_out[6][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[6][2] .lut_mask = 16'h6996;
defparam \MC|c_out[6][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N17
dffeas \MC|outMixColumns[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[6][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [50]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[50] .is_wysiwyg = "true";
defparam \MC|outMixColumns[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N12
cycloneiv_lcell_comb \ARK2|reg_f[50] (
// Equation(s):
// \ARK2|reg_f [50] = \MC|outMixColumns [50] $ (reg_keyIni[50])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [50]),
	.datad(reg_keyIni[50]),
	.cin(gnd),
	.combout(\ARK2|reg_f [50]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[50] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N13
dffeas \ARK2|outAddRoundKey[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [50]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [50]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[50] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N0
cycloneiv_lcell_comb \outMuxInicio[50]~26 (
// Equation(s):
// \outMuxInicio[50]~26_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [50]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [50]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [50]),
	.datad(\ARK2|outAddRoundKey [50]),
	.cin(gnd),
	.combout(\outMuxInicio[50]~26_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[50]~26 .lut_mask = 16'hFA50;
defparam \outMuxInicio[50]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N18
cycloneiv_lcell_comb \MC|c_out[12][6]~79 (
// Equation(s):
// \MC|c_out[12][6]~79_combout  = \SR|outShiftRows [38] $ (\SR|outShiftRows [6] $ (\SR|outShiftRows [69]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [38]),
	.datac(\SR|outShiftRows [6]),
	.datad(\SR|outShiftRows [69]),
	.cin(gnd),
	.combout(\MC|c_out[12][6]~79_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][6]~79 .lut_mask = 16'hC33C;
defparam \MC|c_out[12][6]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N2
cycloneiv_lcell_comb \MC|c_out[8][6] (
// Equation(s):
// \MC|c_out[8][6]~combout  = \SR|outShiftRows [102] $ (\SR|outShiftRows [37] $ (\MC|c_out[12][6]~79_combout ))

	.dataa(gnd),
	.datab(\SR|outShiftRows [102]),
	.datac(\SR|outShiftRows [37]),
	.datad(\MC|c_out[12][6]~79_combout ),
	.cin(gnd),
	.combout(\MC|c_out[8][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[8][6] .lut_mask = 16'hC33C;
defparam \MC|c_out[8][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N3
dffeas \MC|outMixColumns[70] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[8][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [70]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[70] .is_wysiwyg = "true";
defparam \MC|outMixColumns[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y32_N6
cycloneiv_lcell_comb \ARK2|reg_f[70] (
// Equation(s):
// \ARK2|reg_f [70] = reg_keyIni[70] $ (\MC|outMixColumns [70])

	.dataa(gnd),
	.datab(reg_keyIni[70]),
	.datac(gnd),
	.datad(\MC|outMixColumns [70]),
	.cin(gnd),
	.combout(\ARK2|reg_f [70]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[70] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[70] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y32_N7
dffeas \ARK2|outAddRoundKey[70] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [70]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [70]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[70] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y32_N20
cycloneiv_lcell_comb \outMuxInicio[70]~38 (
// Equation(s):
// \outMuxInicio[70]~38_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [70]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [70]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [70]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [70]),
	.cin(gnd),
	.combout(\outMuxInicio[70]~38_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[70]~38 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[70]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N20
cycloneiv_lcell_comb \MC|c_out[13][3]~106 (
// Equation(s):
// \MC|c_out[13][3]~106_combout  = \SR|outShiftRows [74] $ (\SR|outShiftRows [11] $ (\SR|outShiftRows [75] $ (\SR|outShiftRows [43])))

	.dataa(\SR|outShiftRows [74]),
	.datab(\SR|outShiftRows [11]),
	.datac(\SR|outShiftRows [75]),
	.datad(\SR|outShiftRows [43]),
	.cin(gnd),
	.combout(\MC|c_out[13][3]~106_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][3]~106 .lut_mask = 16'h6996;
defparam \MC|c_out[13][3]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N22
cycloneiv_lcell_comb \MC|c_out[13][3] (
// Equation(s):
// \MC|c_out[13][3]~combout  = \SR|outShiftRows [106] $ (\SR|outShiftRows [79] $ (\SR|outShiftRows [111] $ (\MC|c_out[13][3]~106_combout )))

	.dataa(\SR|outShiftRows [106]),
	.datab(\SR|outShiftRows [79]),
	.datac(\SR|outShiftRows [111]),
	.datad(\MC|c_out[13][3]~106_combout ),
	.cin(gnd),
	.combout(\MC|c_out[13][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][3] .lut_mask = 16'h6996;
defparam \MC|c_out[13][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y34_N23
dffeas \MC|outMixColumns[107] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[13][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [107]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[107] .is_wysiwyg = "true";
defparam \MC|outMixColumns[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneiv_lcell_comb \ARK2|reg_f[107] (
// Equation(s):
// \ARK2|reg_f [107] = reg_keyIni[107] $ (\MC|outMixColumns [107])

	.dataa(gnd),
	.datab(reg_keyIni[107]),
	.datac(gnd),
	.datad(\MC|outMixColumns [107]),
	.cin(gnd),
	.combout(\ARK2|reg_f [107]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[107] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[107] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N25
dffeas \ARK2|outAddRoundKey[107] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [107]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [107]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[107] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[107] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N15
cycloneiv_io_ibuf \plainText[107]~input (
	.i(plainText[107]),
	.ibar(gnd),
	.o(\plainText[107]~input_o ));
// synopsys translate_off
defparam \plainText[107]~input .bus_hold = "false";
defparam \plainText[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneiv_lcell_comb \reg_plainText[107]~feeder (
// Equation(s):
// \reg_plainText[107]~feeder_combout  = \plainText[107]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[107]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[107]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[107]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[107]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N27
dffeas \reg_plainText[107] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[107]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[107]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[107] .is_wysiwyg = "true";
defparam \reg_plainText[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneiv_lcell_comb \ARK|reg_f[107] (
// Equation(s):
// \ARK|reg_f [107] = reg_plainText[107] $ (reg_keyIni[107])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[107]),
	.datad(reg_keyIni[107]),
	.cin(gnd),
	.combout(\ARK|reg_f [107]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[107] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[107] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N11
dffeas \ARK|outAddRoundKey[107] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [107]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [107]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[107] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneiv_lcell_comb \outMuxInicio[107]~43 (
// Equation(s):
// \outMuxInicio[107]~43_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [107])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [107])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [107]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [107]),
	.cin(gnd),
	.combout(\outMuxInicio[107]~43_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[107]~43 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[107]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N20
cycloneiv_lcell_comb \MC|c_out[9][5] (
// Equation(s):
// \MC|c_out[9][5]~combout  = \SR|outShiftRows [109] $ (\MC|c_out[13][5]~85_combout  $ (\SR|outShiftRows [44]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [109]),
	.datac(\MC|c_out[13][5]~85_combout ),
	.datad(\SR|outShiftRows [44]),
	.cin(gnd),
	.combout(\MC|c_out[9][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[9][5] .lut_mask = 16'hC33C;
defparam \MC|c_out[9][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N21
dffeas \MC|outMixColumns[77] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[9][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [77]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[77] .is_wysiwyg = "true";
defparam \MC|outMixColumns[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneiv_lcell_comb \ARK2|reg_f[77] (
// Equation(s):
// \ARK2|reg_f [77] = \MC|outMixColumns [77] $ (reg_keyIni[77])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [77]),
	.datad(reg_keyIni[77]),
	.cin(gnd),
	.combout(\ARK2|reg_f [77]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[77] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[77] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N29
dffeas \ARK2|outAddRoundKey[77] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [77]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [77]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[77] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneiv_lcell_comb \outMuxInicio[77]~69 (
// Equation(s):
// \outMuxInicio[77]~69_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [77]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [77]))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK|outAddRoundKey [77]),
	.datad(\ARK2|outAddRoundKey [77]),
	.cin(gnd),
	.combout(\outMuxInicio[77]~69_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[77]~69 .lut_mask = 16'hFC30;
defparam \outMuxInicio[77]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneiv_lcell_comb \MC|c_out[14][7] (
// Equation(s):
// \MC|c_out[14][7]~combout  = \SR|outShiftRows [87] $ (\SR|outShiftRows [86] $ (\SR|outShiftRows [118] $ (\MC|c_out[14][7]~66_combout )))

	.dataa(\SR|outShiftRows [87]),
	.datab(\SR|outShiftRows [86]),
	.datac(\SR|outShiftRows [118]),
	.datad(\MC|c_out[14][7]~66_combout ),
	.cin(gnd),
	.combout(\MC|c_out[14][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][7] .lut_mask = 16'h6996;
defparam \MC|c_out[14][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N1
dffeas \MC|outMixColumns[119] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[14][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [119]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[119] .is_wysiwyg = "true";
defparam \MC|outMixColumns[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneiv_lcell_comb \ARK2|reg_f[119] (
// Equation(s):
// \ARK2|reg_f [119] = \MC|outMixColumns [119] $ (reg_keyIni[119])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [119]),
	.datad(reg_keyIni[119]),
	.cin(gnd),
	.combout(\ARK2|reg_f [119]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[119] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[119] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N29
dffeas \ARK2|outAddRoundKey[119] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [119]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [119]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[119] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneiv_lcell_comb \outMuxInicio[119]~79 (
// Equation(s):
// \outMuxInicio[119]~79_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [119]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [119]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [119]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [119]),
	.cin(gnd),
	.combout(\outMuxInicio[119]~79_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[119]~79 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[119]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N20
cycloneiv_lcell_comb \MC|c_out[14][6] (
// Equation(s):
// \MC|c_out[14][6]~combout  = \SR|outShiftRows [117] $ (\SR|outShiftRows [86] $ (\MC|c_out[14][6]~93_combout ))

	.dataa(gnd),
	.datab(\SR|outShiftRows [117]),
	.datac(\SR|outShiftRows [86]),
	.datad(\MC|c_out[14][6]~93_combout ),
	.cin(gnd),
	.combout(\MC|c_out[14][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][6] .lut_mask = 16'hC33C;
defparam \MC|c_out[14][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y42_N21
dffeas \MC|outMixColumns[118] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[14][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [118]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[118] .is_wysiwyg = "true";
defparam \MC|outMixColumns[118] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N4
cycloneiv_lcell_comb \ARK2|reg_f[118] (
// Equation(s):
// \ARK2|reg_f [118] = reg_keyIni[118] $ (\MC|outMixColumns [118])

	.dataa(gnd),
	.datab(reg_keyIni[118]),
	.datac(gnd),
	.datad(\MC|outMixColumns [118]),
	.cin(gnd),
	.combout(\ARK2|reg_f [118]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[118] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[118] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N5
dffeas \ARK2|outAddRoundKey[118] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [118]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [118]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[118] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[118] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N0
cycloneiv_lcell_comb \ARK|reg_f[118] (
// Equation(s):
// \ARK|reg_f [118] = reg_plainText[118] $ (reg_keyIni[118])

	.dataa(reg_plainText[118]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[118]),
	.cin(gnd),
	.combout(\ARK|reg_f [118]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[118] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[118] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N1
dffeas \ARK|outAddRoundKey[118] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [118]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [118]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[118] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[118] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N2
cycloneiv_lcell_comb \outMuxInicio[118]~78 (
// Equation(s):
// \outMuxInicio[118]~78_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [118])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [118])))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK2|outAddRoundKey [118]),
	.datad(\ARK|outAddRoundKey [118]),
	.cin(gnd),
	.combout(\outMuxInicio[118]~78_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[118]~78 .lut_mask = 16'hF5A0;
defparam \outMuxInicio[118]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N18
cycloneiv_lcell_comb \MC|c_out[14][4]~111 (
// Equation(s):
// \MC|c_out[14][4]~111_combout  = \SR|outShiftRows [84] $ (\SR|outShiftRows [83] $ (\SR|outShiftRows [52] $ (\SR|outShiftRows [20])))

	.dataa(\SR|outShiftRows [84]),
	.datab(\SR|outShiftRows [83]),
	.datac(\SR|outShiftRows [52]),
	.datad(\SR|outShiftRows [20]),
	.cin(gnd),
	.combout(\MC|c_out[14][4]~111_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][4]~111 .lut_mask = 16'h6996;
defparam \MC|c_out[14][4]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N22
cycloneiv_lcell_comb \MC|c_out[14][4] (
// Equation(s):
// \MC|c_out[14][4]~combout  = \SR|outShiftRows [87] $ (\SR|outShiftRows [119] $ (\SR|outShiftRows [115] $ (\MC|c_out[14][4]~111_combout )))

	.dataa(\SR|outShiftRows [87]),
	.datab(\SR|outShiftRows [119]),
	.datac(\SR|outShiftRows [115]),
	.datad(\MC|c_out[14][4]~111_combout ),
	.cin(gnd),
	.combout(\MC|c_out[14][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][4] .lut_mask = 16'h6996;
defparam \MC|c_out[14][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N23
dffeas \MC|outMixColumns[116] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[14][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [116]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[116] .is_wysiwyg = "true";
defparam \MC|outMixColumns[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneiv_lcell_comb \ARK2|reg_f[116] (
// Equation(s):
// \ARK2|reg_f [116] = reg_keyIni[116] $ (\MC|outMixColumns [116])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[116]),
	.datad(\MC|outMixColumns [116]),
	.cin(gnd),
	.combout(\ARK2|reg_f [116]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[116] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[116] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N5
dffeas \ARK2|outAddRoundKey[116] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [116]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [116]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[116] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[116] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N8
cycloneiv_io_ibuf \plainText[116]~input (
	.i(plainText[116]),
	.ibar(gnd),
	.o(\plainText[116]~input_o ));
// synopsys translate_off
defparam \plainText[116]~input .bus_hold = "false";
defparam \plainText[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y42_N17
dffeas \reg_plainText[116] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[116]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[116]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[116] .is_wysiwyg = "true";
defparam \reg_plainText[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneiv_lcell_comb \ARK|reg_f[116] (
// Equation(s):
// \ARK|reg_f [116] = reg_keyIni[116] $ (reg_plainText[116])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[116]),
	.datad(reg_plainText[116]),
	.cin(gnd),
	.combout(\ARK|reg_f [116]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[116] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[116] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N1
dffeas \ARK|outAddRoundKey[116] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [116]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [116]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[116] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneiv_lcell_comb \outMuxInicio[116]~76 (
// Equation(s):
// \outMuxInicio[116]~76_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [116])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [116])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [116]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [116]),
	.cin(gnd),
	.combout(\outMuxInicio[116]~76_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[116]~76 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[116]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N30
cycloneiv_lcell_comb \MC|c_out[2][4] (
// Equation(s):
// \MC|c_out[2][4]~combout  = \MC|c_out[2][4]~37_combout  $ (\SR|outShiftRows [115] $ (\SR|outShiftRows [23] $ (!\SR|outShiftRows [119])))

	.dataa(\MC|c_out[2][4]~37_combout ),
	.datab(\SR|outShiftRows [115]),
	.datac(\SR|outShiftRows [23]),
	.datad(\SR|outShiftRows [119]),
	.cin(gnd),
	.combout(\MC|c_out[2][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[2][4] .lut_mask = 16'h9669;
defparam \MC|c_out[2][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y41_N31
dffeas \MC|outMixColumns[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[2][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[20] .is_wysiwyg = "true";
defparam \MC|outMixColumns[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneiv_lcell_comb \ARK2|reg_f[20] (
// Equation(s):
// \ARK2|reg_f [20] = reg_keyIni[20] $ (\MC|outMixColumns [20])

	.dataa(reg_keyIni[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [20]),
	.cin(gnd),
	.combout(\ARK2|reg_f [20]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[20] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N7
dffeas \ARK2|outAddRoundKey[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[20] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneiv_lcell_comb \outMuxInicio[20]~52 (
// Equation(s):
// \outMuxInicio[20]~52_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [20]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [20]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [20]),
	.datad(\ARK2|outAddRoundKey [20]),
	.cin(gnd),
	.combout(\outMuxInicio[20]~52_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[20]~52 .lut_mask = 16'hFA50;
defparam \outMuxInicio[20]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N12
cycloneiv_lcell_comb \MC|c_out[1][3]~27 (
// Equation(s):
// \MC|c_out[1][3]~27_combout  = \SR|outShiftRows [111] $ (\SR|outShiftRows [43] $ (\SR|outShiftRows [15] $ (\SR|outShiftRows [107])))

	.dataa(\SR|outShiftRows [111]),
	.datab(\SR|outShiftRows [43]),
	.datac(\SR|outShiftRows [15]),
	.datad(\SR|outShiftRows [107]),
	.cin(gnd),
	.combout(\MC|c_out[1][3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[1][3]~27 .lut_mask = 16'h6996;
defparam \MC|c_out[1][3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N0
cycloneiv_lcell_comb \MC|c_out[1][3] (
// Equation(s):
// \MC|c_out[1][3]~combout  = \SR|outShiftRows [106] $ (\SR|outShiftRows [10] $ (\SR|outShiftRows [75] $ (\MC|c_out[1][3]~27_combout )))

	.dataa(\SR|outShiftRows [106]),
	.datab(\SR|outShiftRows [10]),
	.datac(\SR|outShiftRows [75]),
	.datad(\MC|c_out[1][3]~27_combout ),
	.cin(gnd),
	.combout(\MC|c_out[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[1][3] .lut_mask = 16'h6996;
defparam \MC|c_out[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y34_N1
dffeas \MC|outMixColumns[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[1][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[11] .is_wysiwyg = "true";
defparam \MC|outMixColumns[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneiv_lcell_comb \ARK2|reg_f[11] (
// Equation(s):
// \ARK2|reg_f [11] = reg_keyIni[11] $ (\MC|outMixColumns [11])

	.dataa(gnd),
	.datab(reg_keyIni[11]),
	.datac(gnd),
	.datad(\MC|outMixColumns [11]),
	.cin(gnd),
	.combout(\ARK2|reg_f [11]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[11] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N21
dffeas \ARK2|outAddRoundKey[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[11] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneiv_lcell_comb \outMuxInicio[11]~19 (
// Equation(s):
// \outMuxInicio[11]~19_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [11]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [11]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [11]),
	.datad(\ARK2|outAddRoundKey [11]),
	.cin(gnd),
	.combout(\outMuxInicio[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[11]~19 .lut_mask = 16'hFA50;
defparam \outMuxInicio[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N18
cycloneiv_lcell_comb \MC|c_out[12][1]~52 (
// Equation(s):
// \MC|c_out[12][1]~52_combout  = \SR|outShiftRows [33] $ (\SR|outShiftRows [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [33]),
	.datad(\SR|outShiftRows [1]),
	.cin(gnd),
	.combout(\MC|c_out[12][1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][1]~52 .lut_mask = 16'h0FF0;
defparam \MC|c_out[12][1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N28
cycloneiv_lcell_comb \MC|c_out[4][2] (
// Equation(s):
// \MC|c_out[4][2]~combout  = \SR|outShiftRows [66] $ (\SR|outShiftRows [2] $ (\SR|outShiftRows [98] $ (\MC|c_out[12][1]~52_combout )))

	.dataa(\SR|outShiftRows [66]),
	.datab(\SR|outShiftRows [2]),
	.datac(\SR|outShiftRows [98]),
	.datad(\MC|c_out[12][1]~52_combout ),
	.cin(gnd),
	.combout(\MC|c_out[4][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[4][2] .lut_mask = 16'h6996;
defparam \MC|c_out[4][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y36_N29
dffeas \MC|outMixColumns[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[4][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [34]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[34] .is_wysiwyg = "true";
defparam \MC|outMixColumns[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y42_N2
cycloneiv_lcell_comb \ARK2|reg_f[34] (
// Equation(s):
// \ARK2|reg_f [34] = reg_keyIni[34] $ (\MC|outMixColumns [34])

	.dataa(gnd),
	.datab(reg_keyIni[34]),
	.datac(gnd),
	.datad(\MC|outMixColumns [34]),
	.cin(gnd),
	.combout(\ARK2|reg_f [34]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[34] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y42_N3
dffeas \ARK2|outAddRoundKey[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [34]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[34] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y42_N6
cycloneiv_lcell_comb \outMuxInicio[34]~90 (
// Equation(s):
// \outMuxInicio[34]~90_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [34]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [34]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [34]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [34]),
	.cin(gnd),
	.combout(\outMuxInicio[34]~90_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[34]~90 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[34]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N4
cycloneiv_lcell_comb \MC|c_out[2][3]~36 (
// Equation(s):
// \MC|c_out[2][3]~36_combout  = \SR|outShiftRows [115] $ (\SR|outShiftRows [51] $ (\SR|outShiftRows [23] $ (\SR|outShiftRows [119])))

	.dataa(\SR|outShiftRows [115]),
	.datab(\SR|outShiftRows [51]),
	.datac(\SR|outShiftRows [23]),
	.datad(\SR|outShiftRows [119]),
	.cin(gnd),
	.combout(\MC|c_out[2][3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[2][3]~36 .lut_mask = 16'h6996;
defparam \MC|c_out[2][3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N16
cycloneiv_lcell_comb \MC|c_out[2][3] (
// Equation(s):
// \MC|c_out[2][3]~combout  = \SR|outShiftRows [114] $ (\MC|c_out[2][3]~36_combout  $ (\SR|outShiftRows [83] $ (\SR|outShiftRows [18])))

	.dataa(\SR|outShiftRows [114]),
	.datab(\MC|c_out[2][3]~36_combout ),
	.datac(\SR|outShiftRows [83]),
	.datad(\SR|outShiftRows [18]),
	.cin(gnd),
	.combout(\MC|c_out[2][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[2][3] .lut_mask = 16'h6996;
defparam \MC|c_out[2][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y41_N17
dffeas \MC|outMixColumns[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[2][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[19] .is_wysiwyg = "true";
defparam \MC|outMixColumns[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneiv_lcell_comb \ARK2|reg_f[19] (
// Equation(s):
// \ARK2|reg_f [19] = \MC|outMixColumns [19] $ (reg_keyIni[19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [19]),
	.datad(reg_keyIni[19]),
	.cin(gnd),
	.combout(\ARK2|reg_f [19]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[19] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \ARK2|outAddRoundKey[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[19] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneiv_lcell_comb \outMuxInicio[19]~51 (
// Equation(s):
// \outMuxInicio[19]~51_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [19]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [19]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [19]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [19]),
	.cin(gnd),
	.combout(\outMuxInicio[19]~51_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[19]~51 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[19]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N8
cycloneiv_lcell_comb \MC|c_out[5][3] (
// Equation(s):
// \MC|c_out[5][3]~combout  = \MC|c_out[5][3]~59_combout  $ (\SR|outShiftRows [11] $ (\SR|outShiftRows [75] $ (\SR|outShiftRows [107])))

	.dataa(\MC|c_out[5][3]~59_combout ),
	.datab(\SR|outShiftRows [11]),
	.datac(\SR|outShiftRows [75]),
	.datad(\SR|outShiftRows [107]),
	.cin(gnd),
	.combout(\MC|c_out[5][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[5][3] .lut_mask = 16'h6996;
defparam \MC|c_out[5][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y34_N9
dffeas \MC|outMixColumns[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[5][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [43]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[43] .is_wysiwyg = "true";
defparam \MC|outMixColumns[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N8
cycloneiv_lcell_comb \ARK2|reg_f[43] (
// Equation(s):
// \ARK2|reg_f [43] = reg_keyIni[43] $ (\MC|outMixColumns [43])

	.dataa(reg_keyIni[43]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [43]),
	.cin(gnd),
	.combout(\ARK2|reg_f [43]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[43] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N9
dffeas \ARK2|outAddRoundKey[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [43]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[43] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[43] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N8
cycloneiv_io_ibuf \keyIni[43]~input (
	.i(keyIni[43]),
	.ibar(gnd),
	.o(\keyIni[43]~input_o ));
// synopsys translate_off
defparam \keyIni[43]~input .bus_hold = "false";
defparam \keyIni[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N6
cycloneiv_lcell_comb \reg_keyIni[43]~feeder (
// Equation(s):
// \reg_keyIni[43]~feeder_combout  = \keyIni[43]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[43]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[43]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N7
dffeas \reg_keyIni[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[43]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[43] .is_wysiwyg = "true";
defparam \reg_keyIni[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N24
cycloneiv_lcell_comb \ARK|reg_f[43] (
// Equation(s):
// \ARK|reg_f [43] = reg_plainText[43] $ (reg_keyIni[43])

	.dataa(reg_plainText[43]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[43]),
	.cin(gnd),
	.combout(\ARK|reg_f [43]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[43] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N25
dffeas \ARK|outAddRoundKey[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [43]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[43] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N6
cycloneiv_lcell_comb \outMuxInicio[43]~123 (
// Equation(s):
// \outMuxInicio[43]~123_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [43])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [43])))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK2|outAddRoundKey [43]),
	.datad(\ARK|outAddRoundKey [43]),
	.cin(gnd),
	.combout(\outMuxInicio[43]~123_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[43]~123 .lut_mask = 16'hF3C0;
defparam \outMuxInicio[43]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N6
cycloneiv_lcell_comb \MC|c_out[15][1]~113 (
// Equation(s):
// \MC|c_out[15][1]~113_combout  = \SR|outShiftRows [127] $ (\SR|outShiftRows [57] $ (\SR|outShiftRows [25] $ (\SR|outShiftRows [120])))

	.dataa(\SR|outShiftRows [127]),
	.datab(\SR|outShiftRows [57]),
	.datac(\SR|outShiftRows [25]),
	.datad(\SR|outShiftRows [120]),
	.cin(gnd),
	.combout(\MC|c_out[15][1]~113_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][1]~113 .lut_mask = 16'h6996;
defparam \MC|c_out[15][1]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N10
cycloneiv_lcell_comb \MC|c_out[15][1] (
// Equation(s):
// \MC|c_out[15][1]~combout  = \SR|outShiftRows [89] $ (\SR|outShiftRows [95] $ (\SR|outShiftRows [88] $ (\MC|c_out[15][1]~113_combout )))

	.dataa(\SR|outShiftRows [89]),
	.datab(\SR|outShiftRows [95]),
	.datac(\SR|outShiftRows [88]),
	.datad(\MC|c_out[15][1]~113_combout ),
	.cin(gnd),
	.combout(\MC|c_out[15][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][1] .lut_mask = 16'h6996;
defparam \MC|c_out[15][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y38_N11
dffeas \MC|outMixColumns[121] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[15][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [121]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[121] .is_wysiwyg = "true";
defparam \MC|outMixColumns[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y40_N10
cycloneiv_lcell_comb \ARK2|reg_f[121] (
// Equation(s):
// \ARK2|reg_f [121] = \MC|outMixColumns [121] $ (reg_keyIni[121])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [121]),
	.datad(reg_keyIni[121]),
	.cin(gnd),
	.combout(\ARK2|reg_f [121]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[121] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[121] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y40_N11
dffeas \ARK2|outAddRoundKey[121] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [121]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [121]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[121] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y40_N14
cycloneiv_lcell_comb \outMuxInicio[121]~105 (
// Equation(s):
// \outMuxInicio[121]~105_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [121]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [121]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [121]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [121]),
	.cin(gnd),
	.combout(\outMuxInicio[121]~105_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[121]~105 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[121]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N20
cycloneiv_lcell_comb \MC|c_out[3][2]~43 (
// Equation(s):
// \MC|c_out[3][2]~43_combout  = \SR|outShiftRows [58] $ (\SR|outShiftRows [90] $ (\SR|outShiftRows [121] $ (\SR|outShiftRows [25])))

	.dataa(\SR|outShiftRows [58]),
	.datab(\SR|outShiftRows [90]),
	.datac(\SR|outShiftRows [121]),
	.datad(\SR|outShiftRows [25]),
	.cin(gnd),
	.combout(\MC|c_out[3][2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[3][2]~43 .lut_mask = 16'h6996;
defparam \MC|c_out[3][2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N22
cycloneiv_lcell_comb \MC|c_out[3][2] (
// Equation(s):
// \MC|c_out[3][2]~combout  = \SR|outShiftRows [122] $ (\MC|c_out[3][2]~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [122]),
	.datad(\MC|c_out[3][2]~43_combout ),
	.cin(gnd),
	.combout(\MC|c_out[3][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[3][2] .lut_mask = 16'h0FF0;
defparam \MC|c_out[3][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y37_N23
dffeas \MC|outMixColumns[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[3][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[26] .is_wysiwyg = "true";
defparam \MC|outMixColumns[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y40_N12
cycloneiv_lcell_comb \ARK2|reg_f[26] (
// Equation(s):
// \ARK2|reg_f [26] = \MC|outMixColumns [26] $ (reg_keyIni[26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [26]),
	.datad(reg_keyIni[26]),
	.cin(gnd),
	.combout(\ARK2|reg_f [26]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[26] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y40_N13
dffeas \ARK2|outAddRoundKey[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[26] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y40_N16
cycloneiv_lcell_comb \outMuxInicio[26]~82 (
// Equation(s):
// \outMuxInicio[26]~82_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [26]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [26]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [26]),
	.datad(\ARK2|outAddRoundKey [26]),
	.cin(gnd),
	.combout(\outMuxInicio[26]~82_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[26]~82 .lut_mask = 16'hFA50;
defparam \outMuxInicio[26]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneiv_lcell_comb \MC|c_out[14][2]~89 (
// Equation(s):
// \MC|c_out[14][2]~89_combout  = \SR|outShiftRows [50] $ (\SR|outShiftRows [81] $ (\SR|outShiftRows [18]))

	.dataa(\SR|outShiftRows [50]),
	.datab(gnd),
	.datac(\SR|outShiftRows [81]),
	.datad(\SR|outShiftRows [18]),
	.cin(gnd),
	.combout(\MC|c_out[14][2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][2]~89 .lut_mask = 16'hA55A;
defparam \MC|c_out[14][2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneiv_lcell_comb \MC|c_out[10][2] (
// Equation(s):
// \MC|c_out[10][2]~combout  = \SR|outShiftRows [49] $ (\SR|outShiftRows [114] $ (\MC|c_out[14][2]~89_combout ))

	.dataa(\SR|outShiftRows [49]),
	.datab(gnd),
	.datac(\SR|outShiftRows [114]),
	.datad(\MC|c_out[14][2]~89_combout ),
	.cin(gnd),
	.combout(\MC|c_out[10][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[10][2] .lut_mask = 16'hA55A;
defparam \MC|c_out[10][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N9
dffeas \MC|outMixColumns[82] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[10][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [82]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[82] .is_wysiwyg = "true";
defparam \MC|outMixColumns[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y42_N2
cycloneiv_lcell_comb \ARK2|reg_f[82] (
// Equation(s):
// \ARK2|reg_f [82] = reg_keyIni[82] $ (\MC|outMixColumns [82])

	.dataa(gnd),
	.datab(reg_keyIni[82]),
	.datac(gnd),
	.datad(\MC|outMixColumns [82]),
	.cin(gnd),
	.combout(\ARK2|reg_f [82]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[82] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[82] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y42_N3
dffeas \ARK2|outAddRoundKey[82] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [82]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [82]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[82] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y42_N0
cycloneiv_lcell_comb \outMuxInicio[82]~98 (
// Equation(s):
// \outMuxInicio[82]~98_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [82]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [82]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [82]),
	.datad(\ARK2|outAddRoundKey [82]),
	.cin(gnd),
	.combout(\outMuxInicio[82]~98_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[82]~98 .lut_mask = 16'hFA50;
defparam \outMuxInicio[82]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N18
cycloneiv_lcell_comb \MC|c_out[7][1]~68 (
// Equation(s):
// \MC|c_out[7][1]~68_combout  = \SR|outShiftRows [56] $ (\SR|outShiftRows [24] $ (\SR|outShiftRows [31] $ (\SR|outShiftRows [63])))

	.dataa(\SR|outShiftRows [56]),
	.datab(\SR|outShiftRows [24]),
	.datac(\SR|outShiftRows [31]),
	.datad(\SR|outShiftRows [63]),
	.cin(gnd),
	.combout(\MC|c_out[7][1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][1]~68 .lut_mask = 16'h6996;
defparam \MC|c_out[7][1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N22
cycloneiv_lcell_comb \MC|c_out[7][1] (
// Equation(s):
// \MC|c_out[7][1]~combout  = \SR|outShiftRows [25] $ (\SR|outShiftRows [121] $ (\SR|outShiftRows [89] $ (\MC|c_out[7][1]~68_combout )))

	.dataa(\SR|outShiftRows [25]),
	.datab(\SR|outShiftRows [121]),
	.datac(\SR|outShiftRows [89]),
	.datad(\MC|c_out[7][1]~68_combout ),
	.cin(gnd),
	.combout(\MC|c_out[7][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][1] .lut_mask = 16'h6996;
defparam \MC|c_out[7][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y38_N23
dffeas \MC|outMixColumns[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[7][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [57]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[57] .is_wysiwyg = "true";
defparam \MC|outMixColumns[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N12
cycloneiv_lcell_comb \ARK2|reg_f[57] (
// Equation(s):
// \ARK2|reg_f [57] = reg_keyIni[57] $ (\MC|outMixColumns [57])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[57]),
	.datad(\MC|outMixColumns [57]),
	.cin(gnd),
	.combout(\ARK2|reg_f [57]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[57] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[57] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N13
dffeas \ARK2|outAddRoundKey[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [57]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [57]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[57] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N0
cycloneiv_lcell_comb \outMuxInicio[57]~57 (
// Equation(s):
// \outMuxInicio[57]~57_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [57]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [57]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [57]),
	.datad(\ARK2|outAddRoundKey [57]),
	.cin(gnd),
	.combout(\outMuxInicio[57]~57_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[57]~57 .lut_mask = 16'hFA50;
defparam \outMuxInicio[57]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N18
cycloneiv_lcell_comb \MC|c_out[9][3]~83 (
// Equation(s):
// \MC|c_out[9][3]~83_combout  = \SR|outShiftRows [74] $ (\SR|outShiftRows [43] $ (\SR|outShiftRows [42] $ (\SR|outShiftRows [11])))

	.dataa(\SR|outShiftRows [74]),
	.datab(\SR|outShiftRows [43]),
	.datac(\SR|outShiftRows [42]),
	.datad(\SR|outShiftRows [11]),
	.cin(gnd),
	.combout(\MC|c_out[9][3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[9][3]~83 .lut_mask = 16'h6996;
defparam \MC|c_out[9][3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N26
cycloneiv_lcell_comb \MC|c_out[9][3] (
// Equation(s):
// \MC|c_out[9][3]~combout  = \SR|outShiftRows [107] $ (\SR|outShiftRows [47] $ (\SR|outShiftRows [79] $ (\MC|c_out[9][3]~83_combout )))

	.dataa(\SR|outShiftRows [107]),
	.datab(\SR|outShiftRows [47]),
	.datac(\SR|outShiftRows [79]),
	.datad(\MC|c_out[9][3]~83_combout ),
	.cin(gnd),
	.combout(\MC|c_out[9][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[9][3] .lut_mask = 16'h6996;
defparam \MC|c_out[9][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N27
dffeas \MC|outMixColumns[75] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[9][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [75]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[75] .is_wysiwyg = "true";
defparam \MC|outMixColumns[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N12
cycloneiv_lcell_comb \ARK2|reg_f[75] (
// Equation(s):
// \ARK2|reg_f [75] = reg_keyIni[75] $ (\MC|outMixColumns [75])

	.dataa(gnd),
	.datab(reg_keyIni[75]),
	.datac(\MC|outMixColumns [75]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK2|reg_f [75]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[75] .lut_mask = 16'h3C3C;
defparam \ARK2|reg_f[75] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N13
dffeas \ARK2|outAddRoundKey[75] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [75]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [75]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[75] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N22
cycloneiv_lcell_comb \outMuxInicio[75]~67 (
// Equation(s):
// \outMuxInicio[75]~67_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [75]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [75]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [75]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [75]),
	.cin(gnd),
	.combout(\outMuxInicio[75]~67_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[75]~67 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[75]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneiv_lcell_comb \MC|c_out[14][2] (
// Equation(s):
// \MC|c_out[14][2]~combout  = \SR|outShiftRows [113] $ (\SR|outShiftRows [82] $ (\MC|c_out[14][2]~89_combout ))

	.dataa(gnd),
	.datab(\SR|outShiftRows [113]),
	.datac(\SR|outShiftRows [82]),
	.datad(\MC|c_out[14][2]~89_combout ),
	.cin(gnd),
	.combout(\MC|c_out[14][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][2] .lut_mask = 16'hC33C;
defparam \MC|c_out[14][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N25
dffeas \MC|outMixColumns[114] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[14][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [114]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[114] .is_wysiwyg = "true";
defparam \MC|outMixColumns[114] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y91_N15
cycloneiv_io_ibuf \keyIni[114]~input (
	.i(keyIni[114]),
	.ibar(gnd),
	.o(\keyIni[114]~input_o ));
// synopsys translate_off
defparam \keyIni[114]~input .bus_hold = "false";
defparam \keyIni[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y41_N15
dffeas \reg_keyIni[114] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[114]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[114]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[114] .is_wysiwyg = "true";
defparam \reg_keyIni[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N18
cycloneiv_lcell_comb \ARK2|reg_f[114] (
// Equation(s):
// \ARK2|reg_f [114] = \MC|outMixColumns [114] $ (reg_keyIni[114])

	.dataa(gnd),
	.datab(\MC|outMixColumns [114]),
	.datac(reg_keyIni[114]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK2|reg_f [114]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[114] .lut_mask = 16'h3C3C;
defparam \ARK2|reg_f[114] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N19
dffeas \ARK2|outAddRoundKey[114] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [114]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [114]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[114] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneiv_lcell_comb \outMuxInicio[114]~74 (
// Equation(s):
// \outMuxInicio[114]~74_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [114]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [114]))

	.dataa(\ARK|outAddRoundKey [114]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [114]),
	.cin(gnd),
	.combout(\outMuxInicio[114]~74_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[114]~74 .lut_mask = 16'hFA0A;
defparam \outMuxInicio[114]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N12
cycloneiv_lcell_comb \MC|c_out[2][2]~35 (
// Equation(s):
// \MC|c_out[2][2]~35_combout  = \SR|outShiftRows [50] $ (\SR|outShiftRows [113] $ (\SR|outShiftRows [82] $ (\SR|outShiftRows [17])))

	.dataa(\SR|outShiftRows [50]),
	.datab(\SR|outShiftRows [113]),
	.datac(\SR|outShiftRows [82]),
	.datad(\SR|outShiftRows [17]),
	.cin(gnd),
	.combout(\MC|c_out[2][2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[2][2]~35 .lut_mask = 16'h6996;
defparam \MC|c_out[2][2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N26
cycloneiv_lcell_comb \MC|c_out[2][2] (
// Equation(s):
// \MC|c_out[2][2]~combout  = \SR|outShiftRows [114] $ (\MC|c_out[2][2]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [114]),
	.datad(\MC|c_out[2][2]~35_combout ),
	.cin(gnd),
	.combout(\MC|c_out[2][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[2][2] .lut_mask = 16'h0FF0;
defparam \MC|c_out[2][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N27
dffeas \MC|outMixColumns[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[2][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[18] .is_wysiwyg = "true";
defparam \MC|outMixColumns[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N15
cycloneiv_io_ibuf \keyIni[18]~input (
	.i(keyIni[18]),
	.ibar(gnd),
	.o(\keyIni[18]~input_o ));
// synopsys translate_off
defparam \keyIni[18]~input .bus_hold = "false";
defparam \keyIni[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y41_N1
dffeas \reg_keyIni[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[18]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[18] .is_wysiwyg = "true";
defparam \reg_keyIni[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N20
cycloneiv_lcell_comb \ARK2|reg_f[18] (
// Equation(s):
// \ARK2|reg_f [18] = \MC|outMixColumns [18] $ (reg_keyIni[18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [18]),
	.datad(reg_keyIni[18]),
	.cin(gnd),
	.combout(\ARK2|reg_f [18]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[18] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N21
dffeas \ARK2|outAddRoundKey[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[18] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N4
cycloneiv_lcell_comb \outMuxInicio[18]~50 (
// Equation(s):
// \outMuxInicio[18]~50_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [18]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [18]))

	.dataa(\ARK|outAddRoundKey [18]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [18]),
	.cin(gnd),
	.combout(\outMuxInicio[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[18]~50 .lut_mask = 16'hFA0A;
defparam \outMuxInicio[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N10
cycloneiv_lcell_comb \MC|c_out[5][1]~57 (
// Equation(s):
// \MC|c_out[5][1]~57_combout  = \SR|outShiftRows [15] $ (\SR|outShiftRows [47] $ (\SR|outShiftRows [8] $ (\SR|outShiftRows [40])))

	.dataa(\SR|outShiftRows [15]),
	.datab(\SR|outShiftRows [47]),
	.datac(\SR|outShiftRows [8]),
	.datad(\SR|outShiftRows [40]),
	.cin(gnd),
	.combout(\MC|c_out[5][1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[5][1]~57 .lut_mask = 16'h6996;
defparam \MC|c_out[5][1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N6
cycloneiv_lcell_comb \MC|c_out[5][1] (
// Equation(s):
// \MC|c_out[5][1]~combout  = \SR|outShiftRows [73] $ (\SR|outShiftRows [9] $ (\SR|outShiftRows [105] $ (\MC|c_out[5][1]~57_combout )))

	.dataa(\SR|outShiftRows [73]),
	.datab(\SR|outShiftRows [9]),
	.datac(\SR|outShiftRows [105]),
	.datad(\MC|c_out[5][1]~57_combout ),
	.cin(gnd),
	.combout(\MC|c_out[5][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[5][1] .lut_mask = 16'h6996;
defparam \MC|c_out[5][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y35_N7
dffeas \MC|outMixColumns[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[5][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [41]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[41] .is_wysiwyg = "true";
defparam \MC|outMixColumns[41] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N15
cycloneiv_io_ibuf \keyIni[41]~input (
	.i(keyIni[41]),
	.ibar(gnd),
	.o(\keyIni[41]~input_o ));
// synopsys translate_off
defparam \keyIni[41]~input .bus_hold = "false";
defparam \keyIni[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N28
cycloneiv_lcell_comb \reg_keyIni[41]~feeder (
// Equation(s):
// \reg_keyIni[41]~feeder_combout  = \keyIni[41]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[41]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[41]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N29
dffeas \reg_keyIni[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[41]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[41] .is_wysiwyg = "true";
defparam \reg_keyIni[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y35_N22
cycloneiv_lcell_comb \ARK2|reg_f[41] (
// Equation(s):
// \ARK2|reg_f [41] = \MC|outMixColumns [41] $ (reg_keyIni[41])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [41]),
	.datad(reg_keyIni[41]),
	.cin(gnd),
	.combout(\ARK2|reg_f [41]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[41] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y35_N23
dffeas \ARK2|outAddRoundKey[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [41]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[41] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[41] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N8
cycloneiv_io_ibuf \plainText[41]~input (
	.i(plainText[41]),
	.ibar(gnd),
	.o(\plainText[41]~input_o ));
// synopsys translate_off
defparam \plainText[41]~input .bus_hold = "false";
defparam \plainText[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N16
cycloneiv_lcell_comb \reg_plainText[41]~feeder (
// Equation(s):
// \reg_plainText[41]~feeder_combout  = \plainText[41]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[41]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[41]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y32_N17
dffeas \reg_plainText[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[41]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[41] .is_wysiwyg = "true";
defparam \reg_plainText[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y35_N2
cycloneiv_lcell_comb \ARK|reg_f[41] (
// Equation(s):
// \ARK|reg_f [41] = reg_plainText[41] $ (reg_keyIni[41])

	.dataa(gnd),
	.datab(reg_plainText[41]),
	.datac(gnd),
	.datad(reg_keyIni[41]),
	.cin(gnd),
	.combout(\ARK|reg_f [41]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[41] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y35_N3
dffeas \ARK|outAddRoundKey[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [41]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[41] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y35_N24
cycloneiv_lcell_comb \outMuxInicio[41]~121 (
// Equation(s):
// \outMuxInicio[41]~121_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [41])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [41])))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK2|outAddRoundKey [41]),
	.datad(\ARK|outAddRoundKey [41]),
	.cin(gnd),
	.combout(\outMuxInicio[41]~121_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[41]~121 .lut_mask = 16'hF5A0;
defparam \outMuxInicio[41]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N0
cycloneiv_lcell_comb \MC|c_out[11][1]~96 (
// Equation(s):
// \MC|c_out[11][1]~96_combout  = \SR|outShiftRows [95] $ (\SR|outShiftRows [88] $ (\SR|outShiftRows [56]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [95]),
	.datac(\SR|outShiftRows [88]),
	.datad(\SR|outShiftRows [56]),
	.cin(gnd),
	.combout(\MC|c_out[11][1]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[11][1]~96 .lut_mask = 16'hC33C;
defparam \MC|c_out[11][1]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N4
cycloneiv_lcell_comb \MC|c_out[15][0] (
// Equation(s):
// \MC|c_out[15][0]~combout  = \SR|outShiftRows [127] $ (\SR|outShiftRows [24] $ (\MC|c_out[11][1]~96_combout ))

	.dataa(\SR|outShiftRows [127]),
	.datab(gnd),
	.datac(\SR|outShiftRows [24]),
	.datad(\MC|c_out[11][1]~96_combout ),
	.cin(gnd),
	.combout(\MC|c_out[15][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[15][0] .lut_mask = 16'hA55A;
defparam \MC|c_out[15][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y38_N5
dffeas \MC|outMixColumns[120] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[15][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [120]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[120] .is_wysiwyg = "true";
defparam \MC|outMixColumns[120] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y56_N8
cycloneiv_io_ibuf \keyIni[120]~input (
	.i(keyIni[120]),
	.ibar(gnd),
	.o(\keyIni[120]~input_o ));
// synopsys translate_off
defparam \keyIni[120]~input .bus_hold = "false";
defparam \keyIni[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y40_N2
cycloneiv_lcell_comb \reg_keyIni[120]~feeder (
// Equation(s):
// \reg_keyIni[120]~feeder_combout  = \keyIni[120]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[120]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[120]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[120]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[120]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y40_N3
dffeas \reg_keyIni[120] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[120]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[120]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[120] .is_wysiwyg = "true";
defparam \reg_keyIni[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y40_N4
cycloneiv_lcell_comb \ARK2|reg_f[120] (
// Equation(s):
// \ARK2|reg_f [120] = \MC|outMixColumns [120] $ (reg_keyIni[120])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [120]),
	.datad(reg_keyIni[120]),
	.cin(gnd),
	.combout(\ARK2|reg_f [120]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[120] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[120] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y40_N5
dffeas \ARK2|outAddRoundKey[120] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [120]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [120]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[120] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[120] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N15
cycloneiv_io_ibuf \plainText[120]~input (
	.i(plainText[120]),
	.ibar(gnd),
	.o(\plainText[120]~input_o ));
// synopsys translate_off
defparam \plainText[120]~input .bus_hold = "false";
defparam \plainText[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X95_Y40_N9
dffeas \reg_plainText[120] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[120]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[120]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[120] .is_wysiwyg = "true";
defparam \reg_plainText[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y40_N12
cycloneiv_lcell_comb \ARK|reg_f[120] (
// Equation(s):
// \ARK|reg_f [120] = reg_plainText[120] $ (reg_keyIni[120])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[120]),
	.datad(reg_keyIni[120]),
	.cin(gnd),
	.combout(\ARK|reg_f [120]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[120] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[120] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y40_N13
dffeas \ARK|outAddRoundKey[120] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [120]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [120]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[120] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y40_N18
cycloneiv_lcell_comb \outMuxInicio[120]~104 (
// Equation(s):
// \outMuxInicio[120]~104_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [120])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [120])))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK2|outAddRoundKey [120]),
	.datad(\ARK|outAddRoundKey [120]),
	.cin(gnd),
	.combout(\outMuxInicio[120]~104_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[120]~104 .lut_mask = 16'hF3C0;
defparam \outMuxInicio[120]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N2
cycloneiv_lcell_comb \MC|c_out[3][1]~42 (
// Equation(s):
// \MC|c_out[3][1]~42_combout  = \SR|outShiftRows [31] $ (\SR|outShiftRows [57] $ (\SR|outShiftRows [24] $ (\SR|outShiftRows [120])))

	.dataa(\SR|outShiftRows [31]),
	.datab(\SR|outShiftRows [57]),
	.datac(\SR|outShiftRows [24]),
	.datad(\SR|outShiftRows [120]),
	.cin(gnd),
	.combout(\MC|c_out[3][1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[3][1]~42 .lut_mask = 16'h6996;
defparam \MC|c_out[3][1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N30
cycloneiv_lcell_comb \MC|c_out[3][1] (
// Equation(s):
// \MC|c_out[3][1]~combout  = \SR|outShiftRows [89] $ (\SR|outShiftRows [121] $ (\SR|outShiftRows [127] $ (\MC|c_out[3][1]~42_combout )))

	.dataa(\SR|outShiftRows [89]),
	.datab(\SR|outShiftRows [121]),
	.datac(\SR|outShiftRows [127]),
	.datad(\MC|c_out[3][1]~42_combout ),
	.cin(gnd),
	.combout(\MC|c_out[3][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[3][1] .lut_mask = 16'h6996;
defparam \MC|c_out[3][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y38_N31
dffeas \MC|outMixColumns[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[3][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[25] .is_wysiwyg = "true";
defparam \MC|outMixColumns[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y40_N16
cycloneiv_lcell_comb \ARK2|reg_f[25] (
// Equation(s):
// \ARK2|reg_f [25] = reg_keyIni[25] $ (\MC|outMixColumns [25])

	.dataa(reg_keyIni[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [25]),
	.cin(gnd),
	.combout(\ARK2|reg_f [25]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[25] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y40_N17
dffeas \ARK2|outAddRoundKey[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[25] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X97_Y91_N1
cycloneiv_io_ibuf \plainText[25]~input (
	.i(plainText[25]),
	.ibar(gnd),
	.o(\plainText[25]~input_o ));
// synopsys translate_off
defparam \plainText[25]~input .bus_hold = "false";
defparam \plainText[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y40_N10
cycloneiv_lcell_comb \reg_plainText[25]~feeder (
// Equation(s):
// \reg_plainText[25]~feeder_combout  = \plainText[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[25]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[25]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y40_N11
dffeas \reg_plainText[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[25]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[25] .is_wysiwyg = "true";
defparam \reg_plainText[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y58_N8
cycloneiv_io_ibuf \keyIni[25]~input (
	.i(keyIni[25]),
	.ibar(gnd),
	.o(\keyIni[25]~input_o ));
// synopsys translate_off
defparam \keyIni[25]~input .bus_hold = "false";
defparam \keyIni[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y40_N2
cycloneiv_lcell_comb \reg_keyIni[25]~feeder (
// Equation(s):
// \reg_keyIni[25]~feeder_combout  = \keyIni[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[25]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[25]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y40_N3
dffeas \reg_keyIni[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[25]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[25] .is_wysiwyg = "true";
defparam \reg_keyIni[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y40_N0
cycloneiv_lcell_comb \ARK|reg_f[25] (
// Equation(s):
// \ARK|reg_f [25] = reg_plainText[25] $ (reg_keyIni[25])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[25]),
	.datad(reg_keyIni[25]),
	.cin(gnd),
	.combout(\ARK|reg_f [25]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[25] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y40_N1
dffeas \ARK|outAddRoundKey[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[25] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y40_N22
cycloneiv_lcell_comb \outMuxInicio[25]~81 (
// Equation(s):
// \outMuxInicio[25]~81_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [25])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [25])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [25]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [25]),
	.cin(gnd),
	.combout(\outMuxInicio[25]~81_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[25]~81 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[25]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
cycloneiv_lcell_comb \MC|c_out[6][1]~62 (
// Equation(s):
// \MC|c_out[6][1]~62_combout  = \SR|outShiftRows [55] $ (\SR|outShiftRows [16] $ (\SR|outShiftRows [23] $ (!\SR|outShiftRows [113])))

	.dataa(\SR|outShiftRows [55]),
	.datab(\SR|outShiftRows [16]),
	.datac(\SR|outShiftRows [23]),
	.datad(\SR|outShiftRows [113]),
	.cin(gnd),
	.combout(\MC|c_out[6][1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[6][1]~62 .lut_mask = 16'h9669;
defparam \MC|c_out[6][1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N30
cycloneiv_lcell_comb \MC|c_out[6][1] (
// Equation(s):
// \MC|c_out[6][1]~combout  = \SR|outShiftRows [81] $ (\SR|outShiftRows [17] $ (\SR|outShiftRows [48] $ (!\MC|c_out[6][1]~62_combout )))

	.dataa(\SR|outShiftRows [81]),
	.datab(\SR|outShiftRows [17]),
	.datac(\SR|outShiftRows [48]),
	.datad(\MC|c_out[6][1]~62_combout ),
	.cin(gnd),
	.combout(\MC|c_out[6][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[6][1] .lut_mask = 16'h9669;
defparam \MC|c_out[6][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N31
dffeas \MC|outMixColumns[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[6][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [49]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[49] .is_wysiwyg = "true";
defparam \MC|outMixColumns[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N6
cycloneiv_lcell_comb \ARK2|reg_f[49] (
// Equation(s):
// \ARK2|reg_f [49] = \MC|outMixColumns [49] $ (reg_keyIni[49])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [49]),
	.datad(reg_keyIni[49]),
	.cin(gnd),
	.combout(\ARK2|reg_f [49]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[49] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N7
dffeas \ARK2|outAddRoundKey[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [49]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [49]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[49] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N10
cycloneiv_lcell_comb \outMuxInicio[49]~25 (
// Equation(s):
// \outMuxInicio[49]~25_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [49]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [49]))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK|outAddRoundKey [49]),
	.datad(\ARK2|outAddRoundKey [49]),
	.cin(gnd),
	.combout(\outMuxInicio[49]~25_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[49]~25 .lut_mask = 16'hFC30;
defparam \outMuxInicio[49]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N6
cycloneiv_lcell_comb \MC|c_out[0][1]~17 (
// Equation(s):
// \MC|c_out[0][1]~17_combout  = \SR|outShiftRows [0] $ (\SR|outShiftRows [33] $ (\SR|outShiftRows [7] $ (\SR|outShiftRows [96])))

	.dataa(\SR|outShiftRows [0]),
	.datab(\SR|outShiftRows [33]),
	.datac(\SR|outShiftRows [7]),
	.datad(\SR|outShiftRows [96]),
	.cin(gnd),
	.combout(\MC|c_out[0][1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[0][1]~17 .lut_mask = 16'h6996;
defparam \MC|c_out[0][1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N24
cycloneiv_lcell_comb \MC|c_out[0][1] (
// Equation(s):
// \MC|c_out[0][1]~combout  = \SR|outShiftRows [65] $ (\SR|outShiftRows [103] $ (\SR|outShiftRows [97] $ (\MC|c_out[0][1]~17_combout )))

	.dataa(\SR|outShiftRows [65]),
	.datab(\SR|outShiftRows [103]),
	.datac(\SR|outShiftRows [97]),
	.datad(\MC|c_out[0][1]~17_combout ),
	.cin(gnd),
	.combout(\MC|c_out[0][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[0][1] .lut_mask = 16'h6996;
defparam \MC|c_out[0][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y36_N25
dffeas \MC|outMixColumns[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[0][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[1] .is_wysiwyg = "true";
defparam \MC|outMixColumns[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N6
cycloneiv_lcell_comb \ARK2|reg_f[1] (
// Equation(s):
// \ARK2|reg_f [1] = reg_keyIni[1] $ (\MC|outMixColumns [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[1]),
	.datad(\MC|outMixColumns [1]),
	.cin(gnd),
	.combout(\ARK2|reg_f [1]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[1] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y32_N7
dffeas \ARK2|outAddRoundKey[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[1] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N12
cycloneiv_lcell_comb \outMuxInicio[1]~113 (
// Equation(s):
// \outMuxInicio[1]~113_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [1]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [1]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [1]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [1]),
	.cin(gnd),
	.combout(\outMuxInicio[1]~113_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[1]~113 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[1]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N12
cycloneiv_lcell_comb \MC|c_out[7][0]~67 (
// Equation(s):
// \MC|c_out[7][0]~67_combout  = \SR|outShiftRows [31] $ (\SR|outShiftRows [63] $ (\SR|outShiftRows [24] $ (\SR|outShiftRows [120])))

	.dataa(\SR|outShiftRows [31]),
	.datab(\SR|outShiftRows [63]),
	.datac(\SR|outShiftRows [24]),
	.datad(\SR|outShiftRows [120]),
	.cin(gnd),
	.combout(\MC|c_out[7][0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][0]~67 .lut_mask = 16'h6996;
defparam \MC|c_out[7][0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N20
cycloneiv_lcell_comb \MC|c_out[7][0] (
// Equation(s):
// \MC|c_out[7][0]~combout  = \SR|outShiftRows [88] $ (\MC|c_out[7][0]~67_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [88]),
	.datad(\MC|c_out[7][0]~67_combout ),
	.cin(gnd),
	.combout(\MC|c_out[7][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[7][0] .lut_mask = 16'h0FF0;
defparam \MC|c_out[7][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y38_N21
dffeas \MC|outMixColumns[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[7][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [56]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[56] .is_wysiwyg = "true";
defparam \MC|outMixColumns[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N12
cycloneiv_lcell_comb \ARK2|reg_f[56] (
// Equation(s):
// \ARK2|reg_f [56] = \MC|outMixColumns [56] $ (reg_keyIni[56])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [56]),
	.datad(reg_keyIni[56]),
	.cin(gnd),
	.combout(\ARK2|reg_f [56]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[56] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[56] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N13
dffeas \ARK2|outAddRoundKey[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [56]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [56]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[56] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N16
cycloneiv_lcell_comb \outMuxInicio[56]~56 (
// Equation(s):
// \outMuxInicio[56]~56_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [56]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [56]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [56]),
	.datad(\ARK2|outAddRoundKey [56]),
	.cin(gnd),
	.combout(\outMuxInicio[56]~56_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[56]~56 .lut_mask = 16'hFA50;
defparam \outMuxInicio[56]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneiv_lcell_comb \MC|c_out[1][2]~26 (
// Equation(s):
// \MC|c_out[1][2]~26_combout  = \SR|outShiftRows [105] $ (\SR|outShiftRows [42] $ (\SR|outShiftRows [74] $ (\SR|outShiftRows [9])))

	.dataa(\SR|outShiftRows [105]),
	.datab(\SR|outShiftRows [42]),
	.datac(\SR|outShiftRows [74]),
	.datad(\SR|outShiftRows [9]),
	.cin(gnd),
	.combout(\MC|c_out[1][2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[1][2]~26 .lut_mask = 16'h6996;
defparam \MC|c_out[1][2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneiv_lcell_comb \MC|c_out[1][2] (
// Equation(s):
// \MC|c_out[1][2]~combout  = \SR|outShiftRows [106] $ (\MC|c_out[1][2]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [106]),
	.datad(\MC|c_out[1][2]~26_combout ),
	.cin(gnd),
	.combout(\MC|c_out[1][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[1][2] .lut_mask = 16'h0FF0;
defparam \MC|c_out[1][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N17
dffeas \MC|outMixColumns[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[1][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[10] .is_wysiwyg = "true";
defparam \MC|outMixColumns[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N1
cycloneiv_io_ibuf \keyIni[10]~input (
	.i(keyIni[10]),
	.ibar(gnd),
	.o(\keyIni[10]~input_o ));
// synopsys translate_off
defparam \keyIni[10]~input .bus_hold = "false";
defparam \keyIni[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneiv_lcell_comb \reg_keyIni[10]~feeder (
// Equation(s):
// \reg_keyIni[10]~feeder_combout  = \keyIni[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[10]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N9
dffeas \reg_keyIni[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[10] .is_wysiwyg = "true";
defparam \reg_keyIni[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneiv_lcell_comb \ARK2|reg_f[10] (
// Equation(s):
// \ARK2|reg_f [10] = \MC|outMixColumns [10] $ (reg_keyIni[10])

	.dataa(gnd),
	.datab(\MC|outMixColumns [10]),
	.datac(gnd),
	.datad(reg_keyIni[10]),
	.cin(gnd),
	.combout(\ARK2|reg_f [10]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[10] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N5
dffeas \ARK2|outAddRoundKey[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[10] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneiv_lcell_comb \ARK|reg_f[10] (
// Equation(s):
// \ARK|reg_f [10] = reg_plainText[10] $ (reg_keyIni[10])

	.dataa(reg_plainText[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[10]),
	.cin(gnd),
	.combout(\ARK|reg_f [10]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[10] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N3
dffeas \ARK|outAddRoundKey[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[10] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneiv_lcell_comb \outMuxInicio[10]~18 (
// Equation(s):
// \outMuxInicio[10]~18_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [10])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [10])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [10]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [10]),
	.cin(gnd),
	.combout(\outMuxInicio[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[10]~18 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N2
cycloneiv_lcell_comb \MC|c_out[4][1]~51 (
// Equation(s):
// \MC|c_out[4][1]~51_combout  = \SR|outShiftRows [32] $ (\SR|outShiftRows [39] $ (\SR|outShiftRows [7] $ (\SR|outShiftRows [0])))

	.dataa(\SR|outShiftRows [32]),
	.datab(\SR|outShiftRows [39]),
	.datac(\SR|outShiftRows [7]),
	.datad(\SR|outShiftRows [0]),
	.cin(gnd),
	.combout(\MC|c_out[4][1]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[4][1]~51 .lut_mask = 16'h6996;
defparam \MC|c_out[4][1]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N16
cycloneiv_lcell_comb \MC|c_out[4][1] (
// Equation(s):
// \MC|c_out[4][1]~combout  = \SR|outShiftRows [65] $ (\SR|outShiftRows [1] $ (\SR|outShiftRows [97] $ (\MC|c_out[4][1]~51_combout )))

	.dataa(\SR|outShiftRows [65]),
	.datab(\SR|outShiftRows [1]),
	.datac(\SR|outShiftRows [97]),
	.datad(\MC|c_out[4][1]~51_combout ),
	.cin(gnd),
	.combout(\MC|c_out[4][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[4][1] .lut_mask = 16'h6996;
defparam \MC|c_out[4][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y36_N17
dffeas \MC|outMixColumns[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[4][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [33]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[33] .is_wysiwyg = "true";
defparam \MC|outMixColumns[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y43_N16
cycloneiv_lcell_comb \ARK2|reg_f[33] (
// Equation(s):
// \ARK2|reg_f [33] = reg_keyIni[33] $ (\MC|outMixColumns [33])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[33]),
	.datad(\MC|outMixColumns [33]),
	.cin(gnd),
	.combout(\ARK2|reg_f [33]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[33] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y43_N17
dffeas \ARK2|outAddRoundKey[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [33]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[33] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y43_N22
cycloneiv_lcell_comb \outMuxInicio[33]~89 (
// Equation(s):
// \outMuxInicio[33]~89_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [33]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [33]))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK|outAddRoundKey [33]),
	.datad(\ARK2|outAddRoundKey [33]),
	.cin(gnd),
	.combout(\outMuxInicio[33]~89_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[33]~89 .lut_mask = 16'hFC30;
defparam \outMuxInicio[33]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N0
cycloneiv_lcell_comb \MC|c_out[2][0]~33 (
// Equation(s):
// \MC|c_out[2][0]~33_combout  = \SR|outShiftRows [119] $ (\SR|outShiftRows [112] $ (\SR|outShiftRows [48] $ (\SR|outShiftRows [23])))

	.dataa(\SR|outShiftRows [119]),
	.datab(\SR|outShiftRows [112]),
	.datac(\SR|outShiftRows [48]),
	.datad(\SR|outShiftRows [23]),
	.cin(gnd),
	.combout(\MC|c_out[2][0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[2][0]~33 .lut_mask = 16'h6996;
defparam \MC|c_out[2][0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N12
cycloneiv_lcell_comb \MC|c_out[2][0] (
// Equation(s):
// \MC|c_out[2][0]~combout  = \SR|outShiftRows [80] $ (\MC|c_out[2][0]~33_combout )

	.dataa(\SR|outShiftRows [80]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|c_out[2][0]~33_combout ),
	.cin(gnd),
	.combout(\MC|c_out[2][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[2][0] .lut_mask = 16'h55AA;
defparam \MC|c_out[2][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N13
dffeas \MC|outMixColumns[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[2][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[16] .is_wysiwyg = "true";
defparam \MC|outMixColumns[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneiv_lcell_comb \ARK2|reg_f[16] (
// Equation(s):
// \ARK2|reg_f [16] = reg_keyIni[16] $ (\MC|outMixColumns [16])

	.dataa(reg_keyIni[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [16]),
	.cin(gnd),
	.combout(\ARK2|reg_f [16]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[16] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N25
dffeas \ARK2|outAddRoundKey[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[16] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneiv_lcell_comb \outMuxInicio[16]~48 (
// Equation(s):
// \outMuxInicio[16]~48_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [16]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [16]))

	.dataa(\ARK|outAddRoundKey [16]),
	.datab(gnd),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [16]),
	.cin(gnd),
	.combout(\outMuxInicio[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[16]~48 .lut_mask = 16'hFA0A;
defparam \outMuxInicio[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N16
cycloneiv_lcell_comb \MC|c_out[5][0]~56 (
// Equation(s):
// \MC|c_out[5][0]~56_combout  = \SR|outShiftRows [15] $ (\SR|outShiftRows [8] $ (\SR|outShiftRows [104] $ (\SR|outShiftRows [47])))

	.dataa(\SR|outShiftRows [15]),
	.datab(\SR|outShiftRows [8]),
	.datac(\SR|outShiftRows [104]),
	.datad(\SR|outShiftRows [47]),
	.cin(gnd),
	.combout(\MC|c_out[5][0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[5][0]~56 .lut_mask = 16'h6996;
defparam \MC|c_out[5][0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N20
cycloneiv_lcell_comb \MC|c_out[5][0] (
// Equation(s):
// \MC|c_out[5][0]~combout  = \SR|outShiftRows [72] $ (\MC|c_out[5][0]~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [72]),
	.datad(\MC|c_out[5][0]~56_combout ),
	.cin(gnd),
	.combout(\MC|c_out[5][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[5][0] .lut_mask = 16'h0FF0;
defparam \MC|c_out[5][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y35_N21
dffeas \MC|outMixColumns[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[5][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [40]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[40] .is_wysiwyg = "true";
defparam \MC|outMixColumns[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y35_N16
cycloneiv_lcell_comb \ARK2|reg_f[40] (
// Equation(s):
// \ARK2|reg_f [40] = reg_keyIni[40] $ (\MC|outMixColumns [40])

	.dataa(gnd),
	.datab(reg_keyIni[40]),
	.datac(gnd),
	.datad(\MC|outMixColumns [40]),
	.cin(gnd),
	.combout(\ARK2|reg_f [40]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[40] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y35_N17
dffeas \ARK2|outAddRoundKey[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [40]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[40] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[40] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N22
cycloneiv_io_ibuf \plainText[40]~input (
	.i(plainText[40]),
	.ibar(gnd),
	.o(\plainText[40]~input_o ));
// synopsys translate_off
defparam \plainText[40]~input .bus_hold = "false";
defparam \plainText[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N14
cycloneiv_lcell_comb \reg_plainText[40]~feeder (
// Equation(s):
// \reg_plainText[40]~feeder_combout  = \plainText[40]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[40]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[40]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N15
dffeas \reg_plainText[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[40]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[40] .is_wysiwyg = "true";
defparam \reg_plainText[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y35_N10
cycloneiv_lcell_comb \ARK|reg_f[40] (
// Equation(s):
// \ARK|reg_f [40] = reg_keyIni[40] $ (reg_plainText[40])

	.dataa(gnd),
	.datab(reg_keyIni[40]),
	.datac(gnd),
	.datad(reg_plainText[40]),
	.cin(gnd),
	.combout(\ARK|reg_f [40]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[40] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y35_N11
dffeas \ARK|outAddRoundKey[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [40]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[40] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y35_N28
cycloneiv_lcell_comb \outMuxInicio[40]~120 (
// Equation(s):
// \outMuxInicio[40]~120_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [40])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [40])))

	.dataa(\selInicio~input_o ),
	.datab(\ARK2|outAddRoundKey [40]),
	.datac(gnd),
	.datad(\ARK|outAddRoundKey [40]),
	.cin(gnd),
	.combout(\outMuxInicio[40]~120_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[40]~120 .lut_mask = 16'hDD88;
defparam \outMuxInicio[40]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N14
cycloneiv_lcell_comb \MC|c_out[11][1] (
// Equation(s):
// \MC|c_out[11][1]~combout  = \MC|c_out[15][1]~95_combout  $ (\SR|outShiftRows [63] $ (\SR|outShiftRows [121] $ (\MC|c_out[11][1]~96_combout )))

	.dataa(\MC|c_out[15][1]~95_combout ),
	.datab(\SR|outShiftRows [63]),
	.datac(\SR|outShiftRows [121]),
	.datad(\MC|c_out[11][1]~96_combout ),
	.cin(gnd),
	.combout(\MC|c_out[11][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[11][1] .lut_mask = 16'h6996;
defparam \MC|c_out[11][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y38_N15
dffeas \MC|outMixColumns[89] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[11][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [89]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[89] .is_wysiwyg = "true";
defparam \MC|outMixColumns[89] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N1
cycloneiv_io_ibuf \keyIni[89]~input (
	.i(keyIni[89]),
	.ibar(gnd),
	.o(\keyIni[89]~input_o ));
// synopsys translate_off
defparam \keyIni[89]~input .bus_hold = "false";
defparam \keyIni[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N4
cycloneiv_lcell_comb \reg_keyIni[89]~feeder (
// Equation(s):
// \reg_keyIni[89]~feeder_combout  = \keyIni[89]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[89]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[89]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[89]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[89]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N5
dffeas \reg_keyIni[89] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[89]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[89]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[89] .is_wysiwyg = "true";
defparam \reg_keyIni[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N30
cycloneiv_lcell_comb \ARK2|reg_f[89] (
// Equation(s):
// \ARK2|reg_f [89] = \MC|outMixColumns [89] $ (reg_keyIni[89])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [89]),
	.datad(reg_keyIni[89]),
	.cin(gnd),
	.combout(\ARK2|reg_f [89]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[89] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[89] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y36_N31
dffeas \ARK2|outAddRoundKey[89] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [89]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [89]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[89] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[89] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y67_N8
cycloneiv_io_ibuf \plainText[89]~input (
	.i(plainText[89]),
	.ibar(gnd),
	.o(\plainText[89]~input_o ));
// synopsys translate_off
defparam \plainText[89]~input .bus_hold = "false";
defparam \plainText[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N4
cycloneiv_lcell_comb \reg_plainText[89]~feeder (
// Equation(s):
// \reg_plainText[89]~feeder_combout  = \plainText[89]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[89]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[89]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[89]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[89]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y36_N5
dffeas \reg_plainText[89] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[89]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[89]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[89] .is_wysiwyg = "true";
defparam \reg_plainText[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N16
cycloneiv_lcell_comb \ARK|reg_f[89] (
// Equation(s):
// \ARK|reg_f [89] = reg_plainText[89] $ (reg_keyIni[89])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[89]),
	.datad(reg_keyIni[89]),
	.cin(gnd),
	.combout(\ARK|reg_f [89]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[89] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[89] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y36_N17
dffeas \ARK|outAddRoundKey[89] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [89]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [89]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[89] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N26
cycloneiv_lcell_comb \outMuxInicio[89]~1 (
// Equation(s):
// \outMuxInicio[89]~1_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [89])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [89])))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK2|outAddRoundKey [89]),
	.datad(\ARK|outAddRoundKey [89]),
	.cin(gnd),
	.combout(\outMuxInicio[89]~1_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[89]~1 .lut_mask = 16'hF3C0;
defparam \outMuxInicio[89]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N12
cycloneiv_lcell_comb \MC|c_out[12][7] (
// Equation(s):
// \MC|c_out[12][7]~combout  = \SR|outShiftRows [71] $ (\SR|outShiftRows [102] $ (\MC|c_out[12][7]~55_combout  $ (\SR|outShiftRows [70])))

	.dataa(\SR|outShiftRows [71]),
	.datab(\SR|outShiftRows [102]),
	.datac(\MC|c_out[12][7]~55_combout ),
	.datad(\SR|outShiftRows [70]),
	.cin(gnd),
	.combout(\MC|c_out[12][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][7] .lut_mask = 16'h6996;
defparam \MC|c_out[12][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N13
dffeas \MC|outMixColumns[103] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[12][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [103]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[103] .is_wysiwyg = "true";
defparam \MC|outMixColumns[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N0
cycloneiv_lcell_comb \ARK2|reg_f[103] (
// Equation(s):
// \ARK2|reg_f [103] = reg_keyIni[103] $ (\MC|outMixColumns [103])

	.dataa(reg_keyIni[103]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [103]),
	.cin(gnd),
	.combout(\ARK2|reg_f [103]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[103] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[103] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N1
dffeas \ARK2|outAddRoundKey[103] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [103]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [103]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[103] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N6
cycloneiv_lcell_comb \outMuxInicio[103]~15 (
// Equation(s):
// \outMuxInicio[103]~15_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [103]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [103]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [103]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [103]),
	.cin(gnd),
	.combout(\outMuxInicio[103]~15_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[103]~15 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[103]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N14
cycloneiv_lcell_comb \MC|c_out[12][4]~104 (
// Equation(s):
// \MC|c_out[12][4]~104_combout  = \SR|outShiftRows [36] $ (\SR|outShiftRows [68] $ (\SR|outShiftRows [4] $ (\SR|outShiftRows [67])))

	.dataa(\SR|outShiftRows [36]),
	.datab(\SR|outShiftRows [68]),
	.datac(\SR|outShiftRows [4]),
	.datad(\SR|outShiftRows [67]),
	.cin(gnd),
	.combout(\MC|c_out[12][4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][4]~104 .lut_mask = 16'h6996;
defparam \MC|c_out[12][4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N0
cycloneiv_lcell_comb \MC|c_out[12][4] (
// Equation(s):
// \MC|c_out[12][4]~combout  = \SR|outShiftRows [71] $ (\SR|outShiftRows [103] $ (\SR|outShiftRows [99] $ (\MC|c_out[12][4]~104_combout )))

	.dataa(\SR|outShiftRows [71]),
	.datab(\SR|outShiftRows [103]),
	.datac(\SR|outShiftRows [99]),
	.datad(\MC|c_out[12][4]~104_combout ),
	.cin(gnd),
	.combout(\MC|c_out[12][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][4] .lut_mask = 16'h6996;
defparam \MC|c_out[12][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y36_N1
dffeas \MC|outMixColumns[100] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[12][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [100]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[100] .is_wysiwyg = "true";
defparam \MC|outMixColumns[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N18
cycloneiv_lcell_comb \ARK2|reg_f[100] (
// Equation(s):
// \ARK2|reg_f [100] = reg_keyIni[100] $ (\MC|outMixColumns [100])

	.dataa(reg_keyIni[100]),
	.datab(gnd),
	.datac(\MC|outMixColumns [100]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK2|reg_f [100]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[100] .lut_mask = 16'h5A5A;
defparam \ARK2|reg_f[100] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N19
dffeas \ARK2|outAddRoundKey[100] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [100]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [100]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[100] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N14
cycloneiv_lcell_comb \outMuxInicio[100]~12 (
// Equation(s):
// \outMuxInicio[100]~12_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [100]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [100]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [100]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [100]),
	.cin(gnd),
	.combout(\outMuxInicio[100]~12_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[100]~12 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[100]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N28
cycloneiv_lcell_comb \MC|c_out[12][3]~103 (
// Equation(s):
// \MC|c_out[12][3]~103_combout  = \SR|outShiftRows [66] $ (\SR|outShiftRows [35] $ (\SR|outShiftRows [3] $ (\SR|outShiftRows [67])))

	.dataa(\SR|outShiftRows [66]),
	.datab(\SR|outShiftRows [35]),
	.datac(\SR|outShiftRows [3]),
	.datad(\SR|outShiftRows [67]),
	.cin(gnd),
	.combout(\MC|c_out[12][3]~103_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][3]~103 .lut_mask = 16'h6996;
defparam \MC|c_out[12][3]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N30
cycloneiv_lcell_comb \MC|c_out[12][3] (
// Equation(s):
// \MC|c_out[12][3]~combout  = \SR|outShiftRows [71] $ (\SR|outShiftRows [98] $ (\SR|outShiftRows [103] $ (\MC|c_out[12][3]~103_combout )))

	.dataa(\SR|outShiftRows [71]),
	.datab(\SR|outShiftRows [98]),
	.datac(\SR|outShiftRows [103]),
	.datad(\MC|c_out[12][3]~103_combout ),
	.cin(gnd),
	.combout(\MC|c_out[12][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][3] .lut_mask = 16'h6996;
defparam \MC|c_out[12][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y36_N31
dffeas \MC|outMixColumns[99] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[12][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [99]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[99] .is_wysiwyg = "true";
defparam \MC|outMixColumns[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y32_N28
cycloneiv_lcell_comb \ARK2|reg_f[99] (
// Equation(s):
// \ARK2|reg_f [99] = reg_keyIni[99] $ (\MC|outMixColumns [99])

	.dataa(gnd),
	.datab(reg_keyIni[99]),
	.datac(gnd),
	.datad(\MC|outMixColumns [99]),
	.cin(gnd),
	.combout(\ARK2|reg_f [99]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[99] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[99] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y32_N29
dffeas \ARK2|outAddRoundKey[99] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [99]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [99]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[99] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[99] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y64_N8
cycloneiv_io_ibuf \plainText[99]~input (
	.i(plainText[99]),
	.ibar(gnd),
	.o(\plainText[99]~input_o ));
// synopsys translate_off
defparam \plainText[99]~input .bus_hold = "false";
defparam \plainText[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X98_Y32_N23
dffeas \reg_plainText[99] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[99]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[99]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[99] .is_wysiwyg = "true";
defparam \reg_plainText[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y32_N2
cycloneiv_lcell_comb \ARK|reg_f[99] (
// Equation(s):
// \ARK|reg_f [99] = reg_plainText[99] $ (reg_keyIni[99])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[99]),
	.datad(reg_keyIni[99]),
	.cin(gnd),
	.combout(\ARK|reg_f [99]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[99] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[99] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y32_N3
dffeas \ARK|outAddRoundKey[99] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [99]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [99]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[99] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y32_N0
cycloneiv_lcell_comb \outMuxInicio[99]~11 (
// Equation(s):
// \outMuxInicio[99]~11_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [99])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [99])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [99]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [99]),
	.cin(gnd),
	.combout(\outMuxInicio[99]~11_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[99]~11 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[99]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N0
cycloneiv_lcell_comb \MC|c_out[12][2]~75 (
// Equation(s):
// \MC|c_out[12][2]~75_combout  = \SR|outShiftRows [34] $ (\SR|outShiftRows [65] $ (\SR|outShiftRows [2]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [34]),
	.datac(\SR|outShiftRows [65]),
	.datad(\SR|outShiftRows [2]),
	.cin(gnd),
	.combout(\MC|c_out[12][2]~75_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][2]~75 .lut_mask = 16'hC33C;
defparam \MC|c_out[12][2]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N12
cycloneiv_lcell_comb \MC|c_out[12][2] (
// Equation(s):
// \MC|c_out[12][2]~combout  = \SR|outShiftRows [66] $ (\SR|outShiftRows [97] $ (\MC|c_out[12][2]~75_combout ))

	.dataa(\SR|outShiftRows [66]),
	.datab(gnd),
	.datac(\SR|outShiftRows [97]),
	.datad(\MC|c_out[12][2]~75_combout ),
	.cin(gnd),
	.combout(\MC|c_out[12][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][2] .lut_mask = 16'hA55A;
defparam \MC|c_out[12][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y36_N13
dffeas \MC|outMixColumns[98] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[12][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [98]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[98] .is_wysiwyg = "true";
defparam \MC|outMixColumns[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y32_N2
cycloneiv_lcell_comb \ARK2|reg_f[98] (
// Equation(s):
// \ARK2|reg_f [98] = reg_keyIni[98] $ (\MC|outMixColumns [98])

	.dataa(reg_keyIni[98]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [98]),
	.cin(gnd),
	.combout(\ARK2|reg_f [98]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[98] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[98] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y32_N3
dffeas \ARK2|outAddRoundKey[98] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [98]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [98]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[98] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y32_N14
cycloneiv_lcell_comb \outMuxInicio[98]~10 (
// Equation(s):
// \outMuxInicio[98]~10_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [98]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [98]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [98]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [98]),
	.cin(gnd),
	.combout(\outMuxInicio[98]~10_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[98]~10 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[98]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N12
cycloneiv_lcell_comb \MC|c_out[12][5]~78 (
// Equation(s):
// \MC|c_out[12][5]~78_combout  = \SR|outShiftRows [68] $ (\SR|outShiftRows [5] $ (\SR|outShiftRows [37]))

	.dataa(\SR|outShiftRows [68]),
	.datab(gnd),
	.datac(\SR|outShiftRows [5]),
	.datad(\SR|outShiftRows [37]),
	.cin(gnd),
	.combout(\MC|c_out[12][5]~78_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][5]~78 .lut_mask = 16'hA55A;
defparam \MC|c_out[12][5]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N30
cycloneiv_lcell_comb \MC|c_out[8][5] (
// Equation(s):
// \MC|c_out[8][5]~combout  = \SR|outShiftRows [101] $ (\SR|outShiftRows [36] $ (\MC|c_out[12][5]~78_combout ))

	.dataa(gnd),
	.datab(\SR|outShiftRows [101]),
	.datac(\SR|outShiftRows [36]),
	.datad(\MC|c_out[12][5]~78_combout ),
	.cin(gnd),
	.combout(\MC|c_out[8][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[8][5] .lut_mask = 16'hC33C;
defparam \MC|c_out[8][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N31
dffeas \MC|outMixColumns[69] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[8][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [69]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[69] .is_wysiwyg = "true";
defparam \MC|outMixColumns[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneiv_lcell_comb \ARK2|reg_f[69] (
// Equation(s):
// \ARK2|reg_f [69] = reg_keyIni[69] $ (\MC|outMixColumns [69])

	.dataa(gnd),
	.datab(reg_keyIni[69]),
	.datac(\MC|outMixColumns [69]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK2|reg_f [69]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[69] .lut_mask = 16'h3C3C;
defparam \ARK2|reg_f[69] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N19
dffeas \ARK2|outAddRoundKey[69] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [69]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [69]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[69] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneiv_lcell_comb \outMuxInicio[69]~37 (
// Equation(s):
// \outMuxInicio[69]~37_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [69]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [69]))

	.dataa(\selInicio~input_o ),
	.datab(\ARK|outAddRoundKey [69]),
	.datac(gnd),
	.datad(\ARK2|outAddRoundKey [69]),
	.cin(gnd),
	.combout(\outMuxInicio[69]~37_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[69]~37 .lut_mask = 16'hEE44;
defparam \outMuxInicio[69]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneiv_lcell_comb \MC|c_out[13][2]~82 (
// Equation(s):
// \MC|c_out[13][2]~82_combout  = \SR|outShiftRows [73] $ (\SR|outShiftRows [42] $ (\SR|outShiftRows [10]))

	.dataa(\SR|outShiftRows [73]),
	.datab(gnd),
	.datac(\SR|outShiftRows [42]),
	.datad(\SR|outShiftRows [10]),
	.cin(gnd),
	.combout(\MC|c_out[13][2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][2]~82 .lut_mask = 16'hA55A;
defparam \MC|c_out[13][2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneiv_lcell_comb \MC|c_out[13][2] (
// Equation(s):
// \MC|c_out[13][2]~combout  = \SR|outShiftRows [105] $ (\SR|outShiftRows [74] $ (\MC|c_out[13][2]~82_combout ))

	.dataa(\SR|outShiftRows [105]),
	.datab(gnd),
	.datac(\SR|outShiftRows [74]),
	.datad(\MC|c_out[13][2]~82_combout ),
	.cin(gnd),
	.combout(\MC|c_out[13][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][2] .lut_mask = 16'hA55A;
defparam \MC|c_out[13][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N15
dffeas \MC|outMixColumns[106] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[13][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [106]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[106] .is_wysiwyg = "true";
defparam \MC|outMixColumns[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneiv_lcell_comb \ARK2|reg_f[106] (
// Equation(s):
// \ARK2|reg_f [106] = reg_keyIni[106] $ (\MC|outMixColumns [106])

	.dataa(gnd),
	.datab(reg_keyIni[106]),
	.datac(gnd),
	.datad(\MC|outMixColumns [106]),
	.cin(gnd),
	.combout(\ARK2|reg_f [106]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[106] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[106] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N29
dffeas \ARK2|outAddRoundKey[106] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [106]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [106]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[106] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[106] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N15
cycloneiv_io_ibuf \plainText[106]~input (
	.i(plainText[106]),
	.ibar(gnd),
	.o(\plainText[106]~input_o ));
// synopsys translate_off
defparam \plainText[106]~input .bus_hold = "false";
defparam \plainText[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneiv_lcell_comb \reg_plainText[106]~feeder (
// Equation(s):
// \reg_plainText[106]~feeder_combout  = \plainText[106]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[106]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[106]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[106]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[106]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \reg_plainText[106] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[106]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[106] .is_wysiwyg = "true";
defparam \reg_plainText[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneiv_lcell_comb \ARK|reg_f[106] (
// Equation(s):
// \ARK|reg_f [106] = reg_plainText[106] $ (reg_keyIni[106])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[106]),
	.datad(reg_keyIni[106]),
	.cin(gnd),
	.combout(\ARK|reg_f [106]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[106] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[106] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N21
dffeas \ARK|outAddRoundKey[106] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [106]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [106]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[106] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneiv_lcell_comb \outMuxInicio[106]~42 (
// Equation(s):
// \outMuxInicio[106]~42_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [106])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [106])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [106]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [106]),
	.cin(gnd),
	.combout(\outMuxInicio[106]~42_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[106]~42 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[106]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneiv_lcell_comb \MC|c_out[9][2] (
// Equation(s):
// \MC|c_out[9][2]~combout  = \SR|outShiftRows [41] $ (\SR|outShiftRows [106] $ (\MC|c_out[13][2]~82_combout ))

	.dataa(\SR|outShiftRows [41]),
	.datab(gnd),
	.datac(\SR|outShiftRows [106]),
	.datad(\MC|c_out[13][2]~82_combout ),
	.cin(gnd),
	.combout(\MC|c_out[9][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[9][2] .lut_mask = 16'hA55A;
defparam \MC|c_out[9][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N9
dffeas \MC|outMixColumns[74] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[9][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [74]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[74] .is_wysiwyg = "true";
defparam \MC|outMixColumns[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneiv_lcell_comb \ARK2|reg_f[74] (
// Equation(s):
// \ARK2|reg_f [74] = reg_keyIni[74] $ (\MC|outMixColumns [74])

	.dataa(gnd),
	.datab(reg_keyIni[74]),
	.datac(gnd),
	.datad(\MC|outMixColumns [74]),
	.cin(gnd),
	.combout(\ARK2|reg_f [74]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[74] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[74] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \ARK2|outAddRoundKey[74] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [74]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [74]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[74] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[74] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
cycloneiv_io_ibuf \plainText[74]~input (
	.i(plainText[74]),
	.ibar(gnd),
	.o(\plainText[74]~input_o ));
// synopsys translate_off
defparam \plainText[74]~input .bus_hold = "false";
defparam \plainText[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneiv_lcell_comb \reg_plainText[74]~feeder (
// Equation(s):
// \reg_plainText[74]~feeder_combout  = \plainText[74]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[74]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[74]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \reg_plainText[74] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[74]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[74] .is_wysiwyg = "true";
defparam \reg_plainText[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneiv_lcell_comb \ARK|reg_f[74] (
// Equation(s):
// \ARK|reg_f [74] = reg_plainText[74] $ (reg_keyIni[74])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[74]),
	.datad(reg_keyIni[74]),
	.cin(gnd),
	.combout(\ARK|reg_f [74]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[74] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[74] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N21
dffeas \ARK|outAddRoundKey[74] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [74]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [74]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[74] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneiv_lcell_comb \outMuxInicio[74]~66 (
// Equation(s):
// \outMuxInicio[74]~66_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [74])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [74])))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK2|outAddRoundKey [74]),
	.datad(\ARK|outAddRoundKey [74]),
	.cin(gnd),
	.combout(\outMuxInicio[74]~66_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[74]~66 .lut_mask = 16'hF3C0;
defparam \outMuxInicio[74]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N28
cycloneiv_lcell_comb \MC|c_out[14][1]~109 (
// Equation(s):
// \MC|c_out[14][1]~109_combout  = \SR|outShiftRows [119] $ (\SR|outShiftRows [112] $ (\SR|outShiftRows [17] $ (\SR|outShiftRows [49])))

	.dataa(\SR|outShiftRows [119]),
	.datab(\SR|outShiftRows [112]),
	.datac(\SR|outShiftRows [17]),
	.datad(\SR|outShiftRows [49]),
	.cin(gnd),
	.combout(\MC|c_out[14][1]~109_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][1]~109 .lut_mask = 16'h6996;
defparam \MC|c_out[14][1]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N22
cycloneiv_lcell_comb \MC|c_out[14][1] (
// Equation(s):
// \MC|c_out[14][1]~combout  = \SR|outShiftRows [80] $ (\SR|outShiftRows [81] $ (\SR|outShiftRows [87] $ (\MC|c_out[14][1]~109_combout )))

	.dataa(\SR|outShiftRows [80]),
	.datab(\SR|outShiftRows [81]),
	.datac(\SR|outShiftRows [87]),
	.datad(\MC|c_out[14][1]~109_combout ),
	.cin(gnd),
	.combout(\MC|c_out[14][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][1] .lut_mask = 16'h6996;
defparam \MC|c_out[14][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N23
dffeas \MC|outMixColumns[113] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[14][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [113]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[113] .is_wysiwyg = "true";
defparam \MC|outMixColumns[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneiv_lcell_comb \ARK2|reg_f[113] (
// Equation(s):
// \ARK2|reg_f [113] = reg_keyIni[113] $ (\MC|outMixColumns [113])

	.dataa(reg_keyIni[113]),
	.datab(gnd),
	.datac(\MC|outMixColumns [113]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK2|reg_f [113]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[113] .lut_mask = 16'h5A5A;
defparam \ARK2|reg_f[113] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N17
dffeas \ARK2|outAddRoundKey[113] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [113]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [113]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[113] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneiv_lcell_comb \outMuxInicio[113]~73 (
// Equation(s):
// \outMuxInicio[113]~73_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [113]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [113]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [113]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [113]),
	.cin(gnd),
	.combout(\outMuxInicio[113]~73_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[113]~73 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[113]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N2
cycloneiv_lcell_comb \MC|c_out[10][1]~88 (
// Equation(s):
// \MC|c_out[10][1]~88_combout  = \SR|outShiftRows [87] $ (\SR|outShiftRows [48] $ (\SR|outShiftRows [80]))

	.dataa(\SR|outShiftRows [87]),
	.datab(gnd),
	.datac(\SR|outShiftRows [48]),
	.datad(\SR|outShiftRows [80]),
	.cin(gnd),
	.combout(\MC|c_out[10][1]~88_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[10][1]~88 .lut_mask = 16'hA55A;
defparam \MC|c_out[10][1]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N6
cycloneiv_lcell_comb \MC|c_out[10][1] (
// Equation(s):
// \MC|c_out[10][1]~combout  = \SR|outShiftRows [55] $ (\SR|outShiftRows [113] $ (\MC|c_out[14][1]~63_combout  $ (\MC|c_out[10][1]~88_combout )))

	.dataa(\SR|outShiftRows [55]),
	.datab(\SR|outShiftRows [113]),
	.datac(\MC|c_out[14][1]~63_combout ),
	.datad(\MC|c_out[10][1]~88_combout ),
	.cin(gnd),
	.combout(\MC|c_out[10][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[10][1] .lut_mask = 16'h6996;
defparam \MC|c_out[10][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N7
dffeas \MC|outMixColumns[81] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[10][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [81]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[81] .is_wysiwyg = "true";
defparam \MC|outMixColumns[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y42_N28
cycloneiv_lcell_comb \ARK2|reg_f[81] (
// Equation(s):
// \ARK2|reg_f [81] = reg_keyIni[81] $ (\MC|outMixColumns [81])

	.dataa(reg_keyIni[81]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [81]),
	.cin(gnd),
	.combout(\ARK2|reg_f [81]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[81] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[81] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y42_N29
dffeas \ARK2|outAddRoundKey[81] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [81]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [81]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[81] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y42_N16
cycloneiv_lcell_comb \outMuxInicio[81]~97 (
// Equation(s):
// \outMuxInicio[81]~97_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [81]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [81]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [81]),
	.datad(\ARK2|outAddRoundKey [81]),
	.cin(gnd),
	.combout(\outMuxInicio[81]~97_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[81]~97 .lut_mask = 16'hFA50;
defparam \outMuxInicio[81]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N28
cycloneiv_lcell_comb \MC|c_out[11][0]~94 (
// Equation(s):
// \MC|c_out[11][0]~94_combout  = \SR|outShiftRows [56] $ (\SR|outShiftRows [95] $ (\SR|outShiftRows [24] $ (\SR|outShiftRows [63])))

	.dataa(\SR|outShiftRows [56]),
	.datab(\SR|outShiftRows [95]),
	.datac(\SR|outShiftRows [24]),
	.datad(\SR|outShiftRows [63]),
	.cin(gnd),
	.combout(\MC|c_out[11][0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[11][0]~94 .lut_mask = 16'h6996;
defparam \MC|c_out[11][0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N24
cycloneiv_lcell_comb \MC|c_out[11][0] (
// Equation(s):
// \MC|c_out[11][0]~combout  = \SR|outShiftRows [120] $ (\MC|c_out[11][0]~94_combout )

	.dataa(\SR|outShiftRows [120]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|c_out[11][0]~94_combout ),
	.cin(gnd),
	.combout(\MC|c_out[11][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[11][0] .lut_mask = 16'h55AA;
defparam \MC|c_out[11][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y38_N25
dffeas \MC|outMixColumns[88] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[11][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [88]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[88] .is_wysiwyg = "true";
defparam \MC|outMixColumns[88] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X106_Y0_N1
cycloneiv_io_ibuf \keyIni[88]~input (
	.i(keyIni[88]),
	.ibar(gnd),
	.o(\keyIni[88]~input_o ));
// synopsys translate_off
defparam \keyIni[88]~input .bus_hold = "false";
defparam \keyIni[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X99_Y36_N7
dffeas \reg_keyIni[88] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\keyIni[88]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[88]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[88] .is_wysiwyg = "true";
defparam \reg_keyIni[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N20
cycloneiv_lcell_comb \ARK2|reg_f[88] (
// Equation(s):
// \ARK2|reg_f [88] = \MC|outMixColumns [88] $ (reg_keyIni[88])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [88]),
	.datad(reg_keyIni[88]),
	.cin(gnd),
	.combout(\ARK2|reg_f [88]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[88] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[88] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y36_N21
dffeas \ARK2|outAddRoundKey[88] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [88]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [88]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[88] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N2
cycloneiv_lcell_comb \outMuxInicio[88]~0 (
// Equation(s):
// \outMuxInicio[88]~0_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [88]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [88]))

	.dataa(\ARK|outAddRoundKey [88]),
	.datab(\selInicio~input_o ),
	.datac(gnd),
	.datad(\ARK2|outAddRoundKey [88]),
	.cin(gnd),
	.combout(\outMuxInicio[88]~0_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[88]~0 .lut_mask = 16'hEE22;
defparam \outMuxInicio[88]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N28
cycloneiv_lcell_comb \MC|c_out[12][1]~102 (
// Equation(s):
// \MC|c_out[12][1]~102_combout  = \SR|outShiftRows [1] $ (\SR|outShiftRows [33] $ (\SR|outShiftRows [103] $ (\SR|outShiftRows [96])))

	.dataa(\SR|outShiftRows [1]),
	.datab(\SR|outShiftRows [33]),
	.datac(\SR|outShiftRows [103]),
	.datad(\SR|outShiftRows [96]),
	.cin(gnd),
	.combout(\MC|c_out[12][1]~102_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][1]~102 .lut_mask = 16'h6996;
defparam \MC|c_out[12][1]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N20
cycloneiv_lcell_comb \MC|c_out[12][1] (
// Equation(s):
// \MC|c_out[12][1]~combout  = \SR|outShiftRows [64] $ (\SR|outShiftRows [65] $ (\SR|outShiftRows [71] $ (\MC|c_out[12][1]~102_combout )))

	.dataa(\SR|outShiftRows [64]),
	.datab(\SR|outShiftRows [65]),
	.datac(\SR|outShiftRows [71]),
	.datad(\MC|c_out[12][1]~102_combout ),
	.cin(gnd),
	.combout(\MC|c_out[12][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][1] .lut_mask = 16'h6996;
defparam \MC|c_out[12][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y36_N21
dffeas \MC|outMixColumns[97] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[12][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [97]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[97] .is_wysiwyg = "true";
defparam \MC|outMixColumns[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N16
cycloneiv_lcell_comb \ARK2|reg_f[97] (
// Equation(s):
// \ARK2|reg_f [97] = reg_keyIni[97] $ (\MC|outMixColumns [97])

	.dataa(gnd),
	.datab(reg_keyIni[97]),
	.datac(gnd),
	.datad(\MC|outMixColumns [97]),
	.cin(gnd),
	.combout(\ARK2|reg_f [97]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[97] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[97] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y33_N17
dffeas \ARK2|outAddRoundKey[97] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [97]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [97]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[97] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[97] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N15
cycloneiv_io_ibuf \plainText[97]~input (
	.i(plainText[97]),
	.ibar(gnd),
	.o(\plainText[97]~input_o ));
// synopsys translate_off
defparam \plainText[97]~input .bus_hold = "false";
defparam \plainText[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N0
cycloneiv_lcell_comb \reg_plainText[97]~feeder (
// Equation(s):
// \reg_plainText[97]~feeder_combout  = \plainText[97]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[97]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[97]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[97]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[97]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y32_N1
dffeas \reg_plainText[97] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[97]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[97] .is_wysiwyg = "true";
defparam \reg_plainText[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N4
cycloneiv_lcell_comb \ARK|reg_f[97] (
// Equation(s):
// \ARK|reg_f [97] = reg_keyIni[97] $ (reg_plainText[97])

	.dataa(gnd),
	.datab(reg_keyIni[97]),
	.datac(gnd),
	.datad(reg_plainText[97]),
	.cin(gnd),
	.combout(\ARK|reg_f [97]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[97] .lut_mask = 16'h33CC;
defparam \ARK|reg_f[97] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N5
dffeas \ARK|outAddRoundKey[97] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [97]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [97]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[97] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N0
cycloneiv_lcell_comb \outMuxInicio[97]~9 (
// Equation(s):
// \outMuxInicio[97]~9_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [97])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [97])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [97]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [97]),
	.cin(gnd),
	.combout(\outMuxInicio[97]~9_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[97]~9 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[97]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N2
cycloneiv_lcell_comb \MC|c_out[8][4]~77 (
// Equation(s):
// \MC|c_out[8][4]~77_combout  = \SR|outShiftRows [4] $ (\SR|outShiftRows [35] $ (\SR|outShiftRows [67] $ (\SR|outShiftRows [36])))

	.dataa(\SR|outShiftRows [4]),
	.datab(\SR|outShiftRows [35]),
	.datac(\SR|outShiftRows [67]),
	.datad(\SR|outShiftRows [36]),
	.cin(gnd),
	.combout(\MC|c_out[8][4]~77_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[8][4]~77 .lut_mask = 16'h6996;
defparam \MC|c_out[8][4]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N26
cycloneiv_lcell_comb \MC|c_out[8][4] (
// Equation(s):
// \MC|c_out[8][4]~combout  = \SR|outShiftRows [71] $ (\SR|outShiftRows [100] $ (\SR|outShiftRows [39] $ (\MC|c_out[8][4]~77_combout )))

	.dataa(\SR|outShiftRows [71]),
	.datab(\SR|outShiftRows [100]),
	.datac(\SR|outShiftRows [39]),
	.datad(\MC|c_out[8][4]~77_combout ),
	.cin(gnd),
	.combout(\MC|c_out[8][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[8][4] .lut_mask = 16'h6996;
defparam \MC|c_out[8][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y36_N27
dffeas \MC|outMixColumns[68] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[8][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [68]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[68] .is_wysiwyg = "true";
defparam \MC|outMixColumns[68] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cycloneiv_io_ibuf \keyIni[68]~input (
	.i(keyIni[68]),
	.ibar(gnd),
	.o(\keyIni[68]~input_o ));
// synopsys translate_off
defparam \keyIni[68]~input .bus_hold = "false";
defparam \keyIni[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneiv_lcell_comb \reg_keyIni[68]~feeder (
// Equation(s):
// \reg_keyIni[68]~feeder_combout  = \keyIni[68]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[68]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[68]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N13
dffeas \reg_keyIni[68] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[68]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[68] .is_wysiwyg = "true";
defparam \reg_keyIni[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneiv_lcell_comb \ARK2|reg_f[68] (
// Equation(s):
// \ARK2|reg_f [68] = \MC|outMixColumns [68] $ (reg_keyIni[68])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [68]),
	.datad(reg_keyIni[68]),
	.cin(gnd),
	.combout(\ARK2|reg_f [68]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[68] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[68] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N21
dffeas \ARK2|outAddRoundKey[68] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [68]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [68]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[68] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[68] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N15
cycloneiv_io_ibuf \plainText[68]~input (
	.i(plainText[68]),
	.ibar(gnd),
	.o(\plainText[68]~input_o ));
// synopsys translate_off
defparam \plainText[68]~input .bus_hold = "false";
defparam \plainText[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y32_N11
dffeas \reg_plainText[68] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\plainText[68]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[68]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[68] .is_wysiwyg = "true";
defparam \reg_plainText[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneiv_lcell_comb \ARK|reg_f[68] (
// Equation(s):
// \ARK|reg_f [68] = reg_keyIni[68] $ (reg_plainText[68])

	.dataa(reg_keyIni[68]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_plainText[68]),
	.cin(gnd),
	.combout(\ARK|reg_f [68]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[68] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[68] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N17
dffeas \ARK|outAddRoundKey[68] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [68]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [68]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[68] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneiv_lcell_comb \outMuxInicio[68]~36 (
// Equation(s):
// \outMuxInicio[68]~36_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [68])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [68])))

	.dataa(\selInicio~input_o ),
	.datab(\ARK2|outAddRoundKey [68]),
	.datac(gnd),
	.datad(\ARK|outAddRoundKey [68]),
	.cin(gnd),
	.combout(\outMuxInicio[68]~36_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[68]~36 .lut_mask = 16'hDD88;
defparam \outMuxInicio[68]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N2
cycloneiv_lcell_comb \MC|c_out[9][1]~81 (
// Equation(s):
// \MC|c_out[9][1]~81_combout  = \SR|outShiftRows [40] $ (\SR|outShiftRows [72] $ (\SR|outShiftRows [79]))

	.dataa(\SR|outShiftRows [40]),
	.datab(\SR|outShiftRows [72]),
	.datac(\SR|outShiftRows [79]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MC|c_out[9][1]~81_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[9][1]~81 .lut_mask = 16'h9696;
defparam \MC|c_out[9][1]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneiv_lcell_comb \MC|c_out[13][1]~58 (
// Equation(s):
// \MC|c_out[13][1]~58_combout  = \SR|outShiftRows [41] $ (\SR|outShiftRows [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [41]),
	.datad(\SR|outShiftRows [9]),
	.cin(gnd),
	.combout(\MC|c_out[13][1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][1]~58 .lut_mask = 16'h0FF0;
defparam \MC|c_out[13][1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N22
cycloneiv_lcell_comb \MC|c_out[9][1] (
// Equation(s):
// \MC|c_out[9][1]~combout  = \SR|outShiftRows [47] $ (\MC|c_out[9][1]~81_combout  $ (\SR|outShiftRows [105] $ (\MC|c_out[13][1]~58_combout )))

	.dataa(\SR|outShiftRows [47]),
	.datab(\MC|c_out[9][1]~81_combout ),
	.datac(\SR|outShiftRows [105]),
	.datad(\MC|c_out[13][1]~58_combout ),
	.cin(gnd),
	.combout(\MC|c_out[9][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[9][1] .lut_mask = 16'h6996;
defparam \MC|c_out[9][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y35_N23
dffeas \MC|outMixColumns[73] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[9][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [73]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[73] .is_wysiwyg = "true";
defparam \MC|outMixColumns[73] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N22
cycloneiv_io_ibuf \keyIni[73]~input (
	.i(keyIni[73]),
	.ibar(gnd),
	.o(\keyIni[73]~input_o ));
// synopsys translate_off
defparam \keyIni[73]~input .bus_hold = "false";
defparam \keyIni[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneiv_lcell_comb \reg_keyIni[73]~feeder (
// Equation(s):
// \reg_keyIni[73]~feeder_combout  = \keyIni[73]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[73]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[73]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[73]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[73]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N17
dffeas \reg_keyIni[73] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[73]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[73] .is_wysiwyg = "true";
defparam \reg_keyIni[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneiv_lcell_comb \ARK2|reg_f[73] (
// Equation(s):
// \ARK2|reg_f [73] = \MC|outMixColumns [73] $ (reg_keyIni[73])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [73]),
	.datad(reg_keyIni[73]),
	.cin(gnd),
	.combout(\ARK2|reg_f [73]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[73] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[73] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N5
dffeas \ARK2|outAddRoundKey[73] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [73]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [73]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[73] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneiv_lcell_comb \ARK|reg_f[73] (
// Equation(s):
// \ARK|reg_f [73] = reg_plainText[73] $ (reg_keyIni[73])

	.dataa(reg_plainText[73]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[73]),
	.cin(gnd),
	.combout(\ARK|reg_f [73]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[73] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[73] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N1
dffeas \ARK|outAddRoundKey[73] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [73]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [73]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[73] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneiv_lcell_comb \outMuxInicio[73]~65 (
// Equation(s):
// \outMuxInicio[73]~65_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [73])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [73])))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK2|outAddRoundKey [73]),
	.datad(\ARK|outAddRoundKey [73]),
	.cin(gnd),
	.combout(\outMuxInicio[73]~65_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[73]~65 .lut_mask = 16'hF3C0;
defparam \outMuxInicio[73]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneiv_lcell_comb \MC|c_out[10][0]~87 (
// Equation(s):
// \MC|c_out[10][0]~87_combout  = \SR|outShiftRows [55] $ (!\SR|outShiftRows [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [55]),
	.datad(\SR|outShiftRows [16]),
	.cin(gnd),
	.combout(\MC|c_out[10][0]~87_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[10][0]~87 .lut_mask = 16'hF00F;
defparam \MC|c_out[10][0]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N4
cycloneiv_lcell_comb \MC|c_out[10][0] (
// Equation(s):
// \MC|c_out[10][0]~combout  = \SR|outShiftRows [112] $ (\SR|outShiftRows [87] $ (\SR|outShiftRows [48] $ (!\MC|c_out[10][0]~87_combout )))

	.dataa(\SR|outShiftRows [112]),
	.datab(\SR|outShiftRows [87]),
	.datac(\SR|outShiftRows [48]),
	.datad(\MC|c_out[10][0]~87_combout ),
	.cin(gnd),
	.combout(\MC|c_out[10][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[10][0] .lut_mask = 16'h9669;
defparam \MC|c_out[10][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N5
dffeas \MC|outMixColumns[80] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[10][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [80]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[80] .is_wysiwyg = "true";
defparam \MC|outMixColumns[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N12
cycloneiv_lcell_comb \ARK2|reg_f[80] (
// Equation(s):
// \ARK2|reg_f [80] = reg_keyIni[80] $ (\MC|outMixColumns [80])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[80]),
	.datad(\MC|outMixColumns [80]),
	.cin(gnd),
	.combout(\ARK2|reg_f [80]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[80] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[80] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y42_N13
dffeas \ARK2|outAddRoundKey[80] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [80]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [80]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[80] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y42_N16
cycloneiv_lcell_comb \outMuxInicio[80]~96 (
// Equation(s):
// \outMuxInicio[80]~96_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [80]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [80]))

	.dataa(\selInicio~input_o ),
	.datab(\ARK|outAddRoundKey [80]),
	.datac(gnd),
	.datad(\ARK2|outAddRoundKey [80]),
	.cin(gnd),
	.combout(\outMuxInicio[80]~96_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[80]~96 .lut_mask = 16'hEE44;
defparam \outMuxInicio[80]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N16
cycloneiv_lcell_comb \MC|c_out[3][0]~41 (
// Equation(s):
// \MC|c_out[3][0]~41_combout  = \SR|outShiftRows [56] $ (\SR|outShiftRows [127] $ (\SR|outShiftRows [31] $ (\SR|outShiftRows [120])))

	.dataa(\SR|outShiftRows [56]),
	.datab(\SR|outShiftRows [127]),
	.datac(\SR|outShiftRows [31]),
	.datad(\SR|outShiftRows [120]),
	.cin(gnd),
	.combout(\MC|c_out[3][0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[3][0]~41 .lut_mask = 16'h6996;
defparam \MC|c_out[3][0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y38_N8
cycloneiv_lcell_comb \MC|c_out[3][0] (
// Equation(s):
// \MC|c_out[3][0]~combout  = \SR|outShiftRows [88] $ (\MC|c_out[3][0]~41_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [88]),
	.datad(\MC|c_out[3][0]~41_combout ),
	.cin(gnd),
	.combout(\MC|c_out[3][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[3][0] .lut_mask = 16'h0FF0;
defparam \MC|c_out[3][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y38_N9
dffeas \MC|outMixColumns[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[3][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[24] .is_wysiwyg = "true";
defparam \MC|outMixColumns[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y40_N20
cycloneiv_lcell_comb \ARK2|reg_f[24] (
// Equation(s):
// \ARK2|reg_f [24] = reg_keyIni[24] $ (\MC|outMixColumns [24])

	.dataa(reg_keyIni[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [24]),
	.cin(gnd),
	.combout(\ARK2|reg_f [24]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[24] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y40_N21
dffeas \ARK2|outAddRoundKey[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[24] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y40_N2
cycloneiv_lcell_comb \outMuxInicio[24]~80 (
// Equation(s):
// \outMuxInicio[24]~80_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [24]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [24]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [24]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [24]),
	.cin(gnd),
	.combout(\outMuxInicio[24]~80_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[24]~80 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[24]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N24
cycloneiv_lcell_comb \MC|c_out[14][0] (
// Equation(s):
// \MC|c_out[14][0]~combout  = \SR|outShiftRows [16] $ (\SR|outShiftRows [119] $ (\MC|c_out[10][1]~88_combout ))

	.dataa(gnd),
	.datab(\SR|outShiftRows [16]),
	.datac(\SR|outShiftRows [119]),
	.datad(\MC|c_out[10][1]~88_combout ),
	.cin(gnd),
	.combout(\MC|c_out[14][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][0] .lut_mask = 16'hC33C;
defparam \MC|c_out[14][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N25
dffeas \MC|outMixColumns[112] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[14][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [112]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[112] .is_wysiwyg = "true";
defparam \MC|outMixColumns[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneiv_lcell_comb \ARK2|reg_f[112] (
// Equation(s):
// \ARK2|reg_f [112] = reg_keyIni[112] $ (\MC|outMixColumns [112])

	.dataa(reg_keyIni[112]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [112]),
	.cin(gnd),
	.combout(\ARK2|reg_f [112]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[112] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[112] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N25
dffeas \ARK2|outAddRoundKey[112] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [112]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [112]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[112] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[112] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneiv_io_ibuf \plainText[112]~input (
	.i(plainText[112]),
	.ibar(gnd),
	.o(\plainText[112]~input_o ));
// synopsys translate_off
defparam \plainText[112]~input .bus_hold = "false";
defparam \plainText[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneiv_lcell_comb \reg_plainText[112]~feeder (
// Equation(s):
// \reg_plainText[112]~feeder_combout  = \plainText[112]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[112]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[112]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[112]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[112]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N9
dffeas \reg_plainText[112] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[112]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[112]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[112] .is_wysiwyg = "true";
defparam \reg_plainText[112] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N1
cycloneiv_io_ibuf \keyIni[112]~input (
	.i(keyIni[112]),
	.ibar(gnd),
	.o(\keyIni[112]~input_o ));
// synopsys translate_off
defparam \keyIni[112]~input .bus_hold = "false";
defparam \keyIni[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneiv_lcell_comb \reg_keyIni[112]~feeder (
// Equation(s):
// \reg_keyIni[112]~feeder_combout  = \keyIni[112]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[112]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[112]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[112]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[112]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N11
dffeas \reg_keyIni[112] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[112]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[112]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[112] .is_wysiwyg = "true";
defparam \reg_keyIni[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneiv_lcell_comb \ARK|reg_f[112] (
// Equation(s):
// \ARK|reg_f [112] = reg_plainText[112] $ (reg_keyIni[112])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[112]),
	.datad(reg_keyIni[112]),
	.cin(gnd),
	.combout(\ARK|reg_f [112]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[112] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[112] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N21
dffeas \ARK|outAddRoundKey[112] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [112]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [112]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[112] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneiv_lcell_comb \outMuxInicio[112]~72 (
// Equation(s):
// \outMuxInicio[112]~72_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [112])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [112])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [112]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [112]),
	.cin(gnd),
	.combout(\outMuxInicio[112]~72_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[112]~72 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[112]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N20
cycloneiv_lcell_comb \MC|c_out[6][0]~61 (
// Equation(s):
// \MC|c_out[6][0]~61_combout  = \SR|outShiftRows [55] $ (\SR|outShiftRows [112] $ (\SR|outShiftRows [23] $ (\SR|outShiftRows [16])))

	.dataa(\SR|outShiftRows [55]),
	.datab(\SR|outShiftRows [112]),
	.datac(\SR|outShiftRows [23]),
	.datad(\SR|outShiftRows [16]),
	.cin(gnd),
	.combout(\MC|c_out[6][0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[6][0]~61 .lut_mask = 16'h6996;
defparam \MC|c_out[6][0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N4
cycloneiv_lcell_comb \MC|c_out[6][0] (
// Equation(s):
// \MC|c_out[6][0]~combout  = \SR|outShiftRows [80] $ (\MC|c_out[6][0]~61_combout )

	.dataa(\SR|outShiftRows [80]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|c_out[6][0]~61_combout ),
	.cin(gnd),
	.combout(\MC|c_out[6][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[6][0] .lut_mask = 16'h55AA;
defparam \MC|c_out[6][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N5
dffeas \MC|outMixColumns[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[6][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [48]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[48] .is_wysiwyg = "true";
defparam \MC|outMixColumns[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N28
cycloneiv_lcell_comb \ARK2|reg_f[48] (
// Equation(s):
// \ARK2|reg_f [48] = \MC|outMixColumns [48] $ (reg_keyIni[48])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [48]),
	.datad(reg_keyIni[48]),
	.cin(gnd),
	.combout(\ARK2|reg_f [48]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[48] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N29
dffeas \ARK2|outAddRoundKey[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [48]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [48]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[48] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N22
cycloneiv_lcell_comb \outMuxInicio[48]~24 (
// Equation(s):
// \outMuxInicio[48]~24_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [48]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [48]))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK|outAddRoundKey [48]),
	.datad(\ARK2|outAddRoundKey [48]),
	.cin(gnd),
	.combout(\outMuxInicio[48]~24_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[48]~24 .lut_mask = 16'hFC30;
defparam \outMuxInicio[48]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N22
cycloneiv_lcell_comb \MC|c_out[8][1]~74 (
// Equation(s):
// \MC|c_out[8][1]~74_combout  = \SR|outShiftRows [32] $ (\SR|outShiftRows [71] $ (\SR|outShiftRows [64]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [32]),
	.datac(\SR|outShiftRows [71]),
	.datad(\SR|outShiftRows [64]),
	.cin(gnd),
	.combout(\MC|c_out[8][1]~74_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[8][1]~74 .lut_mask = 16'hC33C;
defparam \MC|c_out[8][1]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N4
cycloneiv_lcell_comb \MC|c_out[8][1] (
// Equation(s):
// \MC|c_out[8][1]~combout  = \SR|outShiftRows [97] $ (\SR|outShiftRows [39] $ (\MC|c_out[8][1]~74_combout  $ (\MC|c_out[12][1]~52_combout )))

	.dataa(\SR|outShiftRows [97]),
	.datab(\SR|outShiftRows [39]),
	.datac(\MC|c_out[8][1]~74_combout ),
	.datad(\MC|c_out[12][1]~52_combout ),
	.cin(gnd),
	.combout(\MC|c_out[8][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[8][1] .lut_mask = 16'h6996;
defparam \MC|c_out[8][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y36_N5
dffeas \MC|outMixColumns[65] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[8][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [65]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[65] .is_wysiwyg = "true";
defparam \MC|outMixColumns[65] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y69_N8
cycloneiv_io_ibuf \keyIni[65]~input (
	.i(keyIni[65]),
	.ibar(gnd),
	.o(\keyIni[65]~input_o ));
// synopsys translate_off
defparam \keyIni[65]~input .bus_hold = "false";
defparam \keyIni[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N6
cycloneiv_lcell_comb \reg_keyIni[65]~feeder (
// Equation(s):
// \reg_keyIni[65]~feeder_combout  = \keyIni[65]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[65]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[65]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N7
dffeas \reg_keyIni[65] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[65]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[65] .is_wysiwyg = "true";
defparam \reg_keyIni[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N16
cycloneiv_lcell_comb \ARK2|reg_f[65] (
// Equation(s):
// \ARK2|reg_f [65] = \MC|outMixColumns [65] $ (reg_keyIni[65])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [65]),
	.datad(reg_keyIni[65]),
	.cin(gnd),
	.combout(\ARK2|reg_f [65]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[65] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[65] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y36_N17
dffeas \ARK2|outAddRoundKey[65] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [65]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [65]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[65] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[65] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N22
cycloneiv_io_ibuf \plainText[65]~input (
	.i(plainText[65]),
	.ibar(gnd),
	.o(\plainText[65]~input_o ));
// synopsys translate_off
defparam \plainText[65]~input .bus_hold = "false";
defparam \plainText[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N16
cycloneiv_lcell_comb \reg_plainText[65]~feeder (
// Equation(s):
// \reg_plainText[65]~feeder_combout  = \plainText[65]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[65]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[65]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y32_N17
dffeas \reg_plainText[65] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[65]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[65] .is_wysiwyg = "true";
defparam \reg_plainText[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N2
cycloneiv_lcell_comb \ARK|reg_f[65] (
// Equation(s):
// \ARK|reg_f [65] = reg_plainText[65] $ (reg_keyIni[65])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_plainText[65]),
	.datad(reg_keyIni[65]),
	.cin(gnd),
	.combout(\ARK|reg_f [65]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[65] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[65] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y36_N3
dffeas \ARK|outAddRoundKey[65] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [65]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [65]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[65] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N24
cycloneiv_lcell_comb \outMuxInicio[65]~33 (
// Equation(s):
// \outMuxInicio[65]~33_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [65])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [65])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [65]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [65]),
	.cin(gnd),
	.combout(\outMuxInicio[65]~33_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[65]~33 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[65]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N28
cycloneiv_lcell_comb \MC|c_out[13][1]~105 (
// Equation(s):
// \MC|c_out[13][1]~105_combout  = \SR|outShiftRows [111] $ (\SR|outShiftRows [41] $ (\SR|outShiftRows [104] $ (\SR|outShiftRows [9])))

	.dataa(\SR|outShiftRows [111]),
	.datab(\SR|outShiftRows [41]),
	.datac(\SR|outShiftRows [104]),
	.datad(\SR|outShiftRows [9]),
	.cin(gnd),
	.combout(\MC|c_out[13][1]~105_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][1]~105 .lut_mask = 16'h6996;
defparam \MC|c_out[13][1]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N18
cycloneiv_lcell_comb \MC|c_out[13][1] (
// Equation(s):
// \MC|c_out[13][1]~combout  = \SR|outShiftRows [79] $ (\SR|outShiftRows [72] $ (\SR|outShiftRows [73] $ (\MC|c_out[13][1]~105_combout )))

	.dataa(\SR|outShiftRows [79]),
	.datab(\SR|outShiftRows [72]),
	.datac(\SR|outShiftRows [73]),
	.datad(\MC|c_out[13][1]~105_combout ),
	.cin(gnd),
	.combout(\MC|c_out[13][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][1] .lut_mask = 16'h6996;
defparam \MC|c_out[13][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y35_N19
dffeas \MC|outMixColumns[105] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[13][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [105]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[105] .is_wysiwyg = "true";
defparam \MC|outMixColumns[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneiv_lcell_comb \ARK2|reg_f[105] (
// Equation(s):
// \ARK2|reg_f [105] = reg_keyIni[105] $ (\MC|outMixColumns [105])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[105]),
	.datad(\MC|outMixColumns [105]),
	.cin(gnd),
	.combout(\ARK2|reg_f [105]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[105] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[105] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N19
dffeas \ARK2|outAddRoundKey[105] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [105]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [105]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[105] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[105] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y91_N22
cycloneiv_io_ibuf \plainText[105]~input (
	.i(plainText[105]),
	.ibar(gnd),
	.o(\plainText[105]~input_o ));
// synopsys translate_off
defparam \plainText[105]~input .bus_hold = "false";
defparam \plainText[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneiv_lcell_comb \reg_plainText[105]~feeder (
// Equation(s):
// \reg_plainText[105]~feeder_combout  = \plainText[105]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\plainText[105]~input_o ),
	.cin(gnd),
	.combout(\reg_plainText[105]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_plainText[105]~feeder .lut_mask = 16'hFF00;
defparam \reg_plainText[105]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \reg_plainText[105] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_plainText[105]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_plainText[105]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_plainText[105] .is_wysiwyg = "true";
defparam \reg_plainText[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneiv_lcell_comb \ARK|reg_f[105] (
// Equation(s):
// \ARK|reg_f [105] = reg_keyIni[105] $ (reg_plainText[105])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[105]),
	.datad(reg_plainText[105]),
	.cin(gnd),
	.combout(\ARK|reg_f [105]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[105] .lut_mask = 16'h0FF0;
defparam \ARK|reg_f[105] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \ARK|outAddRoundKey[105] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [105]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [105]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[105] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneiv_lcell_comb \outMuxInicio[105]~41 (
// Equation(s):
// \outMuxInicio[105]~41_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [105])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [105])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [105]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [105]),
	.cin(gnd),
	.combout(\outMuxInicio[105]~41_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[105]~41 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[105]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N0
cycloneiv_lcell_comb \MC|c_out[13][0] (
// Equation(s):
// \MC|c_out[13][0]~combout  = \SR|outShiftRows [111] $ (\SR|outShiftRows [8] $ (\MC|c_out[9][1]~81_combout ))

	.dataa(gnd),
	.datab(\SR|outShiftRows [111]),
	.datac(\SR|outShiftRows [8]),
	.datad(\MC|c_out[9][1]~81_combout ),
	.cin(gnd),
	.combout(\MC|c_out[13][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][0] .lut_mask = 16'hC33C;
defparam \MC|c_out[13][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y35_N1
dffeas \MC|outMixColumns[104] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[13][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [104]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[104] .is_wysiwyg = "true";
defparam \MC|outMixColumns[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneiv_lcell_comb \ARK2|reg_f[104] (
// Equation(s):
// \ARK2|reg_f [104] = reg_keyIni[104] $ (\MC|outMixColumns [104])

	.dataa(gnd),
	.datab(reg_keyIni[104]),
	.datac(gnd),
	.datad(\MC|outMixColumns [104]),
	.cin(gnd),
	.combout(\ARK2|reg_f [104]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[104] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[104] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N25
dffeas \ARK2|outAddRoundKey[104] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [104]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [104]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[104] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneiv_lcell_comb \ARK|reg_f[104] (
// Equation(s):
// \ARK|reg_f [104] = reg_plainText[104] $ (reg_keyIni[104])

	.dataa(reg_plainText[104]),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_keyIni[104]),
	.cin(gnd),
	.combout(\ARK|reg_f [104]),
	.cout());
// synopsys translate_off
defparam \ARK|reg_f[104] .lut_mask = 16'h55AA;
defparam \ARK|reg_f[104] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \ARK|outAddRoundKey[104] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK|reg_f [104]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK|outAddRoundKey [104]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK|outAddRoundKey[104] .is_wysiwyg = "true";
defparam \ARK|outAddRoundKey[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneiv_lcell_comb \outMuxInicio[104]~40 (
// Equation(s):
// \outMuxInicio[104]~40_combout  = (\selInicio~input_o  & (\ARK2|outAddRoundKey [104])) # (!\selInicio~input_o  & ((\ARK|outAddRoundKey [104])))

	.dataa(gnd),
	.datab(\ARK2|outAddRoundKey [104]),
	.datac(\selInicio~input_o ),
	.datad(\ARK|outAddRoundKey [104]),
	.cin(gnd),
	.combout(\outMuxInicio[104]~40_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[104]~40 .lut_mask = 16'hCFC0;
defparam \outMuxInicio[104]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N14
cycloneiv_lcell_comb \MC|c_out[1][1]~25 (
// Equation(s):
// \MC|c_out[1][1]~25_combout  = \SR|outShiftRows [15] $ (\SR|outShiftRows [104] $ (\SR|outShiftRows [8] $ (\SR|outShiftRows [41])))

	.dataa(\SR|outShiftRows [15]),
	.datab(\SR|outShiftRows [104]),
	.datac(\SR|outShiftRows [8]),
	.datad(\SR|outShiftRows [41]),
	.cin(gnd),
	.combout(\MC|c_out[1][1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[1][1]~25 .lut_mask = 16'h6996;
defparam \MC|c_out[1][1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N26
cycloneiv_lcell_comb \MC|c_out[1][1] (
// Equation(s):
// \MC|c_out[1][1]~combout  = \SR|outShiftRows [73] $ (\SR|outShiftRows [105] $ (\MC|c_out[1][1]~25_combout  $ (\SR|outShiftRows [111])))

	.dataa(\SR|outShiftRows [73]),
	.datab(\SR|outShiftRows [105]),
	.datac(\MC|c_out[1][1]~25_combout ),
	.datad(\SR|outShiftRows [111]),
	.cin(gnd),
	.combout(\MC|c_out[1][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[1][1] .lut_mask = 16'h6996;
defparam \MC|c_out[1][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y35_N27
dffeas \MC|outMixColumns[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[1][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[9] .is_wysiwyg = "true";
defparam \MC|outMixColumns[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
cycloneiv_lcell_comb \ARK2|reg_f[9] (
// Equation(s):
// \ARK2|reg_f [9] = reg_keyIni[9] $ (\MC|outMixColumns [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[9]),
	.datad(\MC|outMixColumns [9]),
	.cin(gnd),
	.combout(\ARK2|reg_f [9]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[9] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N21
dffeas \ARK2|outAddRoundKey[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[9] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
cycloneiv_lcell_comb \outMuxInicio[9]~17 (
// Equation(s):
// \outMuxInicio[9]~17_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [9]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [9]))

	.dataa(gnd),
	.datab(\ARK|outAddRoundKey [9]),
	.datac(\selInicio~input_o ),
	.datad(\ARK2|outAddRoundKey [9]),
	.cin(gnd),
	.combout(\outMuxInicio[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[9]~17 .lut_mask = 16'hFC0C;
defparam \outMuxInicio[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N10
cycloneiv_lcell_comb \MC|c_out[12][0] (
// Equation(s):
// \MC|c_out[12][0]~combout  = \SR|outShiftRows [0] $ (\MC|c_out[8][1]~74_combout  $ (\SR|outShiftRows [103]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [0]),
	.datac(\MC|c_out[8][1]~74_combout ),
	.datad(\SR|outShiftRows [103]),
	.cin(gnd),
	.combout(\MC|c_out[12][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][0] .lut_mask = 16'hC33C;
defparam \MC|c_out[12][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y36_N11
dffeas \MC|outMixColumns[96] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[12][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [96]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[96] .is_wysiwyg = "true";
defparam \MC|outMixColumns[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N28
cycloneiv_lcell_comb \ARK2|reg_f[96] (
// Equation(s):
// \ARK2|reg_f [96] = reg_keyIni[96] $ (\MC|outMixColumns [96])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[96]),
	.datad(\MC|outMixColumns [96]),
	.cin(gnd),
	.combout(\ARK2|reg_f [96]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[96] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[96] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N29
dffeas \ARK2|outAddRoundKey[96] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [96]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [96]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[96] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N30
cycloneiv_lcell_comb \outMuxInicio[96]~8 (
// Equation(s):
// \outMuxInicio[96]~8_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [96]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [96]))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK|outAddRoundKey [96]),
	.datad(\ARK2|outAddRoundKey [96]),
	.cin(gnd),
	.combout(\outMuxInicio[96]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[96]~8 .lut_mask = 16'hFC30;
defparam \outMuxInicio[96]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N10
cycloneiv_lcell_comb \MC|c_out[8][0]~73 (
// Equation(s):
// \MC|c_out[8][0]~73_combout  = \SR|outShiftRows [39] $ (\SR|outShiftRows [0] $ (\SR|outShiftRows [71] $ (\SR|outShiftRows [32])))

	.dataa(\SR|outShiftRows [39]),
	.datab(\SR|outShiftRows [0]),
	.datac(\SR|outShiftRows [71]),
	.datad(\SR|outShiftRows [32]),
	.cin(gnd),
	.combout(\MC|c_out[8][0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[8][0]~73 .lut_mask = 16'h6996;
defparam \MC|c_out[8][0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N6
cycloneiv_lcell_comb \MC|c_out[8][0] (
// Equation(s):
// \MC|c_out[8][0]~combout  = \SR|outShiftRows [96] $ (\MC|c_out[8][0]~73_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [96]),
	.datad(\MC|c_out[8][0]~73_combout ),
	.cin(gnd),
	.combout(\MC|c_out[8][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[8][0] .lut_mask = 16'h0FF0;
defparam \MC|c_out[8][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y36_N7
dffeas \MC|outMixColumns[64] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[8][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [64]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[64] .is_wysiwyg = "true";
defparam \MC|outMixColumns[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N28
cycloneiv_lcell_comb \ARK2|reg_f[64] (
// Equation(s):
// \ARK2|reg_f [64] = reg_keyIni[64] $ (\MC|outMixColumns [64])

	.dataa(gnd),
	.datab(reg_keyIni[64]),
	.datac(gnd),
	.datad(\MC|outMixColumns [64]),
	.cin(gnd),
	.combout(\ARK2|reg_f [64]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[64] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[64] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N29
dffeas \ARK2|outAddRoundKey[64] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [64]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [64]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[64] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N26
cycloneiv_lcell_comb \outMuxInicio[64]~32 (
// Equation(s):
// \outMuxInicio[64]~32_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [64]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [64]))

	.dataa(gnd),
	.datab(\selInicio~input_o ),
	.datac(\ARK|outAddRoundKey [64]),
	.datad(\ARK2|outAddRoundKey [64]),
	.cin(gnd),
	.combout(\outMuxInicio[64]~32_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[64]~32 .lut_mask = 16'hFC30;
defparam \outMuxInicio[64]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N24
cycloneiv_lcell_comb \MC|c_out[1][0]~24 (
// Equation(s):
// \MC|c_out[1][0]~24_combout  = \SR|outShiftRows [40] $ (\SR|outShiftRows [104] $ (\SR|outShiftRows [15] $ (\SR|outShiftRows [111])))

	.dataa(\SR|outShiftRows [40]),
	.datab(\SR|outShiftRows [104]),
	.datac(\SR|outShiftRows [15]),
	.datad(\SR|outShiftRows [111]),
	.cin(gnd),
	.combout(\MC|c_out[1][0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[1][0]~24 .lut_mask = 16'h6996;
defparam \MC|c_out[1][0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N4
cycloneiv_lcell_comb \MC|c_out[1][0] (
// Equation(s):
// \MC|c_out[1][0]~combout  = \SR|outShiftRows [72] $ (\MC|c_out[1][0]~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [72]),
	.datad(\MC|c_out[1][0]~24_combout ),
	.cin(gnd),
	.combout(\MC|c_out[1][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[1][0] .lut_mask = 16'h0FF0;
defparam \MC|c_out[1][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y35_N5
dffeas \MC|outMixColumns[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[1][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[8] .is_wysiwyg = "true";
defparam \MC|outMixColumns[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N28
cycloneiv_lcell_comb \ARK2|reg_f[8] (
// Equation(s):
// \ARK2|reg_f [8] = reg_keyIni[8] $ (\MC|outMixColumns [8])

	.dataa(reg_keyIni[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [8]),
	.cin(gnd),
	.combout(\ARK2|reg_f [8]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[8] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N29
dffeas \ARK2|outAddRoundKey[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[8] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N12
cycloneiv_lcell_comb \outMuxInicio[8]~16 (
// Equation(s):
// \outMuxInicio[8]~16_combout  = (\selInicio~input_o  & ((\ARK2|outAddRoundKey [8]))) # (!\selInicio~input_o  & (\ARK|outAddRoundKey [8]))

	.dataa(\selInicio~input_o ),
	.datab(gnd),
	.datac(\ARK|outAddRoundKey [8]),
	.datad(\ARK2|outAddRoundKey [8]),
	.cin(gnd),
	.combout(\outMuxInicio[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \outMuxInicio[8]~16 .lut_mask = 16'hFA50;
defparam \outMuxInicio[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N26
cycloneiv_lcell_comb \MC|c_out[0][0]~16 (
// Equation(s):
// \MC|c_out[0][0]~16_combout  = \SR|outShiftRows [32] $ (\SR|outShiftRows [7] $ (\SR|outShiftRows [103] $ (\SR|outShiftRows [96])))

	.dataa(\SR|outShiftRows [32]),
	.datab(\SR|outShiftRows [7]),
	.datac(\SR|outShiftRows [103]),
	.datad(\SR|outShiftRows [96]),
	.cin(gnd),
	.combout(\MC|c_out[0][0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[0][0]~16 .lut_mask = 16'h6996;
defparam \MC|c_out[0][0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N16
cycloneiv_lcell_comb \MC|c_out[0][0] (
// Equation(s):
// \MC|c_out[0][0]~combout  = \MC|c_out[0][0]~16_combout  $ (\SR|outShiftRows [64])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|c_out[0][0]~16_combout ),
	.datad(\SR|outShiftRows [64]),
	.cin(gnd),
	.combout(\MC|c_out[0][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[0][0] .lut_mask = 16'h0FF0;
defparam \MC|c_out[0][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y36_N17
dffeas \MC|outMixColumns[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[0][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[0] .is_wysiwyg = "true";
defparam \MC|outMixColumns[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N28
cycloneiv_lcell_comb \ARK2|reg_f[0] (
// Equation(s):
// \ARK2|reg_f [0] = reg_keyIni[0] $ (\MC|outMixColumns [0])

	.dataa(gnd),
	.datab(reg_keyIni[0]),
	.datac(gnd),
	.datad(\MC|outMixColumns [0]),
	.cin(gnd),
	.combout(\ARK2|reg_f [0]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[0] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y32_N29
dffeas \ARK2|outAddRoundKey[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[0] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N28
cycloneiv_lcell_comb \MC|c_out[0][6] (
// Equation(s):
// \MC|c_out[0][6]~combout  = \SR|outShiftRows [38] $ (\SR|outShiftRows [101] $ (\MC|c_out[0][6]~22_combout ))

	.dataa(gnd),
	.datab(\SR|outShiftRows [38]),
	.datac(\SR|outShiftRows [101]),
	.datad(\MC|c_out[0][6]~22_combout ),
	.cin(gnd),
	.combout(\MC|c_out[0][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[0][6] .lut_mask = 16'hC33C;
defparam \MC|c_out[0][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N29
dffeas \MC|outMixColumns[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[0][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[6] .is_wysiwyg = "true";
defparam \MC|outMixColumns[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N12
cycloneiv_lcell_comb \ARK2|reg_f[6] (
// Equation(s):
// \ARK2|reg_f [6] = \MC|outMixColumns [6] $ (reg_keyIni[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [6]),
	.datad(reg_keyIni[6]),
	.cin(gnd),
	.combout(\ARK2|reg_f [6]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[6] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y36_N13
dffeas \ARK2|outAddRoundKey[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[6] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N30
cycloneiv_lcell_comb \MC|c_out[0][7] (
// Equation(s):
// \MC|c_out[0][7]~combout  = \SR|outShiftRows [39] $ (\SR|outShiftRows [102] $ (\SR|outShiftRows [6] $ (\MC|c_out[12][4]~23_combout )))

	.dataa(\SR|outShiftRows [39]),
	.datab(\SR|outShiftRows [102]),
	.datac(\SR|outShiftRows [6]),
	.datad(\MC|c_out[12][4]~23_combout ),
	.cin(gnd),
	.combout(\MC|c_out[0][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[0][7] .lut_mask = 16'h6996;
defparam \MC|c_out[0][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N31
dffeas \MC|outMixColumns[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[0][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[7] .is_wysiwyg = "true";
defparam \MC|outMixColumns[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N10
cycloneiv_lcell_comb \ARK2|reg_f[7] (
// Equation(s):
// \ARK2|reg_f [7] = \MC|outMixColumns [7] $ (reg_keyIni[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [7]),
	.datad(reg_keyIni[7]),
	.cin(gnd),
	.combout(\ARK2|reg_f [7]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[7] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y36_N11
dffeas \ARK2|outAddRoundKey[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[7] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N16
cycloneiv_lcell_comb \MC|c_out[5][5]~30 (
// Equation(s):
// \MC|c_out[5][5]~30_combout  = \SR|outShiftRows [77] $ (\SR|outShiftRows [12] $ (\SR|outShiftRows [109]))

	.dataa(\SR|outShiftRows [77]),
	.datab(\SR|outShiftRows [12]),
	.datac(gnd),
	.datad(\SR|outShiftRows [109]),
	.cin(gnd),
	.combout(\MC|c_out[5][5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[5][5]~30 .lut_mask = 16'h9966;
defparam \MC|c_out[5][5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N12
cycloneiv_lcell_comb \MC|c_out[1][5] (
// Equation(s):
// \MC|c_out[1][5]~combout  = \SR|outShiftRows [45] $ (\SR|outShiftRows [108] $ (\MC|c_out[5][5]~30_combout ))

	.dataa(\SR|outShiftRows [45]),
	.datab(\SR|outShiftRows [108]),
	.datac(gnd),
	.datad(\MC|c_out[5][5]~30_combout ),
	.cin(gnd),
	.combout(\MC|c_out[1][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[1][5] .lut_mask = 16'h9966;
defparam \MC|c_out[1][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N13
dffeas \MC|outMixColumns[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[1][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[13] .is_wysiwyg = "true";
defparam \MC|outMixColumns[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
cycloneiv_lcell_comb \ARK2|reg_f[13] (
// Equation(s):
// \ARK2|reg_f [13] = \MC|outMixColumns [13] $ (reg_keyIni[13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [13]),
	.datad(reg_keyIni[13]),
	.cin(gnd),
	.combout(\ARK2|reg_f [13]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[13] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N31
dffeas \ARK2|outAddRoundKey[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[13] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N10
cycloneiv_lcell_comb \MC|c_out[2][1]~34 (
// Equation(s):
// \MC|c_out[2][1]~34_combout  = \SR|outShiftRows [49] $ (\SR|outShiftRows [112] $ (\SR|outShiftRows [23] $ (\SR|outShiftRows [16])))

	.dataa(\SR|outShiftRows [49]),
	.datab(\SR|outShiftRows [112]),
	.datac(\SR|outShiftRows [23]),
	.datad(\SR|outShiftRows [16]),
	.cin(gnd),
	.combout(\MC|c_out[2][1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[2][1]~34 .lut_mask = 16'h6996;
defparam \MC|c_out[2][1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N26
cycloneiv_lcell_comb \MC|c_out[2][1] (
// Equation(s):
// \MC|c_out[2][1]~combout  = \SR|outShiftRows [81] $ (\SR|outShiftRows [113] $ (\SR|outShiftRows [119] $ (\MC|c_out[2][1]~34_combout )))

	.dataa(\SR|outShiftRows [81]),
	.datab(\SR|outShiftRows [113]),
	.datac(\SR|outShiftRows [119]),
	.datad(\MC|c_out[2][1]~34_combout ),
	.cin(gnd),
	.combout(\MC|c_out[2][1]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[2][1] .lut_mask = 16'h6996;
defparam \MC|c_out[2][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N27
dffeas \MC|outMixColumns[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[2][1]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[17] .is_wysiwyg = "true";
defparam \MC|outMixColumns[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneiv_lcell_comb \ARK2|reg_f[17] (
// Equation(s):
// \ARK2|reg_f [17] = reg_keyIni[17] $ (\MC|outMixColumns [17])

	.dataa(reg_keyIni[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [17]),
	.cin(gnd),
	.combout(\ARK2|reg_f [17]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[17] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \ARK2|outAddRoundKey[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[17] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N28
cycloneiv_lcell_comb \MC|c_out[4][5] (
// Equation(s):
// \MC|c_out[4][5]~combout  = \SR|outShiftRows [5] $ (\SR|outShiftRows [36] $ (\MC|c_out[4][5]~21_combout ))

	.dataa(\SR|outShiftRows [5]),
	.datab(gnd),
	.datac(\SR|outShiftRows [36]),
	.datad(\MC|c_out[4][5]~21_combout ),
	.cin(gnd),
	.combout(\MC|c_out[4][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[4][5] .lut_mask = 16'hA55A;
defparam \MC|c_out[4][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N29
dffeas \MC|outMixColumns[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[4][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [37]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[37] .is_wysiwyg = "true";
defparam \MC|outMixColumns[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y43_N6
cycloneiv_lcell_comb \ARK2|reg_f[37] (
// Equation(s):
// \ARK2|reg_f [37] = reg_keyIni[37] $ (\MC|outMixColumns [37])

	.dataa(gnd),
	.datab(reg_keyIni[37]),
	.datac(gnd),
	.datad(\MC|outMixColumns [37]),
	.cin(gnd),
	.combout(\ARK2|reg_f [37]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[37] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[37] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y43_N7
dffeas \ARK2|outAddRoundKey[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [37]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [37]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[37] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneiv_lcell_comb \MC|c_out[5][2] (
// Equation(s):
// \MC|c_out[5][2]~combout  = \SR|outShiftRows [74] $ (\SR|outShiftRows [10] $ (\SR|outShiftRows [106] $ (\MC|c_out[13][1]~58_combout )))

	.dataa(\SR|outShiftRows [74]),
	.datab(\SR|outShiftRows [10]),
	.datac(\SR|outShiftRows [106]),
	.datad(\MC|c_out[13][1]~58_combout ),
	.cin(gnd),
	.combout(\MC|c_out[5][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[5][2] .lut_mask = 16'h6996;
defparam \MC|c_out[5][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N23
dffeas \MC|outMixColumns[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[5][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [42]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[42] .is_wysiwyg = "true";
defparam \MC|outMixColumns[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneiv_lcell_comb \ARK2|reg_f[42] (
// Equation(s):
// \ARK2|reg_f [42] = reg_keyIni[42] $ (\MC|outMixColumns [42])

	.dataa(reg_keyIni[42]),
	.datab(gnd),
	.datac(\MC|outMixColumns [42]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ARK2|reg_f [42]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[42] .lut_mask = 16'h5A5A;
defparam \ARK2|reg_f[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N11
dffeas \ARK2|outAddRoundKey[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [42]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[42] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[42] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N15
cycloneiv_io_ibuf \keyIni[45]~input (
	.i(keyIni[45]),
	.ibar(gnd),
	.o(\keyIni[45]~input_o ));
// synopsys translate_off
defparam \keyIni[45]~input .bus_hold = "false";
defparam \keyIni[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N26
cycloneiv_lcell_comb \reg_keyIni[45]~feeder (
// Equation(s):
// \reg_keyIni[45]~feeder_combout  = \keyIni[45]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyIni[45]~input_o ),
	.cin(gnd),
	.combout(\reg_keyIni[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_keyIni[45]~feeder .lut_mask = 16'hFF00;
defparam \reg_keyIni[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N27
dffeas \reg_keyIni[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_keyIni[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_keyIni[45]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_keyIni[45] .is_wysiwyg = "true";
defparam \reg_keyIni[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N26
cycloneiv_lcell_comb \MC|c_out[5][5] (
// Equation(s):
// \MC|c_out[5][5]~combout  = \SR|outShiftRows [44] $ (\SR|outShiftRows [13] $ (\MC|c_out[5][5]~30_combout ))

	.dataa(\SR|outShiftRows [44]),
	.datab(\SR|outShiftRows [13]),
	.datac(gnd),
	.datad(\MC|c_out[5][5]~30_combout ),
	.cin(gnd),
	.combout(\MC|c_out[5][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[5][5] .lut_mask = 16'h9966;
defparam \MC|c_out[5][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N27
dffeas \MC|outMixColumns[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[5][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [45]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[45] .is_wysiwyg = "true";
defparam \MC|outMixColumns[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N10
cycloneiv_lcell_comb \ARK2|reg_f[45] (
// Equation(s):
// \ARK2|reg_f [45] = reg_keyIni[45] $ (\MC|outMixColumns [45])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[45]),
	.datad(\MC|outMixColumns [45]),
	.cin(gnd),
	.combout(\ARK2|reg_f [45]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[45] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N11
dffeas \ARK2|outAddRoundKey[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [45]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[45] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N22
cycloneiv_lcell_comb \MC|c_out[8][2] (
// Equation(s):
// \MC|c_out[8][2]~combout  = \SR|outShiftRows [33] $ (\SR|outShiftRows [98] $ (\MC|c_out[12][2]~75_combout ))

	.dataa(\SR|outShiftRows [33]),
	.datab(gnd),
	.datac(\SR|outShiftRows [98]),
	.datad(\MC|c_out[12][2]~75_combout ),
	.cin(gnd),
	.combout(\MC|c_out[8][2]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[8][2] .lut_mask = 16'hA55A;
defparam \MC|c_out[8][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y36_N23
dffeas \MC|outMixColumns[66] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[8][2]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [66]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[66] .is_wysiwyg = "true";
defparam \MC|outMixColumns[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N6
cycloneiv_lcell_comb \ARK2|reg_f[66] (
// Equation(s):
// \ARK2|reg_f [66] = \MC|outMixColumns [66] $ (reg_keyIni[66])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [66]),
	.datad(reg_keyIni[66]),
	.cin(gnd),
	.combout(\ARK2|reg_f [66]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[66] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[66] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y36_N7
dffeas \ARK2|outAddRoundKey[66] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [66]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [66]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[66] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N12
cycloneiv_lcell_comb \MC|c_out[8][3]~76 (
// Equation(s):
// \MC|c_out[8][3]~76_combout  = \SR|outShiftRows [34] $ (\SR|outShiftRows [35] $ (\SR|outShiftRows [3] $ (\SR|outShiftRows [66])))

	.dataa(\SR|outShiftRows [34]),
	.datab(\SR|outShiftRows [35]),
	.datac(\SR|outShiftRows [3]),
	.datad(\SR|outShiftRows [66]),
	.cin(gnd),
	.combout(\MC|c_out[8][3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[8][3]~76 .lut_mask = 16'h6996;
defparam \MC|c_out[8][3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N16
cycloneiv_lcell_comb \MC|c_out[8][3] (
// Equation(s):
// \MC|c_out[8][3]~combout  = \SR|outShiftRows [71] $ (\SR|outShiftRows [99] $ (\SR|outShiftRows [39] $ (\MC|c_out[8][3]~76_combout )))

	.dataa(\SR|outShiftRows [71]),
	.datab(\SR|outShiftRows [99]),
	.datac(\SR|outShiftRows [39]),
	.datad(\MC|c_out[8][3]~76_combout ),
	.cin(gnd),
	.combout(\MC|c_out[8][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[8][3] .lut_mask = 16'h6996;
defparam \MC|c_out[8][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y36_N17
dffeas \MC|outMixColumns[67] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[8][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [67]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[67] .is_wysiwyg = "true";
defparam \MC|outMixColumns[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N6
cycloneiv_lcell_comb \ARK2|reg_f[67] (
// Equation(s):
// \ARK2|reg_f [67] = reg_keyIni[67] $ (\MC|outMixColumns [67])

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_keyIni[67]),
	.datad(\MC|outMixColumns [67]),
	.cin(gnd),
	.combout(\ARK2|reg_f [67]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[67] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[67] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N7
dffeas \ARK2|outAddRoundKey[67] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [67]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [67]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[67] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N12
cycloneiv_lcell_comb \MC|c_out[9][0]~80 (
// Equation(s):
// \MC|c_out[9][0]~80_combout  = \SR|outShiftRows [40] $ (\SR|outShiftRows [8] $ (\SR|outShiftRows [79] $ (\SR|outShiftRows [47])))

	.dataa(\SR|outShiftRows [40]),
	.datab(\SR|outShiftRows [8]),
	.datac(\SR|outShiftRows [79]),
	.datad(\SR|outShiftRows [47]),
	.cin(gnd),
	.combout(\MC|c_out[9][0]~80_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[9][0]~80 .lut_mask = 16'h6996;
defparam \MC|c_out[9][0]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N8
cycloneiv_lcell_comb \MC|c_out[9][0] (
// Equation(s):
// \MC|c_out[9][0]~combout  = \SR|outShiftRows [104] $ (\MC|c_out[9][0]~80_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SR|outShiftRows [104]),
	.datad(\MC|c_out[9][0]~80_combout ),
	.cin(gnd),
	.combout(\MC|c_out[9][0]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[9][0] .lut_mask = 16'h0FF0;
defparam \MC|c_out[9][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y35_N9
dffeas \MC|outMixColumns[72] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[9][0]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [72]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[72] .is_wysiwyg = "true";
defparam \MC|outMixColumns[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneiv_lcell_comb \ARK2|reg_f[72] (
// Equation(s):
// \ARK2|reg_f [72] = \MC|outMixColumns [72] $ (reg_keyIni[72])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [72]),
	.datad(reg_keyIni[72]),
	.cin(gnd),
	.combout(\ARK2|reg_f [72]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[72] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[72] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \ARK2|outAddRoundKey[72] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [72]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [72]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[72] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N18
cycloneiv_lcell_comb \MC|c_out[9][4]~84 (
// Equation(s):
// \MC|c_out[9][4]~84_combout  = \SR|outShiftRows [12] $ (\SR|outShiftRows [75] $ (\SR|outShiftRows [44] $ (\SR|outShiftRows [43])))

	.dataa(\SR|outShiftRows [12]),
	.datab(\SR|outShiftRows [75]),
	.datac(\SR|outShiftRows [44]),
	.datad(\SR|outShiftRows [43]),
	.cin(gnd),
	.combout(\MC|c_out[9][4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[9][4]~84 .lut_mask = 16'h6996;
defparam \MC|c_out[9][4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneiv_lcell_comb \MC|c_out[9][4] (
// Equation(s):
// \MC|c_out[9][4]~combout  = \SR|outShiftRows [79] $ (\SR|outShiftRows [108] $ (\SR|outShiftRows [47] $ (\MC|c_out[9][4]~84_combout )))

	.dataa(\SR|outShiftRows [79]),
	.datab(\SR|outShiftRows [108]),
	.datac(\SR|outShiftRows [47]),
	.datad(\MC|c_out[9][4]~84_combout ),
	.cin(gnd),
	.combout(\MC|c_out[9][4]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[9][4] .lut_mask = 16'h6996;
defparam \MC|c_out[9][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N23
dffeas \MC|outMixColumns[76] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[9][4]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [76]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[76] .is_wysiwyg = "true";
defparam \MC|outMixColumns[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneiv_lcell_comb \ARK2|reg_f[76] (
// Equation(s):
// \ARK2|reg_f [76] = \MC|outMixColumns [76] $ (reg_keyIni[76])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [76]),
	.datad(reg_keyIni[76]),
	.cin(gnd),
	.combout(\ARK2|reg_f [76]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[76] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[76] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N11
dffeas \ARK2|outAddRoundKey[76] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [76]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [76]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[76] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N8
cycloneiv_lcell_comb \MC|c_out[12][5] (
// Equation(s):
// \MC|c_out[12][5]~combout  = \SR|outShiftRows [100] $ (\SR|outShiftRows [69] $ (\MC|c_out[12][5]~78_combout ))

	.dataa(\SR|outShiftRows [100]),
	.datab(gnd),
	.datac(\SR|outShiftRows [69]),
	.datad(\MC|c_out[12][5]~78_combout ),
	.cin(gnd),
	.combout(\MC|c_out[12][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][5] .lut_mask = 16'hA55A;
defparam \MC|c_out[12][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N9
dffeas \MC|outMixColumns[101] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[12][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [101]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[101] .is_wysiwyg = "true";
defparam \MC|outMixColumns[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N6
cycloneiv_lcell_comb \ARK2|reg_f[101] (
// Equation(s):
// \ARK2|reg_f [101] = \MC|outMixColumns [101] $ (reg_keyIni[101])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [101]),
	.datad(reg_keyIni[101]),
	.cin(gnd),
	.combout(\ARK2|reg_f [101]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[101] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[101] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N7
dffeas \ARK2|outAddRoundKey[101] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [101]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [101]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[101] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N26
cycloneiv_lcell_comb \MC|c_out[12][6] (
// Equation(s):
// \MC|c_out[12][6]~combout  = \SR|outShiftRows [70] $ (\SR|outShiftRows [101] $ (\MC|c_out[12][6]~79_combout ))

	.dataa(\SR|outShiftRows [70]),
	.datab(gnd),
	.datac(\SR|outShiftRows [101]),
	.datad(\MC|c_out[12][6]~79_combout ),
	.cin(gnd),
	.combout(\MC|c_out[12][6]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[12][6] .lut_mask = 16'hA55A;
defparam \MC|c_out[12][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N27
dffeas \MC|outMixColumns[102] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[12][6]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [102]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[102] .is_wysiwyg = "true";
defparam \MC|outMixColumns[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N10
cycloneiv_lcell_comb \ARK2|reg_f[102] (
// Equation(s):
// \ARK2|reg_f [102] = \MC|outMixColumns [102] $ (reg_keyIni[102])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [102]),
	.datad(reg_keyIni[102]),
	.cin(gnd),
	.combout(\ARK2|reg_f [102]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[102] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[102] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y33_N11
dffeas \ARK2|outAddRoundKey[102] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [102]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [102]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[102] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N30
cycloneiv_lcell_comb \MC|c_out[13][7] (
// Equation(s):
// \MC|c_out[13][7]~combout  = \SR|outShiftRows [110] $ (\MC|c_out[13][7]~60_combout  $ (\SR|outShiftRows [79] $ (\SR|outShiftRows [78])))

	.dataa(\SR|outShiftRows [110]),
	.datab(\MC|c_out[13][7]~60_combout ),
	.datac(\SR|outShiftRows [79]),
	.datad(\SR|outShiftRows [78]),
	.cin(gnd),
	.combout(\MC|c_out[13][7]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[13][7] .lut_mask = 16'h6996;
defparam \MC|c_out[13][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y34_N31
dffeas \MC|outMixColumns[111] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[13][7]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [111]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[111] .is_wysiwyg = "true";
defparam \MC|outMixColumns[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N6
cycloneiv_lcell_comb \ARK2|reg_f[111] (
// Equation(s):
// \ARK2|reg_f [111] = \MC|outMixColumns [111] $ (reg_keyIni[111])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MC|outMixColumns [111]),
	.datad(reg_keyIni[111]),
	.cin(gnd),
	.combout(\ARK2|reg_f [111]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[111] .lut_mask = 16'h0FF0;
defparam \ARK2|reg_f[111] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N7
dffeas \ARK2|outAddRoundKey[111] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [111]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [111]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[111] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N14
cycloneiv_lcell_comb \MC|c_out[14][3]~110 (
// Equation(s):
// \MC|c_out[14][3]~110_combout  = \SR|outShiftRows [83] $ (\SR|outShiftRows [19] $ (\SR|outShiftRows [82] $ (\SR|outShiftRows [51])))

	.dataa(\SR|outShiftRows [83]),
	.datab(\SR|outShiftRows [19]),
	.datac(\SR|outShiftRows [82]),
	.datad(\SR|outShiftRows [51]),
	.cin(gnd),
	.combout(\MC|c_out[14][3]~110_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][3]~110 .lut_mask = 16'h6996;
defparam \MC|c_out[14][3]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N26
cycloneiv_lcell_comb \MC|c_out[14][3] (
// Equation(s):
// \MC|c_out[14][3]~combout  = \SR|outShiftRows [87] $ (\MC|c_out[14][3]~110_combout  $ (\SR|outShiftRows [114] $ (\SR|outShiftRows [119])))

	.dataa(\SR|outShiftRows [87]),
	.datab(\MC|c_out[14][3]~110_combout ),
	.datac(\SR|outShiftRows [114]),
	.datad(\SR|outShiftRows [119]),
	.cin(gnd),
	.combout(\MC|c_out[14][3]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][3] .lut_mask = 16'h6996;
defparam \MC|c_out[14][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y41_N27
dffeas \MC|outMixColumns[115] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[14][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [115]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[115] .is_wysiwyg = "true";
defparam \MC|outMixColumns[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneiv_lcell_comb \ARK2|reg_f[115] (
// Equation(s):
// \ARK2|reg_f [115] = reg_keyIni[115] $ (\MC|outMixColumns [115])

	.dataa(reg_keyIni[115]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MC|outMixColumns [115]),
	.cin(gnd),
	.combout(\ARK2|reg_f [115]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[115] .lut_mask = 16'h55AA;
defparam \ARK2|reg_f[115] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N27
dffeas \ARK2|outAddRoundKey[115] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [115]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [115]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[115] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N28
cycloneiv_lcell_comb \MC|c_out[14][5]~112 (
// Equation(s):
// \MC|c_out[14][5]~112_combout  = \SR|outShiftRows [53] $ (\SR|outShiftRows [21] $ (\SR|outShiftRows [84]))

	.dataa(gnd),
	.datab(\SR|outShiftRows [53]),
	.datac(\SR|outShiftRows [21]),
	.datad(\SR|outShiftRows [84]),
	.cin(gnd),
	.combout(\MC|c_out[14][5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][5]~112 .lut_mask = 16'hC33C;
defparam \MC|c_out[14][5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N2
cycloneiv_lcell_comb \MC|c_out[14][5] (
// Equation(s):
// \MC|c_out[14][5]~combout  = \SR|outShiftRows [85] $ (\SR|outShiftRows [116] $ (\MC|c_out[14][5]~112_combout ))

	.dataa(\SR|outShiftRows [85]),
	.datab(gnd),
	.datac(\SR|outShiftRows [116]),
	.datad(\MC|c_out[14][5]~112_combout ),
	.cin(gnd),
	.combout(\MC|c_out[14][5]~combout ),
	.cout());
// synopsys translate_off
defparam \MC|c_out[14][5] .lut_mask = 16'hA55A;
defparam \MC|c_out[14][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N3
dffeas \MC|outMixColumns[117] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MC|c_out[14][5]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MC|outMixColumns [117]),
	.prn(vcc));
// synopsys translate_off
defparam \MC|outMixColumns[117] .is_wysiwyg = "true";
defparam \MC|outMixColumns[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneiv_lcell_comb \ARK2|reg_f[117] (
// Equation(s):
// \ARK2|reg_f [117] = reg_keyIni[117] $ (\MC|outMixColumns [117])

	.dataa(gnd),
	.datab(reg_keyIni[117]),
	.datac(gnd),
	.datad(\MC|outMixColumns [117]),
	.cin(gnd),
	.combout(\ARK2|reg_f [117]),
	.cout());
// synopsys translate_off
defparam \ARK2|reg_f[117] .lut_mask = 16'h33CC;
defparam \ARK2|reg_f[117] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N7
dffeas \ARK2|outAddRoundKey[117] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ARK2|reg_f [117]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ARK2|outAddRoundKey [117]),
	.prn(vcc));
// synopsys translate_off
defparam \ARK2|outAddRoundKey[117] .is_wysiwyg = "true";
defparam \ARK2|outAddRoundKey[117] .power_up = "low";
// synopsys translate_on

assign outAes[0] = \outAes[0]~output_o ;

assign outAes[1] = \outAes[1]~output_o ;

assign outAes[2] = \outAes[2]~output_o ;

assign outAes[3] = \outAes[3]~output_o ;

assign outAes[4] = \outAes[4]~output_o ;

assign outAes[5] = \outAes[5]~output_o ;

assign outAes[6] = \outAes[6]~output_o ;

assign outAes[7] = \outAes[7]~output_o ;

assign outAes[8] = \outAes[8]~output_o ;

assign outAes[9] = \outAes[9]~output_o ;

assign outAes[10] = \outAes[10]~output_o ;

assign outAes[11] = \outAes[11]~output_o ;

assign outAes[12] = \outAes[12]~output_o ;

assign outAes[13] = \outAes[13]~output_o ;

assign outAes[14] = \outAes[14]~output_o ;

assign outAes[15] = \outAes[15]~output_o ;

assign outAes[16] = \outAes[16]~output_o ;

assign outAes[17] = \outAes[17]~output_o ;

assign outAes[18] = \outAes[18]~output_o ;

assign outAes[19] = \outAes[19]~output_o ;

assign outAes[20] = \outAes[20]~output_o ;

assign outAes[21] = \outAes[21]~output_o ;

assign outAes[22] = \outAes[22]~output_o ;

assign outAes[23] = \outAes[23]~output_o ;

assign outAes[24] = \outAes[24]~output_o ;

assign outAes[25] = \outAes[25]~output_o ;

assign outAes[26] = \outAes[26]~output_o ;

assign outAes[27] = \outAes[27]~output_o ;

assign outAes[28] = \outAes[28]~output_o ;

assign outAes[29] = \outAes[29]~output_o ;

assign outAes[30] = \outAes[30]~output_o ;

assign outAes[31] = \outAes[31]~output_o ;

assign outAes[32] = \outAes[32]~output_o ;

assign outAes[33] = \outAes[33]~output_o ;

assign outAes[34] = \outAes[34]~output_o ;

assign outAes[35] = \outAes[35]~output_o ;

assign outAes[36] = \outAes[36]~output_o ;

assign outAes[37] = \outAes[37]~output_o ;

assign outAes[38] = \outAes[38]~output_o ;

assign outAes[39] = \outAes[39]~output_o ;

assign outAes[40] = \outAes[40]~output_o ;

assign outAes[41] = \outAes[41]~output_o ;

assign outAes[42] = \outAes[42]~output_o ;

assign outAes[43] = \outAes[43]~output_o ;

assign outAes[44] = \outAes[44]~output_o ;

assign outAes[45] = \outAes[45]~output_o ;

assign outAes[46] = \outAes[46]~output_o ;

assign outAes[47] = \outAes[47]~output_o ;

assign outAes[48] = \outAes[48]~output_o ;

assign outAes[49] = \outAes[49]~output_o ;

assign outAes[50] = \outAes[50]~output_o ;

assign outAes[51] = \outAes[51]~output_o ;

assign outAes[52] = \outAes[52]~output_o ;

assign outAes[53] = \outAes[53]~output_o ;

assign outAes[54] = \outAes[54]~output_o ;

assign outAes[55] = \outAes[55]~output_o ;

assign outAes[56] = \outAes[56]~output_o ;

assign outAes[57] = \outAes[57]~output_o ;

assign outAes[58] = \outAes[58]~output_o ;

assign outAes[59] = \outAes[59]~output_o ;

assign outAes[60] = \outAes[60]~output_o ;

assign outAes[61] = \outAes[61]~output_o ;

assign outAes[62] = \outAes[62]~output_o ;

assign outAes[63] = \outAes[63]~output_o ;

assign outAes[64] = \outAes[64]~output_o ;

assign outAes[65] = \outAes[65]~output_o ;

assign outAes[66] = \outAes[66]~output_o ;

assign outAes[67] = \outAes[67]~output_o ;

assign outAes[68] = \outAes[68]~output_o ;

assign outAes[69] = \outAes[69]~output_o ;

assign outAes[70] = \outAes[70]~output_o ;

assign outAes[71] = \outAes[71]~output_o ;

assign outAes[72] = \outAes[72]~output_o ;

assign outAes[73] = \outAes[73]~output_o ;

assign outAes[74] = \outAes[74]~output_o ;

assign outAes[75] = \outAes[75]~output_o ;

assign outAes[76] = \outAes[76]~output_o ;

assign outAes[77] = \outAes[77]~output_o ;

assign outAes[78] = \outAes[78]~output_o ;

assign outAes[79] = \outAes[79]~output_o ;

assign outAes[80] = \outAes[80]~output_o ;

assign outAes[81] = \outAes[81]~output_o ;

assign outAes[82] = \outAes[82]~output_o ;

assign outAes[83] = \outAes[83]~output_o ;

assign outAes[84] = \outAes[84]~output_o ;

assign outAes[85] = \outAes[85]~output_o ;

assign outAes[86] = \outAes[86]~output_o ;

assign outAes[87] = \outAes[87]~output_o ;

assign outAes[88] = \outAes[88]~output_o ;

assign outAes[89] = \outAes[89]~output_o ;

assign outAes[90] = \outAes[90]~output_o ;

assign outAes[91] = \outAes[91]~output_o ;

assign outAes[92] = \outAes[92]~output_o ;

assign outAes[93] = \outAes[93]~output_o ;

assign outAes[94] = \outAes[94]~output_o ;

assign outAes[95] = \outAes[95]~output_o ;

assign outAes[96] = \outAes[96]~output_o ;

assign outAes[97] = \outAes[97]~output_o ;

assign outAes[98] = \outAes[98]~output_o ;

assign outAes[99] = \outAes[99]~output_o ;

assign outAes[100] = \outAes[100]~output_o ;

assign outAes[101] = \outAes[101]~output_o ;

assign outAes[102] = \outAes[102]~output_o ;

assign outAes[103] = \outAes[103]~output_o ;

assign outAes[104] = \outAes[104]~output_o ;

assign outAes[105] = \outAes[105]~output_o ;

assign outAes[106] = \outAes[106]~output_o ;

assign outAes[107] = \outAes[107]~output_o ;

assign outAes[108] = \outAes[108]~output_o ;

assign outAes[109] = \outAes[109]~output_o ;

assign outAes[110] = \outAes[110]~output_o ;

assign outAes[111] = \outAes[111]~output_o ;

assign outAes[112] = \outAes[112]~output_o ;

assign outAes[113] = \outAes[113]~output_o ;

assign outAes[114] = \outAes[114]~output_o ;

assign outAes[115] = \outAes[115]~output_o ;

assign outAes[116] = \outAes[116]~output_o ;

assign outAes[117] = \outAes[117]~output_o ;

assign outAes[118] = \outAes[118]~output_o ;

assign outAes[119] = \outAes[119]~output_o ;

assign outAes[120] = \outAes[120]~output_o ;

assign outAes[121] = \outAes[121]~output_o ;

assign outAes[122] = \outAes[122]~output_o ;

assign outAes[123] = \outAes[123]~output_o ;

assign outAes[124] = \outAes[124]~output_o ;

assign outAes[125] = \outAes[125]~output_o ;

assign outAes[126] = \outAes[126]~output_o ;

assign outAes[127] = \outAes[127]~output_o ;

endmodule
