# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# vsim gui 
# Start time: 01:09:11 on Dec 06,2024
# ** Error (suppressible): (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 01:09:11 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Loading project mesi
# Compile of mesi_isc.sv was successful.
# Compile of mesi_isc_basic_fifo.sv was successful.
# Compile of mesi_isc_breq_fifos.sv was successful.
# Compile of mesi_isc_breq_fifos_cntl.sv was successful.
# Compile of mesi_isc_broad.sv was successful.
# Compile of mesi_isc_broad_cntl.sv was successful.
# Compile of mesi_isc_define.sv was successful.
# Compile of mesi_isc_tb.sv was successful.
# Compile of mesi_isc_tb_cpu.sv was successful.
# Compile of mesi_isc_tb_define.sv was successful.
# 10 compiles, 0 failed with no errors.

do  run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:10:49 on Dec 06,2024
# vlog -reportprogress 300 "+define+DEBUG" mesi_isc_tb.sv 
# -- Compiling module mesi_isc_tb
# 
# Top level modules:
# 	mesi_isc_tb
# End time: 01:10:49 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.mesi_isc_tb -debugDB 
# Start time: 01:10:49 on Dec 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "mesi_isc_tb_cpu(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.mesi_isc_tb(fast)
# Loading work.mesi_isc_pkg(fast)
# Loading work.mesi_isc(fast)
# Loading work.mesi_isc_broad(fast)
# Loading work.mesi_isc_broad_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast)
# Loading work.mesi_isc_breq_fifos(fast)
# Loading work.mesi_isc_breq_fifos_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast__1)
# Loading work.mesi_isc_tb_cpu(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# Watchdog finish
# 
# Statistic
# 
# CPU 3. WR:       165 RD:       304 NOP:       261  
# 
# CPU 2. WR:       152 RD:       324 NOP:       257
# 
# CPU 1. WR:       149 RD:       309 NOP:       228
# 
# CPU 0. WR:        161 RD:       305 NOP:       237
# 
# Total rd and wr accesses:       1869
# 
# ** Note: $finish    : mesi_isc_tb.sv(170)
#    Time: 2000950 ns  Iteration: 1  Instance: /mesi_isc_tb
# 1
# Break in Module mesi_isc_tb at mesi_isc_tb.sv line 170
