(pcb "/Users/shingo/github/Ninja-qPCR/kicad/Ninja-qPCR/batch2/spi_switcher/qPCR-spi_switcher.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.6-0-10_14)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  113030 -77470  100330 -77470  100330 -62230  113030 -62230
            113030 -77470)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm
      (place J1 101600 -63500 front 0 (PN Conn_01x06_Male))
    )
    (component Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm::1
      (place J2 111760 -63500 front 0 (PN Conn_01x06_Male))
    )
    (component "Ninja-qPCR:SN74LVC1G66DBVR"
      (place U1 106680 -72390 front 90 (PN SN74LVC1G04DBVR))
    )
    (component "Ninja-qPCR:SN74LVC2G66DCUR"
      (place U2 106680 -67310 front 0 (PN SN74LVC2G66DCUR))
    )
  )
  (library
    (image Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image "Ninja-qPCR:SN74LVC1G66DBVR"
      (outline (path signal 200  -2310 1050  -2360 963.397  -2460 963.397  -2510 1050  -2460 1136.6
            -2360 1136.6  -2310 1050))
      (outline (path signal 200  -2310 1050  -2360 963.397  -2460 963.397  -2510 1050  -2460 1136.6
            -2360 1136.6  -2310 1050))
      (outline (path signal 127  -330 1450  330 1450))
      (outline (path signal 127  800 335  800 -335))
      (outline (path signal 127  330 -1450  -330 -1450))
      (outline (path signal 127  -800 -1450  -800 1450))
      (outline (path signal 127  800 1450  800 -1450))
      (outline (path signal 127  -800 1450  800 1450))
      (outline (path signal 127  800 -1450  -800 -1450))
      (outline (path signal 50  -2110 1700  2110 1700))
      (outline (path signal 50  2110 1700  2110 -1700))
      (outline (path signal 50  2110 -1700  -2110 -1700))
      (outline (path signal 50  -2110 -1700  -2110 1700))
      (pin Rect[T]Pad_1210x590_um 5 1255 950)
      (pin Rect[T]Pad_1210x590_um 4 1255 -950)
      (pin Rect[T]Pad_1210x590_um 3 -1255 -950)
      (pin Rect[T]Pad_1210x590_um 2 -1255 0)
      (pin Rect[T]Pad_1210x590_um 1 -1255 950)
    )
    (image "Ninja-qPCR:SN74LVC2G66DCUR"
      (outline (path signal 200  -2425 750  -2475 663.397  -2575 663.397  -2625 750  -2575 836.603
            -2475 836.603  -2425 750))
      (outline (path signal 200  -2425 750  -2475 663.397  -2575 663.397  -2625 750  -2575 836.603
            -2475 836.603  -2425 750))
      (outline (path signal 127  -1150 1000  1150 1000))
      (outline (path signal 127  -1150 -1000  1150 -1000))
      (outline (path signal 127  -1150 1205  1150 1205))
      (outline (path signal 127  -1150 -1205  1150 -1205))
      (outline (path signal 127  -1150 1000  -1150 -1000))
      (outline (path signal 127  1150 1000  1150 -1000))
      (outline (path signal 50  -2215 1250  2215 1250))
      (outline (path signal 50  -2215 -1250  2215 -1250))
      (outline (path signal 50  -2215 1250  -2215 -1250))
      (outline (path signal 50  2215 1250  2215 -1250))
      (pin Rect[T]Pad_1120x270_um 8 1405 750)
      (pin Rect[T]Pad_1120x270_um 7 1405 250)
      (pin Rect[T]Pad_1120x270_um 6 1405 -250)
      (pin Rect[T]Pad_1120x270_um 5 1405 -750)
      (pin Rect[T]Pad_1120x270_um 4 -1405 -750)
      (pin Rect[T]Pad_1120x270_um 3 -1405 -250)
      (pin Rect[T]Pad_1120x270_um 2 -1405 250)
      (pin Rect[T]Pad_1120x270_um 1 -1405 750)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_1120x270_um
      (shape (rect F.Cu -560 -135 560 135))
      (attach off)
    )
    (padstack Rect[T]Pad_1210x590_um
      (shape (rect F.Cu -605 -295 605 295))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net SCK
      (pins J1-6 J2-3 J2-6)
    )
    (net MISO
      (pins J1-5 J2-2 J2-5)
    )
    (net MOSI
      (pins J1-4 U2-5 U2-1)
    )
    (net SPI_MOSI_SWITCH
      (pins J1-3 U1-2 U2-7)
    )
    (net VCC
      (pins J1-2 U1-5 U2-8)
    )
    (net GND
      (pins J1-1 U1-3 U2-4)
    )
    (net MOSI1
      (pins J2-1 U2-2)
    )
    (net MOSI2
      (pins J2-4 U2-6)
    )
    (net /INV
      (pins U1-4 U2-3)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1)
    )
    (class kicad_default "" /INV GND MISO MOSI MOSI1 MOSI2 "Net-(U1-Pad1)"
      SCK SPI_MOSI_SWITCH VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
