// Seed: 1444546628
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    input  wand  id_2,
    output wand  id_3,
    output tri   id_4,
    output wor   id_5,
    input  wand  id_6,
    input  tri   id_7,
    input  uwire id_8
);
  assign id_5 = 1;
  wire id_10;
  assign id_1 = id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output wand id_2,
    input wire id_3,
    input tri id_4,
    inout uwire id_5,
    input wire id_6,
    output wor id_7,
    output supply1 id_8
    , id_17,
    input tri0 id_9,
    output wire id_10,
    input tri id_11,
    input tri0 id_12,
    output tri id_13
    , id_18,
    input uwire id_14,
    input wor id_15
);
  initial assign id_7 = 1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_2,
      id_2,
      id_13,
      id_4,
      id_5,
      id_11
  );
endmodule
