; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_add_leaky_relu_leaky_relu_backward_17(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %7 = shl i32 %6, 8, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = shl i32 %8, 1, !dbg !12
  %10 = and i32 %9, 254, !dbg !12
  %11 = or disjoint i32 %7, %10, !dbg !13
  %12 = sext i32 %11 to i64, !dbg !14
  %13 = getelementptr float, ptr addrspace(1) %0, i64 %12, !dbg !14
  %14 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %13, i1 true) #1, !dbg !15
  %15 = extractvalue { i32, i32 } %14, 0, !dbg !15
  %16 = extractvalue { i32, i32 } %14, 1, !dbg !15
  %17 = getelementptr float, ptr addrspace(1) %1, i64 %12, !dbg !16
  %18 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %17, i1 true) #1, !dbg !17
  %19 = extractvalue { i32, i32 } %18, 0, !dbg !17
  %20 = extractvalue { i32, i32 } %18, 1, !dbg !17
  %21 = bitcast i32 %19 to float, !dbg !17
  %22 = bitcast i32 %20 to float, !dbg !17
  %23 = getelementptr float, ptr addrspace(1) %2, i64 %12, !dbg !18
  %24 = getelementptr i1, ptr addrspace(1) %3, i64 %12, !dbg !19
  %25 = insertelement <2 x i32> poison, i32 %15, i64 0, !dbg !15
  %26 = insertelement <2 x i32> %25, i32 %16, i64 1, !dbg !15
  %27 = bitcast <2 x i32> %26 to <2 x float>, !dbg !15
  %28 = fcmp ogt <2 x float> %27, zeroinitializer, !dbg !20
  %29 = fmul <2 x float> %27, splat (float 0x3FC99999A0000000), !dbg !21
  %30 = select <2 x i1> %28, <2 x float> %27, <2 x float> %29, !dbg !22
  %31 = extractelement <2 x float> %30, i64 0, !dbg !23
  %32 = fadd float %31, %21, !dbg !23
  %33 = extractelement <2 x float> %30, i64 1, !dbg !23
  %34 = fadd float %33, %22, !dbg !23
  %35 = fcmp ogt <2 x float> %30, zeroinitializer, !dbg !24
  %36 = bitcast float %32 to i32, !dbg !25
  %37 = bitcast float %34 to i32, !dbg !25
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %36, i32 %37, ptr addrspace(1) %23, i1 true) #1, !dbg !25
  %38 = zext <2 x i1> %35 to <2 x i8>, !dbg !26
  %39 = bitcast <2 x i8> %38 to i16, !dbg !26
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %39, ptr addrspace(1) %24, i1 true) #1, !dbg !26
  ret void, !dbg !27
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c6mhfy3g3nzvb4gmnn3w3a7bwqjrgiudsxx56dnbnrdodyn6yk74.py", directory: "inductor_cache/6m")
!4 = !{ptr @triton_poi_fused_add_leaky_relu_leaky_relu_backward_17, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_leaky_relu_leaky_relu_backward_17, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_leaky_relu_leaky_relu_backward_17", linkageName: "triton_poi_fused_add_leaky_relu_leaky_relu_backward_17", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 30, scope: !7)
!15 = !DILocation(line: 25, column: 35, scope: !7)
!16 = !DILocation(line: 26, column: 30, scope: !7)
!17 = !DILocation(line: 26, column: 35, scope: !7)
!18 = !DILocation(line: 34, column: 25, scope: !7)
!19 = !DILocation(line: 35, column: 25, scope: !7)
!20 = !DILocation(line: 28, column: 18, scope: !7)
!21 = !DILocation(line: 30, column: 18, scope: !7)
!22 = !DILocation(line: 31, column: 32, scope: !7)
!23 = !DILocation(line: 32, column: 18, scope: !7)
!24 = !DILocation(line: 33, column: 18, scope: !7)
!25 = !DILocation(line: 34, column: 36, scope: !7)
!26 = !DILocation(line: 35, column: 36, scope: !7)
!27 = !DILocation(line: 35, column: 4, scope: !7)
