# Reading pref.tcl
# do ADS_project_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/shift_register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:48:27 on Sep 01,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shift_register
# -- Compiling architecture sr of shift_register
# End time: 23:48:27 on Sep 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:48:28 on Sep 01,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Loading package filter_types
# -- Compiling entity PFB
# -- Compiling architecture polyphase_filter_bank of PFB
# End time: 23:48:28 on Sep 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/seven_seg_display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:48:28 on Sep 01,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/seven_seg_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg_display
# -- Compiling architecture display of seven_seg_display
# End time: 23:48:28 on Sep 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/seven_seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:48:28 on Sep 01,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg
# -- Compiling architecture s_seg of seven_seg
# ** Error (suppressible): F:/intelFPGA_lite/ADS_project/src/seven_seg.vhd(12): (vcom-1339) Selected signal assignment choices cover only 16 out of 6561 cases.
# ** Note: F:/intelFPGA_lite/ADS_project/src/seven_seg.vhd(31): VHDL Compiler exiting
# End time: 23:48:28 on Sep 01,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ADS_project_run_msim_rtl_vhdl.do line 11
# F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/seven_seg.vhd}"
vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:48:52 on Sep 01,2021
# vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PFB2
# ** Error: F:/intelFPGA_lite/ADS_project/src/PFB2.vhd(23): (vcom-1441) ARRAY ELEMENT CONSTRAINT is not defined for this version of the language.
# ** Error: F:/intelFPGA_lite/ADS_project/src/PFB2.vhd(24): (vcom-1441) ARRAY ELEMENT CONSTRAINT is not defined for this version of the language.
# ** Error: F:/intelFPGA_lite/ADS_project/src/PFB2.vhd(26): (vcom-1441) ARRAY ELEMENT CONSTRAINT is not defined for this version of the language.
# ** Note: F:/intelFPGA_lite/ADS_project/src/PFB2.vhd(28): VHDL Compiler exiting
# End time: 23:48:52 on Sep 01,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:48:53 on Sep 01,2021
# vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PFB2
# ** Error: F:/intelFPGA_lite/ADS_project/src/PFB2.vhd(23): (vcom-1441) ARRAY ELEMENT CONSTRAINT is not defined for this version of the language.
# ** Error: F:/intelFPGA_lite/ADS_project/src/PFB2.vhd(24): (vcom-1441) ARRAY ELEMENT CONSTRAINT is not defined for this version of the language.
# ** Error: F:/intelFPGA_lite/ADS_project/src/PFB2.vhd(26): (vcom-1441) ARRAY ELEMENT CONSTRAINT is not defined for this version of the language.
# ** Note: F:/intelFPGA_lite/ADS_project/src/PFB2.vhd(28): VHDL Compiler exiting
# End time: 23:48:53 on Sep 01,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Modified modelsim.ini
vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:11 on Sep 01,2021
# vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PFB2
# -- Compiling architecture polyphase_filter_bank of PFB2
# End time: 23:49:11 on Sep 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:18 on Sep 01,2021
# vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PFB2
# -- Compiling architecture polyphase_filter_bank of PFB2
# End time: 23:49:18 on Sep 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:18 on Sep 01,2021
# vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PFB2
# -- Compiling architecture polyphase_filter_bank of PFB2
# End time: 23:49:19 on Sep 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:19 on Sep 01,2021
# vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PFB2
# -- Compiling architecture polyphase_filter_bank of PFB2
# End time: 23:49:19 on Sep 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/test/PFB2_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:32 on Sep 01,2021
# vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/test/PFB2_tb.vhd 
# -- Loading package STANDARD
# -- Loading package ENV
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package test_types
# -- Loading package std_logic_textio
# -- Loading package test_types
# -- Compiling entity PFB2_tb
# -- Compiling architecture pfb2_test of PFB2_tb
# End time: 23:49:32 on Sep 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:21 on Sep 01,2021
# vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PFB2
# -- Compiling architecture polyphase_filter_bank of PFB2
# End time: 23:52:21 on Sep 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work F:/intelFPGA_lite/ADS_project/test/PFB2_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:24 on Sep 01,2021
# vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/test/PFB2_tb.vhd 
# -- Loading package STANDARD
# -- Loading package ENV
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package test_types
# -- Compiling entity PFB2_tb
# -- Compiling architecture pfb2_test of PFB2_tb
# End time: 23:52:24 on Sep 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pfb2_tb
# vsim work.pfb2_tb 
# Start time: 23:52:27 on Sep 01,2021
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types
# Loading work.test_types
# Loading work.pfb2_tb(pfb2_test)
# Loading work.pfb2(polyphase_filter_bank)
# ** Warning: (vsim-3473) Component instance "sum : sumArr" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pfb2_tb/sum File: F:/intelFPGA_lite/ADS_project/src/PFB2.vhd
add wave -position end  sim:/pfb2_tb/clk
add wave -position end  sim:/pfb2_tb/dataWidth
add wave -position end  sim:/pfb2_tb/h_n
add wave -position end  sim:/pfb2_tb/numTests
add wave -position end  sim:/pfb2_tb/phaseCount
add wave -position end  sim:/pfb2_tb/tapCount
add wave -position end  sim:/pfb2_tb/test_h
add wave -position end  sim:/pfb2_tb/test_x
add wave -position end  sim:/pfb2_tb/x_n
add wave -position end  sim:/pfb2_tb/y_k
run
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 1 ns  Iteration: 0  Instance: /pfb2_tb
# Break in Process p_main_test at F:/intelFPGA_lite/ADS_project/test/PFB2_tb.vhd line 158
vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/test/PFB_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:07 on Sep 01,2021
# vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/test/PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package ENV
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package test_types
# -- Loading package std_logic_textio
# -- Loading package test_types
# -- Compiling entity PFB_tb
# -- Compiling architecture pfb_test of PFB_tb
# End time: 23:54:07 on Sep 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pfb_tb
# End time: 23:54:12 on Sep 01,2021, Elapsed time: 0:01:45
# Errors: 0, Warnings: 1
# vsim work.pfb_tb 
# Start time: 23:54:12 on Sep 01,2021
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types
# Loading work.test_types
# Loading work.pfb_tb(pfb_test)
# Loading work.pfb(polyphase_filter_bank)
# ** Warning: (vsim-3473) Component instance "sum : sumArr" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /pfb_tb/sum/gen_filter(0) File: F:/intelFPGA_lite/ADS_project/src/PFB.vhd
# ** Warning: (vsim-3473) Component instance "sum : sumArr" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /pfb_tb/sum/gen_filter(1) File: F:/intelFPGA_lite/ADS_project/src/PFB.vhd
# ** Warning: (vsim-3473) Component instance "sum : sumArr" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /pfb_tb/sum/gen_filter(2) File: F:/intelFPGA_lite/ADS_project/src/PFB.vhd
add wave -position end  sim:/pfb_tb/dataWidth
add wave -position end  sim:/pfb_tb/h_n
add wave -position end  sim:/pfb_tb/numTests
add wave -position end  sim:/pfb_tb/phaseCount
add wave -position end  sim:/pfb_tb/tapCount
add wave -position end  sim:/pfb_tb/test_h
add wave -position end  sim:/pfb_tb/test_x
add wave -position end  sim:/pfb_tb/x_n
add wave -position end  sim:/pfb_tb/y_k
run
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 10 ps  Iteration: 0  Instance: /pfb_tb
# ** Failure: 
# FAIL!
# Unexpected output value
# ----------------
#    Time: 10 ps  Iteration: 0  Process: /pfb_tb/p_main_test File: F:/intelFPGA_lite/ADS_project/test/PFB_tb.vhd
# Break in ForLoop loop at F:/intelFPGA_lite/ADS_project/test/PFB_tb.vhd line 122
vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:02 on Sep 01,2021
# vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/src/PFB2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PFB2
# -- Compiling architecture polyphase_filter_bank of PFB2
# End time: 23:55:03 on Sep 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work F:/intelFPGA_lite/ADS_project/test/PFB2_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:07 on Sep 01,2021
# vcom -reportprogress 300 -work work F:/intelFPGA_lite/ADS_project/test/PFB2_tb.vhd 
# -- Loading package STANDARD
# -- Loading package ENV
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package test_types
# -- Compiling entity PFB2_tb
# -- Compiling architecture pfb2_test of PFB2_tb
# End time: 23:55:07 on Sep 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pfb2_tb
# End time: 23:55:13 on Sep 01,2021, Elapsed time: 0:01:01
# Errors: 1, Warnings: 4
# vsim work.pfb2_tb 
# Start time: 23:55:13 on Sep 01,2021
# Loading std.standard
# Loading std.env(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types
# Loading work.test_types
# Loading work.pfb2_tb(pfb2_test)
# Loading work.pfb2(polyphase_filter_bank)
# ** Warning: (vsim-3473) Component instance "sum : sumArr" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pfb2_tb/sum File: F:/intelFPGA_lite/ADS_project/src/PFB2.vhd
add wave -position end  sim:/pfb2_tb/clk
add wave -position end  sim:/pfb2_tb/dataWidth
add wave -position end  sim:/pfb2_tb/h_n
add wave -position end  sim:/pfb2_tb/numTests
add wave -position end  sim:/pfb2_tb/phaseCount
add wave -position end  sim:/pfb2_tb/tapCount
add wave -position end  sim:/pfb2_tb/test_h
add wave -position end  sim:/pfb2_tb/test_x
add wave -position end  sim:/pfb2_tb/x_n
add wave -position end  sim:/pfb2_tb/y_k
run
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 1 ns  Iteration: 0  Instance: /pfb2_tb
# Break in Process p_main_test at F:/intelFPGA_lite/ADS_project/test/PFB2_tb.vhd line 158
# End time: 00:07:45 on Sep 02,2021, Elapsed time: 0:12:32
# Errors: 0, Warnings: 1
