<stg><name>clefia_Pipeline_ClefiaGfn4_label373</name>


<trans_list>

<trans id="378" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx38_i102 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx38_i102"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r_assign_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_assign_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 11, i4 %r_assign_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %idx38_i102

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %while.body.i.i107

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
while.body.i.i107:0 %idx38_i102_load = load i7 %idx38_i102

]]></Node>
<StgValue><ssdm name="idx38_i102_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:16 %fin_4_addr_14 = getelementptr i8 %fin_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="fin_4_addr_14"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:17 %fin_4_addr_15 = getelementptr i8 %fin_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fin_4_addr_15"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="7">
<![CDATA[
while.body.i.i107:18 %idx38_i102_cast = zext i7 %idx38_i102_load

]]></Node>
<StgValue><ssdm name="idx38_i102_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:22 %con128_addr = getelementptr i8 %con128, i64 0, i64 %idx38_i102_cast

]]></Node>
<StgValue><ssdm name="con128_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:23 %fin_4_load = load i4 %fin_4_addr_15

]]></Node>
<StgValue><ssdm name="fin_4_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:24 %con128_load = load i8 %con128_addr

]]></Node>
<StgValue><ssdm name="con128_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:29 %fin_4_load_1 = load i4 %fin_4_addr_14

]]></Node>
<StgValue><ssdm name="fin_4_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:14 %fin_4_addr_12 = getelementptr i8 %fin_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="fin_4_addr_12"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:15 %fin_4_addr_13 = getelementptr i8 %fin_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="fin_4_addr_13"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:23 %fin_4_load = load i4 %fin_4_addr_15

]]></Node>
<StgValue><ssdm name="fin_4_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:24 %con128_load = load i8 %con128_addr

]]></Node>
<StgValue><ssdm name="con128_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:25 %xor_ln124_264 = xor i8 %con128_load, i8 %fin_4_load

]]></Node>
<StgValue><ssdm name="xor_ln124_264"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
while.body.i.i107:26 %or_ln121_58 = or i7 %idx38_i102_load, i7 1

]]></Node>
<StgValue><ssdm name="or_ln121_58"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="7">
<![CDATA[
while.body.i.i107:27 %zext_ln121 = zext i7 %or_ln121_58

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:28 %con128_addr_1 = getelementptr i8 %con128, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="con128_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:29 %fin_4_load_1 = load i4 %fin_4_addr_14

]]></Node>
<StgValue><ssdm name="fin_4_load_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:30 %con128_load_1 = load i8 %con128_addr_1

]]></Node>
<StgValue><ssdm name="con128_load_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:35 %fin_4_load_2 = load i4 %fin_4_addr_13

]]></Node>
<StgValue><ssdm name="fin_4_load_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:41 %fin_4_load_3 = load i4 %fin_4_addr_12

]]></Node>
<StgValue><ssdm name="fin_4_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:8 %fin_4_addr_6 = getelementptr i8 %fin_4, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="fin_4_addr_6"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:9 %fin_4_addr_7 = getelementptr i8 %fin_4, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="fin_4_addr_7"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:30 %con128_load_1 = load i8 %con128_addr_1

]]></Node>
<StgValue><ssdm name="con128_load_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:31 %xor_ln124_265 = xor i8 %con128_load_1, i8 %fin_4_load_1

]]></Node>
<StgValue><ssdm name="xor_ln124_265"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
while.body.i.i107:32 %or_ln121_59 = or i7 %idx38_i102_load, i7 2

]]></Node>
<StgValue><ssdm name="or_ln121_59"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="7">
<![CDATA[
while.body.i.i107:33 %zext_ln121_231 = zext i7 %or_ln121_59

]]></Node>
<StgValue><ssdm name="zext_ln121_231"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:34 %con128_addr_2 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_231

]]></Node>
<StgValue><ssdm name="con128_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:35 %fin_4_load_2 = load i4 %fin_4_addr_13

]]></Node>
<StgValue><ssdm name="fin_4_load_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:36 %con128_load_2 = load i8 %con128_addr_2

]]></Node>
<StgValue><ssdm name="con128_load_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:41 %fin_4_load_3 = load i4 %fin_4_addr_12

]]></Node>
<StgValue><ssdm name="fin_4_load_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i107:44 %zext_ln150 = zext i8 %xor_ln124_264

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:45 %clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="clefia_s0_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:46 %z = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:131 %fin_4_load_8 = load i4 %fin_4_addr_7

]]></Node>
<StgValue><ssdm name="fin_4_load_8"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:137 %fin_4_load_9 = load i4 %fin_4_addr_6

]]></Node>
<StgValue><ssdm name="fin_4_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:6 %fin_4_addr_4 = getelementptr i8 %fin_4, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="fin_4_addr_4"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:7 %fin_4_addr_5 = getelementptr i8 %fin_4, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="fin_4_addr_5"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:36 %con128_load_2 = load i8 %con128_addr_2

]]></Node>
<StgValue><ssdm name="con128_load_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:37 %xor_ln124_266 = xor i8 %con128_load_2, i8 %fin_4_load_2

]]></Node>
<StgValue><ssdm name="xor_ln124_266"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
while.body.i.i107:38 %or_ln121_60 = or i7 %idx38_i102_load, i7 3

]]></Node>
<StgValue><ssdm name="or_ln121_60"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="7">
<![CDATA[
while.body.i.i107:39 %zext_ln121_232 = zext i7 %or_ln121_60

]]></Node>
<StgValue><ssdm name="zext_ln121_232"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:40 %con128_addr_3 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_232

]]></Node>
<StgValue><ssdm name="con128_addr_3"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:42 %con128_load_3 = load i8 %con128_addr_3

]]></Node>
<StgValue><ssdm name="con128_load_3"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:46 %z = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i107:47 %zext_ln151 = zext i8 %xor_ln124_265

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:48 %clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="clefia_s1_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:49 %z_61 = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z_61"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:86 %tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:87 %xor_ln132_122 = xor i8 %z, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_122"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:88 %select_ln131_122 = select i1 %tmp_391, i8 %xor_ln132_122, i8 %z

]]></Node>
<StgValue><ssdm name="select_ln131_122"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:89 %trunc_ln134_161 = trunc i8 %select_ln131_122

]]></Node>
<StgValue><ssdm name="trunc_ln134_161"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:90 %tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_122, i32 7

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:91 %x_assign_72 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_161, i1 %tmp_392

]]></Node>
<StgValue><ssdm name="x_assign_72"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:92 %tmp_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_122, i32 6

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:93 %xor_ln132_123 = xor i8 %x_assign_72, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_123"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:94 %select_ln131_123 = select i1 %tmp_393, i8 %xor_ln132_123, i8 %x_assign_72

]]></Node>
<StgValue><ssdm name="select_ln131_123"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:95 %trunc_ln134_162 = trunc i8 %select_ln131_123

]]></Node>
<StgValue><ssdm name="trunc_ln134_162"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:96 %tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_123, i32 7

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:131 %fin_4_load_8 = load i4 %fin_4_addr_7

]]></Node>
<StgValue><ssdm name="fin_4_load_8"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:137 %fin_4_load_9 = load i4 %fin_4_addr_6

]]></Node>
<StgValue><ssdm name="fin_4_load_9"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:143 %fin_4_load_10 = load i4 %fin_4_addr_5

]]></Node>
<StgValue><ssdm name="fin_4_load_10"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:149 %fin_4_load_11 = load i4 %fin_4_addr_4

]]></Node>
<StgValue><ssdm name="fin_4_load_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i.i107:1 %r_assign_7_load = load i4 %r_assign_7

]]></Node>
<StgValue><ssdm name="r_assign_7_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:12 %fin_4_addr_10 = getelementptr i8 %fin_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="fin_4_addr_10"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:13 %fin_4_addr_11 = getelementptr i8 %fin_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="fin_4_addr_11"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:42 %con128_load_3 = load i8 %con128_addr_3

]]></Node>
<StgValue><ssdm name="con128_load_3"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:43 %xor_ln124_267 = xor i8 %con128_load_3, i8 %fin_4_load_3

]]></Node>
<StgValue><ssdm name="xor_ln124_267"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:49 %z_61 = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z_61"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i107:50 %zext_ln152 = zext i8 %xor_ln124_266

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:51 %clefia_s0_addr_22 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_22"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:52 %z_62 = load i8 %clefia_s0_addr_22

]]></Node>
<StgValue><ssdm name="z_62"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:56 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_61, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:57 %xor_ln132 = xor i8 %z_61, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:58 %select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_61

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:59 %trunc_ln134 = trunc i8 %select_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:60 %tmp_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:61 %x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_382

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:98 %tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:99 %xor_ln132_124 = xor i8 %x_assign_s, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_124"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:100 %select_ln131_124 = select i1 %tmp_395, i8 %xor_ln132_124, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="select_ln131_124"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:101 %trunc_ln134_163 = trunc i8 %select_ln131_124

]]></Node>
<StgValue><ssdm name="trunc_ln134_163"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:102 %tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_124, i32 7

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:104 %fin_4_load_4 = load i4 %fin_4_addr_11

]]></Node>
<StgValue><ssdm name="fin_4_load_4"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:110 %fin_4_load_5 = load i4 %fin_4_addr_10

]]></Node>
<StgValue><ssdm name="fin_4_load_5"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
while.body.i.i107:128 %or_ln195 = or i7 %idx38_i102_load, i7 4

]]></Node>
<StgValue><ssdm name="or_ln195"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="7">
<![CDATA[
while.body.i.i107:129 %zext_ln121_233 = zext i7 %or_ln195

]]></Node>
<StgValue><ssdm name="zext_ln121_233"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:130 %con128_addr_4 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_233

]]></Node>
<StgValue><ssdm name="con128_addr_4"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:132 %con128_load_4 = load i8 %con128_addr_4

]]></Node>
<StgValue><ssdm name="con128_load_4"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:143 %fin_4_load_10 = load i4 %fin_4_addr_5

]]></Node>
<StgValue><ssdm name="fin_4_load_10"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:149 %fin_4_load_11 = load i4 %fin_4_addr_4

]]></Node>
<StgValue><ssdm name="fin_4_load_11"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i.i107:260 %icmp_ln197 = icmp_eq  i4 %r_assign_7_load, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:4 %store_ln117 = store i8 %fin_4_load_8, i4 %fin_4_addr_11

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:5 %store_ln117 = store i8 %fin_4_load_9, i4 %fin_4_addr_10

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:10 %fin_4_addr_8 = getelementptr i8 %fin_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="fin_4_addr_8"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:11 %fin_4_addr_9 = getelementptr i8 %fin_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="fin_4_addr_9"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:52 %z_62 = load i8 %clefia_s0_addr_22

]]></Node>
<StgValue><ssdm name="z_62"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i107:53 %zext_ln153 = zext i8 %xor_ln124_267

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:54 %clefia_s1_addr_22 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_22"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:55 %z_63 = load i8 %clefia_s1_addr_22

]]></Node>
<StgValue><ssdm name="z_63"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:62 %tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_62, i32 7

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:63 %xor_ln132_118 = xor i8 %z_62, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_118"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:64 %select_ln131_118 = select i1 %tmp_383, i8 %xor_ln132_118, i8 %z_62

]]></Node>
<StgValue><ssdm name="select_ln131_118"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:65 %trunc_ln134_157 = trunc i8 %select_ln131_118

]]></Node>
<StgValue><ssdm name="trunc_ln134_157"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:66 %tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_118, i32 7

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:67 %x_assign_70 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_157, i1 %tmp_384

]]></Node>
<StgValue><ssdm name="x_assign_70"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:68 %tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_118, i32 6

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:69 %xor_ln132_119 = xor i8 %x_assign_70, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_119"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:70 %select_ln131_119 = select i1 %tmp_385, i8 %xor_ln132_119, i8 %x_assign_70

]]></Node>
<StgValue><ssdm name="select_ln131_119"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:71 %trunc_ln134_158 = trunc i8 %select_ln131_119

]]></Node>
<StgValue><ssdm name="trunc_ln134_158"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:72 %tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_119, i32 7

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:104 %fin_4_load_4 = load i4 %fin_4_addr_11

]]></Node>
<StgValue><ssdm name="fin_4_load_4"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:110 %fin_4_load_5 = load i4 %fin_4_addr_10

]]></Node>
<StgValue><ssdm name="fin_4_load_5"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:116 %fin_4_load_6 = load i4 %fin_4_addr_9

]]></Node>
<StgValue><ssdm name="fin_4_load_6"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:122 %fin_4_load_7 = load i4 %fin_4_addr_8

]]></Node>
<StgValue><ssdm name="fin_4_load_7"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:132 %con128_load_4 = load i8 %con128_addr_4

]]></Node>
<StgValue><ssdm name="con128_load_4"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:133 %xor_ln124_272 = xor i8 %con128_load_4, i8 %fin_4_load_8

]]></Node>
<StgValue><ssdm name="xor_ln124_272"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
while.body.i.i107:134 %or_ln121_61 = or i7 %idx38_i102_load, i7 5

]]></Node>
<StgValue><ssdm name="or_ln121_61"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="7">
<![CDATA[
while.body.i.i107:135 %zext_ln121_234 = zext i7 %or_ln121_61

]]></Node>
<StgValue><ssdm name="zext_ln121_234"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:136 %con128_addr_5 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_234

]]></Node>
<StgValue><ssdm name="con128_addr_5"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:138 %con128_load_5 = load i8 %con128_addr_5

]]></Node>
<StgValue><ssdm name="con128_load_5"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:6 %store_ln117 = store i8 %fin_4_load_10, i4 %fin_4_addr_9

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:7 %store_ln117 = store i8 %fin_4_load_11, i4 %fin_4_addr_8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:4 %fin_4_addr_2 = getelementptr i8 %fin_4, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="fin_4_addr_2"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:5 %fin_4_addr_3 = getelementptr i8 %fin_4, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="fin_4_addr_3"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:55 %z_63 = load i8 %clefia_s1_addr_22

]]></Node>
<StgValue><ssdm name="z_63"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:73 %or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_158, i1 %tmp_386

]]></Node>
<StgValue><ssdm name="or_ln134_s"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:74 %tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_63, i32 7

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:75 %xor_ln132_120 = xor i8 %z_63, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_120"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:76 %select_ln131_120 = select i1 %tmp_387, i8 %xor_ln132_120, i8 %z_63

]]></Node>
<StgValue><ssdm name="select_ln131_120"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:77 %trunc_ln134_159 = trunc i8 %select_ln131_120

]]></Node>
<StgValue><ssdm name="trunc_ln134_159"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:78 %tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_120, i32 7

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:79 %x_assign_71 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_159, i1 %tmp_388

]]></Node>
<StgValue><ssdm name="x_assign_71"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:80 %tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_120, i32 6

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:81 %xor_ln132_121 = xor i8 %x_assign_71, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_121"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:82 %select_ln131_121 = select i1 %tmp_389, i8 %xor_ln132_121, i8 %x_assign_71

]]></Node>
<StgValue><ssdm name="select_ln131_121"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:83 %trunc_ln134_160 = trunc i8 %select_ln131_121

]]></Node>
<StgValue><ssdm name="trunc_ln134_160"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:84 %tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_121, i32 7

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:85 %or_ln134_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_160, i1 %tmp_390

]]></Node>
<StgValue><ssdm name="or_ln134_46"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:97 %or_ln134_47 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_162, i1 %tmp_394

]]></Node>
<StgValue><ssdm name="or_ln134_47"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:103 %or_ln134_48 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_163, i1 %tmp_396

]]></Node>
<StgValue><ssdm name="or_ln134_48"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:105 %xor_ln124 = xor i8 %fin_4_load_4, i8 %x_assign_71

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:106 %xor_ln124_485 = xor i8 %xor_ln124, i8 %z

]]></Node>
<StgValue><ssdm name="xor_ln124_485"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:107 %xor_ln124_486 = xor i8 %or_ln134_s, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_486"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:108 %xor_ln124_487 = xor i8 %xor_ln124_486, i8 %or_ln134_46

]]></Node>
<StgValue><ssdm name="xor_ln124_487"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:109 %xor_ln124_268 = xor i8 %xor_ln124_487, i8 %xor_ln124_485

]]></Node>
<StgValue><ssdm name="xor_ln124_268"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:111 %xor_ln124_488 = xor i8 %fin_4_load_5, i8 %or_ln134_s

]]></Node>
<StgValue><ssdm name="xor_ln124_488"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:112 %xor_ln124_489 = xor i8 %xor_ln124_488, i8 %z_61

]]></Node>
<StgValue><ssdm name="xor_ln124_489"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:113 %xor_ln124_490 = xor i8 %x_assign_70, i8 %x_assign_72

]]></Node>
<StgValue><ssdm name="xor_ln124_490"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:114 %xor_ln124_491 = xor i8 %xor_ln124_490, i8 %or_ln134_46

]]></Node>
<StgValue><ssdm name="xor_ln124_491"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:115 %xor_ln124_269 = xor i8 %xor_ln124_491, i8 %xor_ln124_489

]]></Node>
<StgValue><ssdm name="xor_ln124_269"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:116 %fin_4_load_6 = load i4 %fin_4_addr_9

]]></Node>
<StgValue><ssdm name="fin_4_load_6"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:117 %xor_ln124_492 = xor i8 %fin_4_load_6, i8 %or_ln134_48

]]></Node>
<StgValue><ssdm name="xor_ln124_492"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:118 %xor_ln124_493 = xor i8 %xor_ln124_492, i8 %z_62

]]></Node>
<StgValue><ssdm name="xor_ln124_493"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:119 %xor_ln124_494 = xor i8 %or_ln134_47, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_494"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:120 %xor_ln124_495 = xor i8 %xor_ln124_494, i8 %x_assign_71

]]></Node>
<StgValue><ssdm name="xor_ln124_495"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:121 %xor_ln124_270 = xor i8 %xor_ln124_495, i8 %xor_ln124_493

]]></Node>
<StgValue><ssdm name="xor_ln124_270"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:122 %fin_4_load_7 = load i4 %fin_4_addr_8

]]></Node>
<StgValue><ssdm name="fin_4_load_7"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:123 %xor_ln124_496 = xor i8 %fin_4_load_7, i8 %or_ln134_48

]]></Node>
<StgValue><ssdm name="xor_ln124_496"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:124 %xor_ln124_497 = xor i8 %xor_ln124_496, i8 %z_63

]]></Node>
<StgValue><ssdm name="xor_ln124_497"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:125 %xor_ln124_498 = xor i8 %x_assign_72, i8 %or_ln134_47

]]></Node>
<StgValue><ssdm name="xor_ln124_498"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:126 %xor_ln124_499 = xor i8 %xor_ln124_498, i8 %x_assign_70

]]></Node>
<StgValue><ssdm name="xor_ln124_499"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:127 %xor_ln124_271 = xor i8 %xor_ln124_499, i8 %xor_ln124_497

]]></Node>
<StgValue><ssdm name="xor_ln124_271"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:138 %con128_load_5 = load i8 %con128_addr_5

]]></Node>
<StgValue><ssdm name="con128_load_5"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:139 %xor_ln124_273 = xor i8 %con128_load_5, i8 %fin_4_load_9

]]></Node>
<StgValue><ssdm name="xor_ln124_273"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
while.body.i.i107:140 %or_ln121_62 = or i7 %idx38_i102_load, i7 6

]]></Node>
<StgValue><ssdm name="or_ln121_62"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="7">
<![CDATA[
while.body.i.i107:141 %zext_ln121_235 = zext i7 %or_ln121_62

]]></Node>
<StgValue><ssdm name="zext_ln121_235"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:142 %con128_addr_6 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_235

]]></Node>
<StgValue><ssdm name="con128_addr_6"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:144 %con128_load_6 = load i8 %con128_addr_6

]]></Node>
<StgValue><ssdm name="con128_load_6"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i107:152 %zext_ln173 = zext i8 %xor_ln124_272

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:153 %clefia_s1_addr_23 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_23"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:154 %z_64 = load i8 %clefia_s1_addr_23

]]></Node>
<StgValue><ssdm name="z_64"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:237 %fin_4_load_12 = load i4 %fin_4_addr_3

]]></Node>
<StgValue><ssdm name="fin_4_load_12"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:243 %fin_4_load_13 = load i4 %fin_4_addr_2

]]></Node>
<StgValue><ssdm name="fin_4_load_13"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:12 %store_ln117 = store i8 %fin_4_load, i4 %fin_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:13 %store_ln117 = store i8 %fin_4_load_1, i4 %fin_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:2 %fin_4_addr = getelementptr i8 %fin_4, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="fin_4_addr"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:3 %fin_4_addr_1 = getelementptr i8 %fin_4, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="fin_4_addr_1"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:144 %con128_load_6 = load i8 %con128_addr_6

]]></Node>
<StgValue><ssdm name="con128_load_6"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:145 %xor_ln124_274 = xor i8 %con128_load_6, i8 %fin_4_load_10

]]></Node>
<StgValue><ssdm name="xor_ln124_274"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
while.body.i.i107:146 %or_ln121_63 = or i7 %idx38_i102_load, i7 7

]]></Node>
<StgValue><ssdm name="or_ln121_63"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="7">
<![CDATA[
while.body.i.i107:147 %zext_ln121_236 = zext i7 %or_ln121_63

]]></Node>
<StgValue><ssdm name="zext_ln121_236"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:148 %con128_addr_7 = getelementptr i8 %con128, i64 0, i64 %zext_ln121_236

]]></Node>
<StgValue><ssdm name="con128_addr_7"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:150 %con128_load_7 = load i8 %con128_addr_7

]]></Node>
<StgValue><ssdm name="con128_load_7"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:154 %z_64 = load i8 %clefia_s1_addr_23

]]></Node>
<StgValue><ssdm name="z_64"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i107:155 %zext_ln174 = zext i8 %xor_ln124_273

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:156 %clefia_s0_addr_23 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_23"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:157 %z_65 = load i8 %clefia_s0_addr_23

]]></Node>
<StgValue><ssdm name="z_65"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:206 %tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_64, i32 7

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:207 %xor_ln132_132 = xor i8 %z_64, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_132"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:208 %select_ln131_132 = select i1 %tmp_411, i8 %xor_ln132_132, i8 %z_64

]]></Node>
<StgValue><ssdm name="select_ln131_132"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:209 %trunc_ln134_171 = trunc i8 %select_ln131_132

]]></Node>
<StgValue><ssdm name="trunc_ln134_171"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:210 %tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_132, i32 7

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:211 %x_assign_78 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_171, i1 %tmp_412

]]></Node>
<StgValue><ssdm name="x_assign_78"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:212 %tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_132, i32 6

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:213 %xor_ln132_133 = xor i8 %x_assign_78, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_133"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:214 %select_ln131_133 = select i1 %tmp_413, i8 %xor_ln132_133, i8 %x_assign_78

]]></Node>
<StgValue><ssdm name="select_ln131_133"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:215 %trunc_ln134_172 = trunc i8 %select_ln131_133

]]></Node>
<StgValue><ssdm name="trunc_ln134_172"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:216 %tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_133, i32 7

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:217 %x_assign_79 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_172, i1 %tmp_414

]]></Node>
<StgValue><ssdm name="x_assign_79"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:218 %tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_133, i32 6

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:219 %xor_ln132_134 = xor i8 %x_assign_79, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_134"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:220 %select_ln131_134 = select i1 %tmp_415, i8 %xor_ln132_134, i8 %x_assign_79

]]></Node>
<StgValue><ssdm name="select_ln131_134"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:221 %trunc_ln134_173 = trunc i8 %select_ln131_134

]]></Node>
<StgValue><ssdm name="trunc_ln134_173"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:222 %tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_134, i32 7

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:237 %fin_4_load_12 = load i4 %fin_4_addr_3

]]></Node>
<StgValue><ssdm name="fin_4_load_12"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:243 %fin_4_load_13 = load i4 %fin_4_addr_2

]]></Node>
<StgValue><ssdm name="fin_4_load_13"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:249 %fin_4_load_14 = load i4 %fin_4_addr_1

]]></Node>
<StgValue><ssdm name="fin_4_load_14"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:254 %fin_4_load_15 = load i4 %fin_4_addr

]]></Node>
<StgValue><ssdm name="fin_4_load_15"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:14 %store_ln117 = store i8 %fin_4_load_2, i4 %fin_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:15 %store_ln117 = store i8 %fin_4_load_3, i4 %fin_4_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="231" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:150 %con128_load_7 = load i8 %con128_addr_7

]]></Node>
<StgValue><ssdm name="con128_load_7"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:151 %xor_ln124_275 = xor i8 %con128_load_7, i8 %fin_4_load_11

]]></Node>
<StgValue><ssdm name="xor_ln124_275"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:157 %z_65 = load i8 %clefia_s0_addr_23

]]></Node>
<StgValue><ssdm name="z_65"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i107:158 %zext_ln175 = zext i8 %xor_ln124_274

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:159 %clefia_s1_addr_24 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_24"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:160 %z_66 = load i8 %clefia_s1_addr_24

]]></Node>
<StgValue><ssdm name="z_66"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:164 %tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_65, i32 7

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:165 %xor_ln132_125 = xor i8 %z_65, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_125"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:166 %select_ln131_125 = select i1 %tmp_397, i8 %xor_ln132_125, i8 %z_65

]]></Node>
<StgValue><ssdm name="select_ln131_125"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:167 %trunc_ln134_164 = trunc i8 %select_ln131_125

]]></Node>
<StgValue><ssdm name="trunc_ln134_164"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:168 %tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_125, i32 7

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:169 %x_assign_73 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_164, i1 %tmp_398

]]></Node>
<StgValue><ssdm name="x_assign_73"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:170 %tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_125, i32 6

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:171 %xor_ln132_126 = xor i8 %x_assign_73, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_126"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:172 %select_ln131_126 = select i1 %tmp_399, i8 %xor_ln132_126, i8 %x_assign_73

]]></Node>
<StgValue><ssdm name="select_ln131_126"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:173 %trunc_ln134_165 = trunc i8 %select_ln131_126

]]></Node>
<StgValue><ssdm name="trunc_ln134_165"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:174 %tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_126, i32 7

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:175 %x_assign_74 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_165, i1 %tmp_400

]]></Node>
<StgValue><ssdm name="x_assign_74"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:176 %tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_126, i32 6

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:177 %xor_ln132_127 = xor i8 %x_assign_74, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_127"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:178 %select_ln131_127 = select i1 %tmp_401, i8 %xor_ln132_127, i8 %x_assign_74

]]></Node>
<StgValue><ssdm name="select_ln131_127"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:179 %trunc_ln134_166 = trunc i8 %select_ln131_127

]]></Node>
<StgValue><ssdm name="trunc_ln134_166"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:180 %tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_127, i32 7

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:236 %xor_ln180 = xor i8 %x_assign_73, i8 %x_assign_78

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:249 %fin_4_load_14 = load i4 %fin_4_addr_1

]]></Node>
<StgValue><ssdm name="fin_4_load_14"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="4">
<![CDATA[
while.body.i.i107:254 %fin_4_load_15 = load i4 %fin_4_addr

]]></Node>
<StgValue><ssdm name="fin_4_load_15"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:0 %store_ln117 = store i8 %xor_ln124_268, i4 %fin_4_addr_15

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:1 %store_ln117 = store i8 %xor_ln124_269, i4 %fin_4_addr_14

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="259" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:160 %z_66 = load i8 %clefia_s1_addr_24

]]></Node>
<StgValue><ssdm name="z_66"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="8">
<![CDATA[
while.body.i.i107:161 %zext_ln176 = zext i8 %xor_ln124_275

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i107:162 %clefia_s0_addr_24 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_24"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:163 %z_67 = load i8 %clefia_s0_addr_24

]]></Node>
<StgValue><ssdm name="z_67"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:182 %tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_66, i32 7

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:183 %xor_ln132_128 = xor i8 %z_66, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_128"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:184 %select_ln131_128 = select i1 %tmp_403, i8 %xor_ln132_128, i8 %z_66

]]></Node>
<StgValue><ssdm name="select_ln131_128"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:185 %trunc_ln134_167 = trunc i8 %select_ln131_128

]]></Node>
<StgValue><ssdm name="trunc_ln134_167"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:186 %tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_128, i32 7

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:187 %x_assign_75 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_167, i1 %tmp_404

]]></Node>
<StgValue><ssdm name="x_assign_75"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:224 %tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_128, i32 6

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:225 %xor_ln132_135 = xor i8 %x_assign_75, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_135"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:226 %select_ln131_135 = select i1 %tmp_417, i8 %xor_ln132_135, i8 %x_assign_75

]]></Node>
<StgValue><ssdm name="select_ln131_135"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:227 %trunc_ln134_174 = trunc i8 %select_ln131_135

]]></Node>
<StgValue><ssdm name="trunc_ln134_174"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:228 %tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_135, i32 7

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:229 %x_assign_80 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_174, i1 %tmp_418

]]></Node>
<StgValue><ssdm name="x_assign_80"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:230 %tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_135, i32 6

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:231 %xor_ln132_136 = xor i8 %x_assign_80, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_136"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:232 %select_ln131_136 = select i1 %tmp_419, i8 %xor_ln132_136, i8 %x_assign_80

]]></Node>
<StgValue><ssdm name="select_ln131_136"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:233 %trunc_ln134_175 = trunc i8 %select_ln131_136

]]></Node>
<StgValue><ssdm name="trunc_ln134_175"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:234 %tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_136, i32 7

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:2 %store_ln117 = store i8 %xor_ln124_270, i4 %fin_4_addr_13

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:3 %store_ln117 = store i8 %xor_ln124_271, i4 %fin_4_addr_12

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="282" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8">
<![CDATA[
while.body.i.i107:163 %z_67 = load i8 %clefia_s0_addr_24

]]></Node>
<StgValue><ssdm name="z_67"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:188 %tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_67, i32 7

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:189 %xor_ln132_129 = xor i8 %z_67, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_129"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:190 %select_ln131_129 = select i1 %tmp_405, i8 %xor_ln132_129, i8 %z_67

]]></Node>
<StgValue><ssdm name="select_ln131_129"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:191 %trunc_ln134_168 = trunc i8 %select_ln131_129

]]></Node>
<StgValue><ssdm name="trunc_ln134_168"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:192 %tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_129, i32 7

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:193 %x_assign_76 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_168, i1 %tmp_406

]]></Node>
<StgValue><ssdm name="x_assign_76"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:194 %tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_129, i32 6

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:195 %xor_ln132_130 = xor i8 %x_assign_76, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_130"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:196 %select_ln131_130 = select i1 %tmp_407, i8 %xor_ln132_130, i8 %x_assign_76

]]></Node>
<StgValue><ssdm name="select_ln131_130"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:197 %trunc_ln134_169 = trunc i8 %select_ln131_130

]]></Node>
<StgValue><ssdm name="trunc_ln134_169"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:198 %tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_130, i32 7

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:199 %x_assign_77 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_169, i1 %tmp_408

]]></Node>
<StgValue><ssdm name="x_assign_77"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:200 %tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_130, i32 6

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:201 %xor_ln132_131 = xor i8 %x_assign_77, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_131"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i.i107:202 %select_ln131_131 = select i1 %tmp_409, i8 %xor_ln132_131, i8 %x_assign_77

]]></Node>
<StgValue><ssdm name="select_ln131_131"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="8">
<![CDATA[
while.body.i.i107:203 %trunc_ln134_170 = trunc i8 %select_ln131_131

]]></Node>
<StgValue><ssdm name="trunc_ln134_170"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i.i107:204 %tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_131, i32 7

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:223 %or_ln134_51 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_173, i1 %tmp_416

]]></Node>
<StgValue><ssdm name="or_ln134_51"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:235 %or_ln134_52 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_175, i1 %tmp_420

]]></Node>
<StgValue><ssdm name="or_ln134_52"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:244 %xor_ln124_504 = xor i8 %fin_4_load_13, i8 %x_assign_76

]]></Node>
<StgValue><ssdm name="xor_ln124_504"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:245 %xor_ln124_505 = xor i8 %xor_ln124_504, i8 %z_65

]]></Node>
<StgValue><ssdm name="xor_ln124_505"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:246 %xor_ln124_506 = xor i8 %or_ln134_51, i8 %x_assign_75

]]></Node>
<StgValue><ssdm name="xor_ln124_506"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:247 %xor_ln124_507 = xor i8 %xor_ln124_506, i8 %or_ln134_52

]]></Node>
<StgValue><ssdm name="xor_ln124_507"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:248 %xor_ln124_277 = xor i8 %xor_ln124_507, i8 %xor_ln124_505

]]></Node>
<StgValue><ssdm name="xor_ln124_277"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:255 %xor_ln124_511 = xor i8 %z_67, i8 %fin_4_load_15

]]></Node>
<StgValue><ssdm name="xor_ln124_511"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:256 %xor_ln124_512 = xor i8 %or_ln134_52, i8 %xor_ln180

]]></Node>
<StgValue><ssdm name="xor_ln124_512"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:257 %xor_ln124_513 = xor i8 %xor_ln124_512, i8 %or_ln134_51

]]></Node>
<StgValue><ssdm name="xor_ln124_513"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:258 %xor_ln124_279 = xor i8 %xor_ln124_513, i8 %xor_ln124_511

]]></Node>
<StgValue><ssdm name="xor_ln124_279"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:11 %store_ln117 = store i8 %xor_ln124_279, i4 %fin_4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i.i107:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.i107:20 %specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln188"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i.i107:21 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:181 %or_ln134_49 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_166, i1 %tmp_402

]]></Node>
<StgValue><ssdm name="or_ln134_49"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i.i107:205 %or_ln134_50 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_170, i1 %tmp_410

]]></Node>
<StgValue><ssdm name="or_ln134_50"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:238 %xor_ln124_500 = xor i8 %fin_4_load_12, i8 %x_assign_76

]]></Node>
<StgValue><ssdm name="xor_ln124_500"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:239 %xor_ln124_501 = xor i8 %xor_ln124_500, i8 %z_64

]]></Node>
<StgValue><ssdm name="xor_ln124_501"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:240 %xor_ln124_502 = xor i8 %or_ln134_49, i8 %x_assign_75

]]></Node>
<StgValue><ssdm name="xor_ln124_502"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:241 %xor_ln124_503 = xor i8 %xor_ln124_502, i8 %or_ln134_50

]]></Node>
<StgValue><ssdm name="xor_ln124_503"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:242 %xor_ln124_276 = xor i8 %xor_ln124_503, i8 %xor_ln124_501

]]></Node>
<StgValue><ssdm name="xor_ln124_276"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:250 %xor_ln124_508 = xor i8 %z_66, i8 %fin_4_load_14

]]></Node>
<StgValue><ssdm name="xor_ln124_508"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:251 %xor_ln124_509 = xor i8 %or_ln134_50, i8 %xor_ln180

]]></Node>
<StgValue><ssdm name="xor_ln124_509"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:252 %xor_ln124_510 = xor i8 %xor_ln124_509, i8 %or_ln134_49

]]></Node>
<StgValue><ssdm name="xor_ln124_510"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i.i107:253 %xor_ln124_278 = xor i8 %xor_ln124_510, i8 %xor_ln124_508

]]></Node>
<StgValue><ssdm name="xor_ln124_278"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
while.body.i.i107:259 %add_ln196 = add i7 %idx38_i102_load, i7 8

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.i107:261 %br_ln197 = br i1 %icmp_ln197, void %while.body.i20.i.i113.0, void %if.end.i.i123

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:8 %store_ln117 = store i8 %xor_ln124_276, i4 %fin_4_addr_7

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:9 %store_ln117 = store i8 %xor_ln124_277, i4 %fin_4_addr_6

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="330" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i20.i.i113.0:10 %store_ln117 = store i8 %xor_ln124_278, i4 %fin_4_addr_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
while.body.i20.i.i113.0:16 %br_ln0 = br void %if.end.i.i123

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end.i.i123:0 %add_ln193 = add i4 %r_assign_7_load, i4 15

]]></Node>
<StgValue><ssdm name="add_ln193"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i123:1 %br_ln193 = br i1 %icmp_ln197, void %if.end.i.i123.while.body.i.i107_crit_edge, void %while.body.i38.i.i130.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i123.while.body.i.i107_crit_edge:0 %store_ln193 = store i4 %add_ln193, i4 %r_assign_7

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i123.while.body.i.i107_crit_edge:1 %store_ln193 = store i7 %add_ln196, i7 %idx38_i102

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.i123.while.body.i.i107_crit_edge:2 %br_ln193 = br void %while.body.i.i107

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:0 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_4_load_out, i8 %fin_4_load

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:1 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_4_load_1_out, i8 %fin_4_load_1

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:2 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_4_load_2_out, i8 %fin_4_load_2

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:3 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_4_load_3_out, i8 %fin_4_load_3

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:4 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_268_out, i8 %xor_ln124_268

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:5 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_269_out, i8 %xor_ln124_269

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:6 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_270_out, i8 %xor_ln124_270

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:7 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_271_out, i8 %xor_ln124_271

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:8 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_4_load_8_out, i8 %fin_4_load_8

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:9 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_4_load_9_out, i8 %fin_4_load_9

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:10 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_4_load_10_out, i8 %fin_4_load_10

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:11 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_4_load_11_out, i8 %fin_4_load_11

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:12 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_276_out, i8 %xor_ln124_276

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:13 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_277_out, i8 %xor_ln124_277

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:14 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_278_out, i8 %xor_ln124_278

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:15 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_279_out, i8 %xor_ln124_279

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0">
<![CDATA[
while.body.i38.i.i130.preheader.exitStub:16 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
