{
  "module_name": "gaudi_masks.h",
  "hash_id": "0fabb1c20c6ffdf097998dce6a46bff4fbdb70399602e26dae488cab6ef43438",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/gaudi_masks.h",
  "human_readable_source": " \n\n#ifndef GAUDI_MASKS_H_\n#define GAUDI_MASKS_H_\n\n#include \"asic_reg/gaudi_regs.h\"\n\n \n#define PCI_DMA_QMAN_ENABLE\t\t(\\\n\t(FIELD_PREP(DMA0_QM_GLBL_CFG0_PQF_EN_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_CFG0_CQF_EN_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_CFG0_CP_EN_MASK, 0xF)))\n\n#define QMAN_EXTERNAL_MAKE_TRUSTED\t(\\\n\t(FIELD_PREP(DMA0_QM_GLBL_PROT_PQF_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_PROT_CQF_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_PROT_CP_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_PROT_ERR_MASK, 0x1)))\n\n#define QMAN_INTERNAL_MAKE_TRUSTED\t(\\\n\t(FIELD_PREP(DMA0_QM_GLBL_PROT_PQF_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_PROT_ERR_MASK, 0x1)))\n\n#define HBM_DMA_QMAN_ENABLE\t\t(\\\n\t(FIELD_PREP(DMA0_QM_GLBL_CFG0_PQF_EN_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_CFG0_CQF_EN_MASK, 0x1F)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_CFG0_CP_EN_MASK, 0x1F)))\n\n#define QMAN_MME_ENABLE\t\t(\\\n\t(FIELD_PREP(MME0_QM_GLBL_CFG0_PQF_EN_MASK, 0xF)) | \\\n\t(FIELD_PREP(MME0_QM_GLBL_CFG0_CQF_EN_MASK, 0x1F)) | \\\n\t(FIELD_PREP(MME0_QM_GLBL_CFG0_CP_EN_MASK, 0x1F)))\n\n#define QMAN_TPC_ENABLE\t\t(\\\n\t(FIELD_PREP(TPC0_QM_GLBL_CFG0_PQF_EN_MASK, 0xF)) | \\\n\t(FIELD_PREP(TPC0_QM_GLBL_CFG0_CQF_EN_MASK, 0x1F)) | \\\n\t(FIELD_PREP(TPC0_QM_GLBL_CFG0_CP_EN_MASK, 0x1F)))\n\n#define NIC_QMAN_ENABLE\t\t(\\\n\t(FIELD_PREP(NIC0_QM0_GLBL_CFG0_PQF_EN_MASK, 0xF)) | \\\n\t(FIELD_PREP(NIC0_QM0_GLBL_CFG0_CQF_EN_MASK, 0xF)) | \\\n\t(FIELD_PREP(NIC0_QM0_GLBL_CFG0_CP_EN_MASK, 0xF)))\n\n#define QMAN_UPPER_CP_CGM_PWR_GATE_EN\t(\\\n\t(FIELD_PREP(DMA0_QM_CGM_CFG_IDLE_TH_MASK, 0x20)) | \\\n\t(FIELD_PREP(DMA0_QM_CGM_CFG_G2F_TH_MASK, 0xA)) | \\\n\t(FIELD_PREP(DMA0_QM_CGM_CFG_CP_IDLE_MASK_MASK, 0x10)) | \\\n\t(FIELD_PREP(DMA0_QM_CGM_CFG_EN_MASK, 0x1)))\n\n#define QMAN_COMMON_CP_CGM_PWR_GATE_EN\t(\\\n\t(FIELD_PREP(DMA0_QM_CGM_CFG_IDLE_TH_MASK, 0x20)) | \\\n\t(FIELD_PREP(DMA0_QM_CGM_CFG_G2F_TH_MASK, 0xA)) | \\\n\t(FIELD_PREP(DMA0_QM_CGM_CFG_CP_IDLE_MASK_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_CGM_CFG_EN_MASK, 0x1)))\n\n#define PCI_DMA_QMAN_GLBL_ERR_CFG_MSG_EN_MASK\t(\\\n\t(FIELD_PREP(DMA0_QM_GLBL_ERR_CFG_PQF_ERR_MSG_EN_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_ERR_CFG_CQF_ERR_MSG_EN_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_ERR_CFG_CP_ERR_MSG_EN_MASK, 0xF)))\n\n#define PCI_DMA_QMAN_GLBL_ERR_CFG_STOP_ON_ERR_EN_MASK\t(\\\n\t(FIELD_PREP(DMA0_QM_GLBL_ERR_CFG_PQF_STOP_ON_ERR_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_ERR_CFG_CQF_STOP_ON_ERR_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_ERR_CFG_CP_STOP_ON_ERR_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_ERR_CFG_ARB_STOP_ON_ERR_MASK, 0x1)))\n\n#define HBM_DMA_QMAN_GLBL_ERR_CFG_MSG_EN_MASK\t(\\\n\t(FIELD_PREP(DMA0_QM_GLBL_ERR_CFG_PQF_ERR_MSG_EN_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_ERR_CFG_CQF_ERR_MSG_EN_MASK, 0x1F)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_ERR_CFG_CP_ERR_MSG_EN_MASK, 0x1F)))\n\n#define HBM_DMA_QMAN_GLBL_ERR_CFG_STOP_ON_ERR_EN_MASK\t(\\\n\t(FIELD_PREP(DMA0_QM_GLBL_ERR_CFG_PQF_STOP_ON_ERR_MASK, 0xF)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_ERR_CFG_CQF_STOP_ON_ERR_MASK, 0x1F)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_ERR_CFG_CP_STOP_ON_ERR_MASK, 0x1F)) | \\\n\t(FIELD_PREP(DMA0_QM_GLBL_ERR_CFG_ARB_STOP_ON_ERR_MASK, 0x1)))\n\n#define TPC_QMAN_GLBL_ERR_CFG_MSG_EN_MASK\t(\\\n\t(FIELD_PREP(TPC0_QM_GLBL_ERR_CFG_PQF_ERR_MSG_EN_MASK, 0xF)) | \\\n\t(FIELD_PREP(TPC0_QM_GLBL_ERR_CFG_CQF_ERR_MSG_EN_MASK, 0x1F)) | \\\n\t(FIELD_PREP(TPC0_QM_GLBL_ERR_CFG_CP_ERR_MSG_EN_MASK, 0x1F)))\n\n#define TPC_QMAN_GLBL_ERR_CFG_STOP_ON_ERR_EN_MASK\t(\\\n\t(FIELD_PREP(TPC0_QM_GLBL_ERR_CFG_PQF_STOP_ON_ERR_MASK, 0xF)) | \\\n\t(FIELD_PREP(TPC0_QM_GLBL_ERR_CFG_CQF_STOP_ON_ERR_MASK, 0x1F)) | \\\n\t(FIELD_PREP(TPC0_QM_GLBL_ERR_CFG_CP_STOP_ON_ERR_MASK, 0x1F)) | \\\n\t(FIELD_PREP(TPC0_QM_GLBL_ERR_CFG_ARB_STOP_ON_ERR_MASK, 0x1)))\n\n#define MME_QMAN_GLBL_ERR_CFG_MSG_EN_MASK\t(\\\n\t(FIELD_PREP(MME0_QM_GLBL_ERR_CFG_PQF_ERR_MSG_EN_MASK, 0xF)) | \\\n\t(FIELD_PREP(MME0_QM_GLBL_ERR_CFG_CQF_ERR_MSG_EN_MASK, 0x1F)) | \\\n\t(FIELD_PREP(MME0_QM_GLBL_ERR_CFG_CP_ERR_MSG_EN_MASK, 0x1F)))\n\n#define MME_QMAN_GLBL_ERR_CFG_STOP_ON_ERR_EN_MASK\t(\\\n\t(FIELD_PREP(MME0_QM_GLBL_ERR_CFG_PQF_STOP_ON_ERR_MASK, 0xF)) | \\\n\t(FIELD_PREP(MME0_QM_GLBL_ERR_CFG_CQF_STOP_ON_ERR_MASK, 0x1F)) | \\\n\t(FIELD_PREP(MME0_QM_GLBL_ERR_CFG_CP_STOP_ON_ERR_MASK, 0x1F)) | \\\n\t(FIELD_PREP(MME0_QM_GLBL_ERR_CFG_ARB_STOP_ON_ERR_MASK, 0x1)))\n\n#define NIC_QMAN_GLBL_ERR_CFG_MSG_EN_MASK\t(\\\n\t(FIELD_PREP(NIC0_QM0_GLBL_ERR_CFG_PQF_ERR_MSG_EN_MASK, 0xF)) | \\\n\t(FIELD_PREP(NIC0_QM0_GLBL_ERR_CFG_CQF_ERR_MSG_EN_MASK, 0xF)) | \\\n\t(FIELD_PREP(NIC0_QM0_GLBL_ERR_CFG_CP_ERR_MSG_EN_MASK, 0xF)))\n\n#define NIC_QMAN_GLBL_ERR_CFG_STOP_ON_ERR_EN_MASK\t(\\\n\t(FIELD_PREP(NIC0_QM0_GLBL_ERR_CFG_PQF_STOP_ON_ERR_MASK, 0xF)) | \\\n\t(FIELD_PREP(NIC0_QM0_GLBL_ERR_CFG_CQF_STOP_ON_ERR_MASK, 0xF)) | \\\n\t(FIELD_PREP(NIC0_QM0_GLBL_ERR_CFG_CP_STOP_ON_ERR_MASK, 0xF)) | \\\n\t(FIELD_PREP(NIC0_QM0_GLBL_ERR_CFG_ARB_STOP_ON_ERR_MASK, 0x1)))\n\n#define QMAN_CGM1_PWR_GATE_EN\t(FIELD_PREP(DMA0_QM_CGM_CFG1_MASK_TH_MASK, 0xA))\n\n \n#define CFG_RST_L_PSOC_MASK\t\tBIT_MASK(0)\n#define CFG_RST_L_PCIE_MASK\t\tBIT_MASK(1)\n#define CFG_RST_L_PCIE_IF_MASK\t\tBIT_MASK(2)\n#define CFG_RST_L_HBM_S_PLL_MASK\tBIT_MASK(3)\n#define CFG_RST_L_TPC_S_PLL_MASK\tBIT_MASK(4)\n#define CFG_RST_L_MME_S_PLL_MASK\tBIT_MASK(5)\n#define CFG_RST_L_CPU_PLL_MASK\t\tBIT_MASK(6)\n#define CFG_RST_L_PCIE_PLL_MASK\t\tBIT_MASK(7)\n#define CFG_RST_L_NIC_S_PLL_MASK\tBIT_MASK(8)\n#define CFG_RST_L_HBM_N_PLL_MASK\tBIT_MASK(9)\n#define CFG_RST_L_TPC_N_PLL_MASK\tBIT_MASK(10)\n#define CFG_RST_L_MME_N_PLL_MASK\tBIT_MASK(11)\n#define CFG_RST_L_NIC_N_PLL_MASK\tBIT_MASK(12)\n#define CFG_RST_L_DMA_W_PLL_MASK\tBIT_MASK(13)\n#define CFG_RST_L_SIF_W_PLL_MASK\tBIT_MASK(14)\n#define CFG_RST_L_MESH_W_PLL_MASK\tBIT_MASK(15)\n#define CFG_RST_L_SRAM_W_PLL_MASK\tBIT_MASK(16)\n#define CFG_RST_L_DMA_E_PLL_MASK\tBIT_MASK(17)\n#define CFG_RST_L_SIF_E_PLL_MASK\tBIT_MASK(18)\n#define CFG_RST_L_MESH_E_PLL_MASK\tBIT_MASK(19)\n#define CFG_RST_L_SRAM_E_PLL_MASK\tBIT_MASK(20)\n\n#define CFG_RST_L_IF_1_MASK\t\tBIT_MASK(21)\n#define CFG_RST_L_IF_0_MASK\t\tBIT_MASK(22)\n#define CFG_RST_L_IF_2_MASK\t\tBIT_MASK(23)\n#define CFG_RST_L_IF_3_MASK\t\tBIT_MASK(24)\n#define CFG_RST_L_IF_MASK\t\tGENMASK(24, 21)\n\n#define CFG_RST_L_TPC_0_MASK\t\tBIT_MASK(25)\n#define CFG_RST_L_TPC_1_MASK\t\tBIT_MASK(26)\n#define CFG_RST_L_TPC_2_MASK\t\tBIT_MASK(27)\n#define CFG_RST_L_TPC_3_MASK\t\tBIT_MASK(28)\n#define CFG_RST_L_TPC_4_MASK\t\tBIT_MASK(29)\n#define CFG_RST_L_TPC_5_MASK\t\tBIT_MASK(30)\n#define CFG_RST_L_TPC_6_MASK\t\tBIT_MASK(31)\n#define CFG_RST_L_TPC_MASK\t\tGENMASK(31, 25)\n\n#define CFG_RST_H_TPC_7_MASK\t\tBIT_MASK(0)\n\n#define CFG_RST_H_MME_0_MASK\t\tBIT_MASK(1)\n#define CFG_RST_H_MME_1_MASK\t\tBIT_MASK(2)\n#define CFG_RST_H_MME_2_MASK\t\tBIT_MASK(3)\n#define CFG_RST_H_MME_3_MASK\t\tBIT_MASK(4)\n#define CFG_RST_H_MME_MASK\t\tGENMASK(4, 1)\n\n#define CFG_RST_H_HBM_0_MASK\t\tBIT_MASK(5)\n#define CFG_RST_H_HBM_1_MASK\t\tBIT_MASK(6)\n#define CFG_RST_H_HBM_2_MASK\t\tBIT_MASK(7)\n#define CFG_RST_H_HBM_3_MASK\t\tBIT_MASK(8)\n#define CFG_RST_H_HBM_MASK\t\tGENMASK(8, 5)\n\n#define CFG_RST_H_NIC_0_MASK\t\tBIT_MASK(9)\n#define CFG_RST_H_NIC_1_MASK\t\tBIT_MASK(10)\n#define CFG_RST_H_NIC_2_MASK\t\tBIT_MASK(11)\n#define CFG_RST_H_NIC_3_MASK\t\tBIT_MASK(12)\n#define CFG_RST_H_NIC_4_MASK\t\tBIT_MASK(13)\n#define CFG_RST_H_NIC_MASK\t\tGENMASK(13, 9)\n\n#define CFG_RST_H_SM_0_MASK\t\tBIT_MASK(14)\n#define CFG_RST_H_SM_1_MASK\t\tBIT_MASK(15)\n#define CFG_RST_H_SM_2_MASK\t\tBIT_MASK(16)\n#define CFG_RST_H_SM_3_MASK\t\tBIT_MASK(17)\n#define CFG_RST_H_SM_MASK\t\tGENMASK(17, 14)\n\n#define CFG_RST_H_DMA_0_MASK\t\tBIT_MASK(18)\n#define CFG_RST_H_DMA_1_MASK\t\tBIT_MASK(19)\n#define CFG_RST_H_DMA_MASK\t\tGENMASK(19, 18)\n\n#define CFG_RST_H_CPU_MASK\t\tBIT_MASK(20)\n#define CFG_RST_H_MMU_MASK\t\tBIT_MASK(21)\n\n#define UNIT_RST_L_PSOC_SHIFT\t\t0\n#define UNIT_RST_L_PCIE_SHIFT\t\t1\n#define UNIT_RST_L_PCIE_IF_SHIFT\t2\n#define UNIT_RST_L_HBM_S_PLL_SHIFT\t3\n#define UNIT_RST_L_TPC_S_PLL_SHIFT\t4\n#define UNIT_RST_L_MME_S_PLL_SHIFT\t5\n#define UNIT_RST_L_CPU_PLL_SHIFT\t6\n#define UNIT_RST_L_PCIE_PLL_SHIFT\t7\n#define UNIT_RST_L_NIC_S_PLL_SHIFT\t8\n#define UNIT_RST_L_HBM_N_PLL_SHIFT\t9\n#define UNIT_RST_L_TPC_N_PLL_SHIFT\t10\n#define UNIT_RST_L_MME_N_PLL_SHIFT\t11\n#define UNIT_RST_L_NIC_N_PLL_SHIFT\t12\n#define UNIT_RST_L_DMA_W_PLL_SHIFT\t13\n#define UNIT_RST_L_SIF_W_PLL_SHIFT\t14\n#define UNIT_RST_L_MESH_W_PLL_SHIFT\t15\n#define UNIT_RST_L_SRAM_W_PLL_SHIFT\t16\n#define UNIT_RST_L_DMA_E_PLL_SHIFT\t17\n#define UNIT_RST_L_SIF_E_PLL_SHIFT\t18\n#define UNIT_RST_L_MESH_E_PLL_SHIFT\t19\n#define UNIT_RST_L_SRAM_E_PLL_SHIFT\t20\n#define UNIT_RST_L_TPC_0_SHIFT\t\t21\n#define UNIT_RST_L_TPC_1_SHIFT\t\t22\n#define UNIT_RST_L_TPC_2_SHIFT\t\t23\n#define UNIT_RST_L_TPC_3_SHIFT\t\t24\n#define UNIT_RST_L_TPC_4_SHIFT\t\t25\n#define UNIT_RST_L_TPC_5_SHIFT\t\t26\n#define UNIT_RST_L_TPC_6_SHIFT\t\t27\n#define UNIT_RST_L_TPC_7_SHIFT\t\t28\n#define UNIT_RST_L_MME_0_SHIFT\t\t29\n#define UNIT_RST_L_MME_1_SHIFT\t\t30\n#define UNIT_RST_L_MME_2_SHIFT\t\t31\n\n#define UNIT_RST_H_MME_3_SHIFT\t\t0\n#define UNIT_RST_H_HBM_0_SHIFT\t\t1\n#define UNIT_RST_H_HBM_1_SHIFT\t\t2\n#define UNIT_RST_H_HBM_2_SHIFT\t\t3\n#define UNIT_RST_H_HBM_3_SHIFT\t\t4\n#define UNIT_RST_H_NIC_0_SHIFT\t\t5\n#define UNIT_RST_H_NIC_1_SHIFT\t\t6\n#define UNIT_RST_H_NIC_2_SHIFT\t\t7\n#define UNIT_RST_H_NIC_3_SHIFT\t\t8\n#define UNIT_RST_H_NIC_4_SHIFT\t\t9\n#define UNIT_RST_H_SM_0_SHIFT\t\t10\n#define UNIT_RST_H_SM_1_SHIFT\t\t11\n#define UNIT_RST_H_SM_2_SHIFT\t\t12\n#define UNIT_RST_H_SM_3_SHIFT\t\t13\n#define UNIT_RST_H_IF_0_SHIFT\t\t14\n#define UNIT_RST_H_IF_1_SHIFT\t\t15\n#define UNIT_RST_H_IF_2_SHIFT\t\t16\n#define UNIT_RST_H_IF_3_SHIFT\t\t17\n#define UNIT_RST_H_DMA_0_SHIFT\t\t18\n#define UNIT_RST_H_DMA_1_SHIFT\t\t19\n#define UNIT_RST_H_CPU_SHIFT\t\t20\n#define UNIT_RST_H_MMU_SHIFT\t\t21\n\n#define UNIT_RST_H_HBM_MASK\t\t((1 << UNIT_RST_H_HBM_0_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_H_HBM_1_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_H_HBM_2_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_H_HBM_3_SHIFT))\n\n#define UNIT_RST_H_NIC_MASK\t\t((1 << UNIT_RST_H_NIC_0_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_H_NIC_1_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_H_NIC_2_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_H_NIC_3_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_H_NIC_4_SHIFT))\n\n#define UNIT_RST_H_SM_MASK\t\t((1 << UNIT_RST_H_SM_0_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_H_SM_1_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_H_SM_2_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_H_SM_3_SHIFT))\n\n#define UNIT_RST_H_MME_MASK\t\t((1 << UNIT_RST_H_MME_0_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_H_MME_1_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_H_MME_2_SHIFT))\n\n#define UNIT_RST_L_MME_MASK\t\t(1 << UNIT_RST_L_MME_3_SHIFT)\n\n#define UNIT_RST_L_IF_MASK\t\t((1 << UNIT_RST_L_IF_0_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_L_IF_1_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_L_IF_2_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_L_IF_3_SHIFT))\n\n#define UNIT_RST_L_TPC_MASK\t\t((1 << UNIT_RST_L_TPC_0_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_L_TPC_1_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_L_TPC_2_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_L_TPC_3_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_L_TPC_4_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_L_TPC_5_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_L_TPC_6_SHIFT) | \\\n\t\t\t\t\t(1 << UNIT_RST_L_TPC_7_SHIFT))\n\n \n#define CPU_CA53_CFG_ARM_RST_CONTROL_NCPUPORESET_SHIFT               0\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NCPUPORESET_MASK                0x3\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NCORERESET_SHIFT                4\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NCORERESET_MASK                 0x30\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NL2RESET_SHIFT                  8\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NL2RESET_MASK                   0x100\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NPRESETDBG_SHIFT                12\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NPRESETDBG_MASK                 0x1000\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NMBISTRESET_SHIFT               16\n#define CPU_CA53_CFG_ARM_RST_CONTROL_NMBISTRESET_MASK                0x10000\n#define CPU_CA53_CFG_ARM_RST_CONTROL_WARMRSTREQ_SHIFT                20\n#define CPU_CA53_CFG_ARM_RST_CONTROL_WARMRSTREQ_MASK                 0x300000\n\n#define CPU_RESET_ASSERT\t(\\\n\t\t\t1 << CPU_CA53_CFG_ARM_RST_CONTROL_NMBISTRESET_SHIFT)\n\n#define CPU_RESET_CORE0_DEASSERT\t(\\\n\t\t\t1 << CPU_CA53_CFG_ARM_RST_CONTROL_NCPUPORESET_SHIFT |\\\n\t\t\t1 << CPU_CA53_CFG_ARM_RST_CONTROL_NCORERESET_SHIFT |\\\n\t\t\t1 << CPU_CA53_CFG_ARM_RST_CONTROL_NL2RESET_SHIFT |\\\n\t\t\t1 << CPU_CA53_CFG_ARM_RST_CONTROL_NMBISTRESET_SHIFT)\n\n \n#define QM_IDLE_MASK\t(DMA0_QM_GLBL_STS0_PQF_IDLE_MASK | \\\n\t\t\tDMA0_QM_GLBL_STS0_CQF_IDLE_MASK | \\\n\t\t\tDMA0_QM_GLBL_STS0_CP_IDLE_MASK)\n\n \n#define CGM_IDLE_MASK\tDMA0_QM_CGM_STS_AGENT_IDLE_MASK\n\n#define TPC_IDLE_MASK\t((1 << TPC0_CFG_STATUS_SCALAR_PIPE_EMPTY_SHIFT) | \\\n\t\t\t(1 << TPC0_CFG_STATUS_VECTOR_PIPE_EMPTY_SHIFT) | \\\n\t\t\t(1 << TPC0_CFG_STATUS_IQ_EMPTY_SHIFT) | \\\n\t\t\t(1 << TPC0_CFG_STATUS_SB_EMPTY_SHIFT) | \\\n\t\t\t(1 << TPC0_CFG_STATUS_QM_IDLE_SHIFT) | \\\n\t\t\t(1 << TPC0_CFG_STATUS_QM_RDY_SHIFT))\n\n#define MME0_CTRL_ARCH_STATUS_SB_A_EMPTY_MASK                        0x80\n#define MME0_CTRL_ARCH_STATUS_SB_B_EMPTY_MASK                        0x100\n#define MME0_CTRL_ARCH_STATUS_WBC_AXI_IDLE_MASK                      0x1000\n\n#define MME_ARCH_IDLE_MASK\t(MME0_CTRL_ARCH_STATUS_SB_A_EMPTY_MASK | \\\n\t\t\t\tMME0_CTRL_ARCH_STATUS_SB_B_EMPTY_MASK | \\\n\t\t\t\tMME0_CTRL_ARCH_STATUS_WBC_AXI_IDLE_MASK)\n\n#define IS_QM_IDLE(qm_glbl_sts0, qm_cgm_sts) \\\n\t((((qm_glbl_sts0) & QM_IDLE_MASK) == QM_IDLE_MASK) && \\\n\t\t\t(((qm_cgm_sts) & CGM_IDLE_MASK) == CGM_IDLE_MASK))\n\n#define IS_DMA_IDLE(dma_core_sts0) \\\n\t!(dma_core_sts0 & DMA0_CORE_STS0_BUSY_MASK)\n\n#define IS_TPC_IDLE(tpc_cfg_sts) \\\n\t(((tpc_cfg_sts) & TPC_IDLE_MASK) == TPC_IDLE_MASK)\n\n#define IS_MME_IDLE(mme_arch_sts) \\\n\t(((mme_arch_sts) & MME_ARCH_IDLE_MASK) == MME_ARCH_IDLE_MASK)\n\nenum axi_id {\n\tAXI_ID_MME,\n\tAXI_ID_TPC,\n\tAXI_ID_DMA,\n\tAXI_ID_NIC,\t \n\tAXI_ID_PCI,\n\tAXI_ID_CPU,\n\tAXI_ID_PSOC,\n\tAXI_ID_MMU,\n\tAXI_ID_NIC_FT\t \n};\n\n \n\n#define RAZWI_INITIATOR_AXI_ID_SHIFT\t20\n#define RAZWI_INITIATOR_AXI_ID_MASK\t0xF\n#define RAZWI_INITIATOR_X_SHIFT\t\t24\n#define RAZWI_INITIATOR_X_MASK\t\t0xF\n#define RAZWI_INITIATOR_Y_SHIFT\t\t28\n#define RAZWI_INITIATOR_Y_MASK\t\t0x7\n\n#define RAZWI_INITIATOR_ID_AXI_ID(axi_id) \\\n\t(((axi_id) & RAZWI_INITIATOR_AXI_ID_MASK) << \\\n\t\tRAZWI_INITIATOR_AXI_ID_SHIFT)\n\n#define RAZWI_INITIATOR_ID_X_Y(x, y) \\\n\t((((y) & RAZWI_INITIATOR_Y_MASK) << RAZWI_INITIATOR_Y_SHIFT) | \\\n\t\t(((x) & RAZWI_INITIATOR_X_MASK) << RAZWI_INITIATOR_X_SHIFT))\n\n#define RAZWI_INITIATOR_ID_X_Y_TPC0_NIC0\tRAZWI_INITIATOR_ID_X_Y(1, 1)\n#define RAZWI_INITIATOR_ID_X_Y_TPC1\t\tRAZWI_INITIATOR_ID_X_Y(2, 1)\n#define RAZWI_INITIATOR_ID_X_Y_MME0_0\t\tRAZWI_INITIATOR_ID_X_Y(3, 1)\n#define RAZWI_INITIATOR_ID_X_Y_MME0_1\t\tRAZWI_INITIATOR_ID_X_Y(4, 1)\n#define RAZWI_INITIATOR_ID_X_Y_MME1_0\t\tRAZWI_INITIATOR_ID_X_Y(5, 1)\n#define RAZWI_INITIATOR_ID_X_Y_MME1_1\t\tRAZWI_INITIATOR_ID_X_Y(6, 1)\n#define RAZWI_INITIATOR_ID_X_Y_TPC2\t\tRAZWI_INITIATOR_ID_X_Y(7, 1)\n#define RAZWI_INITIATOR_ID_X_Y_TPC3_PCI_CPU_PSOC \\\n\t\t\t\t\t\tRAZWI_INITIATOR_ID_X_Y(8, 1)\n#define RAZWI_INITIATOR_ID_X_Y_DMA_IF_W_S_0\tRAZWI_INITIATOR_ID_X_Y(0, 1)\n#define RAZWI_INITIATOR_ID_X_Y_DMA_IF_E_S_0\tRAZWI_INITIATOR_ID_X_Y(9, 1)\n#define RAZWI_INITIATOR_ID_X_Y_DMA_IF_W_S_1\tRAZWI_INITIATOR_ID_X_Y(0, 2)\n#define RAZWI_INITIATOR_ID_X_Y_DMA_IF_E_S_1\tRAZWI_INITIATOR_ID_X_Y(9, 2)\n#define RAZWI_INITIATOR_ID_X_Y_DMA_IF_W_N_0\tRAZWI_INITIATOR_ID_X_Y(0, 3)\n#define RAZWI_INITIATOR_ID_X_Y_DMA_IF_E_N_0\tRAZWI_INITIATOR_ID_X_Y(9, 3)\n#define RAZWI_INITIATOR_ID_X_Y_DMA_IF_W_N_1\tRAZWI_INITIATOR_ID_X_Y(0, 4)\n#define RAZWI_INITIATOR_ID_X_Y_DMA_IF_E_N_1\tRAZWI_INITIATOR_ID_X_Y(9, 4)\n#define RAZWI_INITIATOR_ID_X_Y_TPC4_NIC1_NIC2\tRAZWI_INITIATOR_ID_X_Y(1, 6)\n#define RAZWI_INITIATOR_ID_X_Y_TPC5\t\tRAZWI_INITIATOR_ID_X_Y(2, 6)\n#define RAZWI_INITIATOR_ID_X_Y_MME2_0\t\tRAZWI_INITIATOR_ID_X_Y(3, 6)\n#define RAZWI_INITIATOR_ID_X_Y_MME2_1\t\tRAZWI_INITIATOR_ID_X_Y(4, 6)\n#define RAZWI_INITIATOR_ID_X_Y_MME3_0\t\tRAZWI_INITIATOR_ID_X_Y(5, 6)\n#define RAZWI_INITIATOR_ID_X_Y_MME3_1\t\tRAZWI_INITIATOR_ID_X_Y(6, 6)\n#define RAZWI_INITIATOR_ID_X_Y_TPC6\t\tRAZWI_INITIATOR_ID_X_Y(7, 6)\n#define RAZWI_INITIATOR_ID_X_Y_TPC7_NIC4_NIC5\tRAZWI_INITIATOR_ID_X_Y(8, 6)\n\n#define PSOC_ETR_AXICTL_PROTCTRLBIT1_SHIFT\t1\n#define PSOC_ETR_AXICTL_PROTCTRLBIT0_MASK\t0x1\n#define PSOC_ETR_AXICTL_PROTCTRLBIT1_MASK\t0x2\n#define PSOC_ETR_AXICTL_WRBURSTLEN_MASK\t\t0xF00\n\n \n#define STLB_CACHE_INV_PRODUCER_INDEX_SHIFT                          0\n#define STLB_CACHE_INV_PRODUCER_INDEX_MASK                           0xFF\n#define STLB_CACHE_INV_INDEX_MASK_SHIFT                              8\n#define STLB_CACHE_INV_INDEX_MASK_MASK                               0xFF00\n\n#define MME_ACC_ACC_STALL_R_SHIFT                                    0\n#define MME_SBAB_SB_STALL_R_SHIFT                                    0\n\n#define PCIE_WRAP_LBW_PROT_OVR_RD_EN_MASK                            0x700\n#define PCIE_WRAP_LBW_PROT_OVR_WR_EN_MASK                            0x7000\n\n#define PCIE_WRAP_LBW_DRAIN_CFG_EN_SHIFT                             0\n#define PCIE_WRAP_HBW_DRAIN_CFG_EN_SHIFT                             0\n\n \n#define DMA_IF_HBM_CRED_EN_READ_CREDIT_EN_SHIFT                      0\n#define DMA_IF_HBM_CRED_EN_READ_CREDIT_EN_MASK                       0x1\n#define DMA_IF_HBM_CRED_EN_WRITE_CREDIT_EN_SHIFT                     1\n#define DMA_IF_HBM_CRED_EN_WRITE_CREDIT_EN_MASK                      0x2\n\n#define DMA_IF_DOWN_CHX_SCRAM_SRAM_EN_VAL_SHIFT                      0\n#define DMA_IF_DOWN_CHX_SCRAM_HBM_EN_VAL_SHIFT                       0\n#define DMA_IF_DOWN_CHX_E2E_HBM_EN_VAL_SHIFT                         0\n#define DMA_IF_DOWN_CHX_E2E_PCI_EN_VAL_SHIFT                         0\n\n#define IF_RTR_CTRL_SCRAM_SRAM_EN_VAL_SHIFT                          0\n#define IF_RTR_CTRL_SCRAM_HBM_EN_VAL_SHIFT                           0\n\n#define IF_RTR_CTRL_E2E_HBM_EN_VAL_SHIFT                             0\n#define IF_RTR_CTRL_E2E_PCI_EN_VAL_SHIFT                             0\n\n \n#define MMU_UP_PAGE_ERROR_CAPTURE_VA_49_32_MASK                      0x3FFFF\n#define MMU_UP_PAGE_ERROR_CAPTURE_ENTRY_VALID_MASK                   0x40000\n\n \n#define MMU_UP_ACCESS_ERROR_CAPTURE_VA_49_32_MASK                    0x3FFFF\n#define MMU_UP_ACCESS_ERROR_CAPTURE_ENTRY_VALID_MASK                 0x40000\n\n#define QM_ARB_ERR_MSG_EN_CHOISE_OVF_MASK                            0x1\n#define QM_ARB_ERR_MSG_EN_CHOISE_WDT_MASK                            0x2\n#define QM_ARB_ERR_MSG_EN_AXI_LBW_ERR_MASK                           0x4\n\n#define QM_ARB_ERR_MSG_EN_MASK\t\t(\\\n\t\t\t\t\tQM_ARB_ERR_MSG_EN_CHOISE_OVF_MASK |\\\n\t\t\t\t\tQM_ARB_ERR_MSG_EN_CHOISE_WDT_MASK |\\\n\t\t\t\t\tQM_ARB_ERR_MSG_EN_AXI_LBW_ERR_MASK)\n\n#define PCIE_AUX_FLR_CTRL_HW_CTRL_MASK                               0x1\n#define PCIE_AUX_FLR_CTRL_INT_MASK_MASK                              0x2\n\n#define SYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_STATUS_0_VALID_SHIFT        0\n#define SYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_STATUS_0_VALID_MASK         0x1\n#define SYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_STATUS_0_PENDING_SHIFT      1\n#define SYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_STATUS_0_PENDING_MASK       0x1FE\n#define SYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_ARM_0_SID_SHIFT             0\n#define SYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_ARM_0_SID_MASK              0xFF\n#define SYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_ARM_0_MASK_SHIFT            8\n#define SYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_ARM_0_MASK_MASK             0xFF00\n#define SYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_ARM_0_SOP_SHIFT             16\n#define SYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_ARM_0_SOP_MASK              0x10000\n#define SYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_ARM_0_SOD_SHIFT             17\n#define SYNC_MNGR_W_S_SYNC_MNGR_OBJS_MON_ARM_0_SOD_MASK              0xFFFE0000\n#define TPC0_QM_CP_STS_0_FENCE_ID_SHIFT                              20\n#define TPC0_QM_CP_STS_0_FENCE_ID_MASK                               0x300000\n#define TPC0_QM_CP_STS_0_FENCE_IN_PROGRESS_SHIFT                     22\n#define TPC0_QM_CP_STS_0_FENCE_IN_PROGRESS_MASK                      0x400000\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}