Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Tue Apr  4 18:55:55 2023
| Host         : Xilinx-Omniverse running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_utilization -file kria_eth_top_wrapper_utilization_placed.rpt -pb kria_eth_top_wrapper_utilization_placed.pb
| Design       : kria_eth_top_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   |  9620 |     0 |          0 |    117120 |  8.21 |
|   LUT as Logic             |  8063 |     0 |          0 |    117120 |  6.88 |
|   LUT as Memory            |  1557 |     0 |          0 |     57600 |  2.70 |
|     LUT as Distributed RAM |  1252 |     0 |            |           |       |
|     LUT as Shift Register  |   305 |     0 |            |           |       |
| CLB Registers              | 16172 |     0 |          0 |    234240 |  6.90 |
|   Register as Flip Flop    | 16172 |     0 |          0 |    234240 |  6.90 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |    71 |     0 |          0 |     14640 |  0.48 |
| F7 Muxes                   |    15 |     0 |          0 |     58560 |  0.03 |
| F8 Muxes                   |     0 |     0 |          0 |     29280 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 140   |          Yes |           - |          Set |
| 183   |          Yes |           - |        Reset |
| 632   |          Yes |         Set |            - |
| 15217 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2255 |     0 |          0 |     14640 | 15.40 |
|   CLBL                                     |   970 |     0 |            |           |       |
|   CLBM                                     |  1285 |     0 |            |           |       |
| LUT as Logic                               |  8063 |     0 |          0 |    117120 |  6.88 |
|   using O5 output only                     |   460 |       |            |           |       |
|   using O6 output only                     |  5204 |       |            |           |       |
|   using O5 and O6                          |  2399 |       |            |           |       |
| LUT as Memory                              |  1557 |     0 |          0 |     57600 |  2.70 |
|   LUT as Distributed RAM                   |  1252 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   340 |       |            |           |       |
|     using O5 and O6                        |   912 |       |            |           |       |
|   LUT as Shift Register                    |   305 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   202 |       |            |           |       |
|     using O5 and O6                        |   103 |       |            |           |       |
| CLB Registers                              | 16172 |     0 |          0 |    234240 |  6.90 |
|   Register driven from within the CLB      |  8253 |       |            |           |       |
|   Register driven from outside the CLB     |  7919 |       |            |           |       |
|     LUT in front of the register is unused |  6061 |       |            |           |       |
|     LUT in front of the register is used   |  1858 |       |            |           |       |
| Unique Control Sets                        |   962 |       |          0 |     29280 |  3.29 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    6 |     0 |          0 |       144 |  4.17 |
|   RAMB36/FIFO*    |    6 |     0 |          0 |       144 |  4.17 |
|     RAMB36E2 only |    6 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       288 |  0.00 |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   16 |    16 |          0 |       189 |  8.47 |
| HPIOB_M          |    8 |     8 |          0 |        58 | 13.79 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    8 |     8 |          0 |        58 | 13.79 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        35 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    3 |     0 |          0 |        32 |  9.38 |
| BITSLICE_RX_TX   |   23 |    23 |          0 |      1248 |  1.84 |
|   IDELAY         |    6 |     6 |            |           |       |
|   ODELAY         |    6 |     6 |            |           |       |
|   OSERDES        |    6 |     6 |            |           |       |
|   IDDR           |    5 |     5 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    6 |     0 |          0 |       352 |  1.70 |
|   BUFGCE             |    6 |     0 |          0 |       112 |  5.36 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 15217 |            Register |
| LUT3       |  2557 |                 CLB |
| LUT6       |  2553 |                 CLB |
| LUT4       |  1949 |                 CLB |
| LUT5       |  1767 |                 CLB |
| RAMD32     |  1598 |                 CLB |
| LUT2       |  1315 |                 CLB |
| FDSE       |   632 |            Register |
| SRL16E     |   357 |                 CLB |
| RAMD64E    |   336 |                 CLB |
| LUT1       |   321 |                 CLB |
| RAMS32     |   230 |                 CLB |
| FDCE       |   183 |            Register |
| FDPE       |   140 |            Register |
| CARRY8     |    71 |                 CLB |
| SRLC32E    |    51 |                 CLB |
| MUXF7      |    15 |                 CLB |
| OBUF       |     8 |                 I/O |
| INBUF      |     8 |                 I/O |
| IBUFCTRL   |     8 |              Others |
| RAMB36E2   |     6 |            BLOCKRAM |
| OSERDESE3  |     6 |                 I/O |
| ODELAYE3   |     6 |                 I/O |
| IDELAYE3   |     6 |                 I/O |
| BUFGCE     |     6 |               Clock |
| IDDRE1     |     5 |            Register |
| IDELAYCTRL |     3 |                 I/O |
| PS8        |     1 |            Advanced |
| OBUFT      |     1 |                 I/O |
| MMCME4_ADV |     1 |               Clock |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| kria_eth_top_zynq_ultra_ps_e_0_0  |    1 |
| kria_eth_top_xbar_1               |    1 |
| kria_eth_top_rst_ps8_0_99M_0      |    1 |
| kria_eth_top_proc_sys_reset_125_0 |    1 |
| kria_eth_top_clk_wiz_2            |    1 |
| kria_eth_top_axi_smc_0            |    1 |
| kria_eth_top_axi_ethernet_0_dma_0 |    1 |
| kria_eth_top_axi_ethernet_0_2     |    1 |
| kria_eth_top_auto_pc_0            |    1 |
| kria_eth_top_auto_cc_2            |    1 |
| kria_eth_top_auto_cc_1            |    1 |
| kria_eth_top_auto_cc_0            |    1 |
| bd_17e7_util_vector_logic_0_0     |    1 |
| bd_17e7_mac_0                     |    1 |
| bd_17e7_eth_buf_0                 |    1 |
| bd_17e7_c_shift_ram_0_0           |    1 |
| bd_17e7_c_counter_binary_0_0      |    1 |
+-----------------------------------+------+


