

================================================================
== Vitis HLS Report for 'region'
================================================================
* Date:           Thu Jul 21 01:14:15 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        reuse_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.366 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                   |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |conv_U0            |conv            |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |store_c_U0         |store_c         |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |load_a_U0          |load_a          |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |load_b_U0          |load_b          |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |region_entry64_U0  |region_entry64  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|     2376|     1608|    -|
|Instance             |       13|    81|    25437|     9766|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       13|    81|    27813|    11378|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     3|        3|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |     1|        1|    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+----+-------+------+-----+
    |      Instance     |     Module     | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-------------------+----------------+---------+----+-------+------+-----+
    |conv_U0            |conv            |        7|  30|  11374|  4556|    0|
    |load_a_U0          |load_a          |        2|  17|   4435|  1400|    0|
    |load_b_U0          |load_b          |        2|  17|   4435|  1355|    0|
    |region_entry64_U0  |region_entry64  |        0|   0|      3|   119|    0|
    |store_c_U0         |store_c         |        2|  17|   5190|  2336|    0|
    +-------------------+----------------+---------+----+-------+------+-----+
    |Total              |                |       13|  81|  25437|  9766|    0|
    +-------------------+----------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+------+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits | Size:D*B|
    +-----------------+---------+----+----+-----+------+------+---------+
    |a_buf_U          |        0|  99|   0|    -|     1|  3200|     3200|
    |b_buf_U          |        0|  99|   0|    -|     1|  3200|     3200|
    |c_buf_U          |        0|  99|   0|    -|     1|  3200|     3200|
    |n_iter_c15_U     |        0|  99|   0|    -|     2|    32|       64|
    |n_iter_c19_U     |        0|  99|   0|    -|     2|    32|       64|
    |n_iter_c24_U     |        0|  99|   0|    -|     2|    32|       64|
    |n_iter_c_U       |        0|  99|   0|    -|     2|    32|       64|
    |numa_iter_c13_U  |        0|  99|   0|    -|     2|    32|       64|
    |numa_iter_c18_U  |        0|  99|   0|    -|     2|    32|       64|
    |numa_iter_c23_U  |        0|  99|   0|    -|     2|    32|       64|
    |numa_iter_c_U    |        0|  99|   0|    -|     2|    32|       64|
    |numc_iter_c14_U  |        0|  99|   0|    -|     2|    32|       64|
    |numc_iter_c20_U  |        0|  99|   0|    -|     2|    32|       64|
    |numc_iter_c25_U  |        0|  99|   0|    -|     2|    32|       64|
    |numc_iter_c_U    |        0|  99|   0|    -|     2|    32|       64|
    |tilen_c17_U      |        0|  99|   0|    -|     2|    32|       64|
    |tilen_c21_U      |        0|  99|   0|    -|     2|    32|       64|
    |tilen_c_U        |        0|  99|   0|    -|     2|    32|       64|
    |tilenuma_c11_U   |        0|  99|   0|    -|     2|    32|       64|
    |tilenuma_c16_U   |        0|  99|   0|    -|     2|    32|       64|
    |tilenuma_c_U     |        0|  99|   0|    -|     2|    32|       64|
    |tilenumc_c12_U   |        0|  99|   0|    -|     3|    32|       96|
    |tilenumc_c22_U   |        0|  99|   0|    -|     2|    32|       64|
    |tilenumc_c_U     |        0|  99|   0|    -|     2|    32|       64|
    +-----------------+---------+----+----+-----+------+------+---------+
    |Total            |        0|2376|   0|    0|    46| 10272|    10976|
    +-----------------+---------+----+----+-----+------+------+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |    and   |   0|  0|   2|           1|           1|
    |region_entry64_U0_start_full_n  |    and   |   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|   4|           2|           2|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|A           |  in |   32|   ap_none  |       A      |    pointer   |
|B           |  in |   32|   ap_none  |       B      |    pointer   |
|C_i         |  in |   32|   ap_ovld  |       C      |    pointer   |
|C_o         | out |   32|   ap_ovld  |       C      |    pointer   |
|C_o_ap_vld  | out |    1|   ap_ovld  |       C      |    pointer   |
|numa        |  in |   32|   ap_none  |     numa     |    scalar    |
|numc        |  in |   32|   ap_none  |     numc     |    scalar    |
|n           |  in |   32|   ap_none  |       n      |    scalar    |
|tilenuma    |  in |   32|   ap_none  |   tilenuma   |    scalar    |
|tilenumc    |  in |   32|   ap_none  |   tilenumc   |    scalar    |
|tilen       |  in |   32|   ap_none  |     tilen    |    scalar    |
|numa_iter   |  in |   32|   ap_none  |   numa_iter  |    scalar    |
|numc_iter   |  in |   32|   ap_none  |   numc_iter  |    scalar    |
|n_iter      |  in |   32|   ap_none  |    n_iter    |    scalar    |
|ap_clk      |  in |    1| ap_ctrl_hs |    region    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    region    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    region    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    region    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    region    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    region    | return value |
+------------+-----+-----+------------+--------------+--------------+

