from capstone import Cs, CS_ARCH_X86, CS_MODE_64, x86_const
import datetime

# ============================================================================
# ì¶œë ¥ ê´€ë¦¬ í´ë˜ìŠ¤
# ============================================================================
class OutputWriter:
    """ë¶„ì„ ê²°ê³¼ë¥¼ íŒŒì¼ê³¼ ì½˜ì†”ì— ì¶œë ¥í•©ë‹ˆë‹¤."""
    
    def __init__(self, mode: str = None):
        self.mode = mode
        self.file_handle = None
        self.filename = None
        self.file_enabled = True
        
        if mode:
            self._setup_output_file()
    
    def _setup_output_file(self):
        """ë¶„ì„ ëª¨ë“œì— ë”°ë¼ ì¶œë ¥ íŒŒì¼ì„ ì„¤ì •í•©ë‹ˆë‹¤."""
        try:
            timestamp = datetime.datetime.now().strftime("%Y%m%d_%H%M%S")
            
            if self.mode == "1":
                self.filename = "tail_call_analysis.txt"
            elif self.mode == "2":
                self.filename = "vm_pattern_analysis.txt"
            elif self.mode == "3":
                self.filename = "execution_simulation.txt"
            else:
                self.filename = f"vm_analysis_{timestamp}.txt"
            
            # íŒŒì¼ì„ ì“°ê¸° ëª¨ë“œë¡œ ì—´ê¸° (ê¸°ì¡´ íŒŒì¼ ë®ì–´ì“°ê¸°)
            self.file_handle = open(self.filename, 'w', encoding='utf-8')
            self.write(f"=== VM ë¶„ì„ ê²°ê³¼ ===")
            self.write(f"ìƒì„± ì‹œê°„: {datetime.datetime.now().strftime('%Y-%m-%d %H:%M:%S')}")
            self.write(f"ë¶„ì„ ëª¨ë“œ: {self._get_mode_name()}")
            self.write("=" * 60)
            print(f"[*] ê²°ê³¼ê°€ '{self.filename}' íŒŒì¼ì— ì €ì¥ë©ë‹ˆë‹¤.")
            
        except Exception as e:
            print(f"[!] íŒŒì¼ ìƒì„± ì‹¤íŒ¨: {e}")
            print(f"[!] íŒŒì¼ëª…: {self.filename}")
            print(f"[*] ì½˜ì†” ì¶œë ¥ë§Œ ì‚¬ìš©í•©ë‹ˆë‹¤.")
            self.file_enabled = False
            self.file_handle = None
    
    def _get_mode_name(self) -> str:
        """ëª¨ë“œ ë²ˆí˜¸ë¥¼ ì´ë¦„ìœ¼ë¡œ ë³€í™˜í•©ë‹ˆë‹¤."""
        mode_names = {
            "1": "ìƒì„¸ tail-call ì¶”ì ",
            "2": "ê³ ìˆ˜ì¤€ VM íŒ¨í„´ ë¶„ì„",
            "3": "ì‹¤í–‰ ì‹œë®¬ë ˆì´ì…˜"
        }
        return mode_names.get(self.mode, "ì•Œ ìˆ˜ ì—†ìŒ")
    
    def write(self, text: str):
        """í…ìŠ¤íŠ¸ë¥¼ íŒŒì¼ê³¼ ì½˜ì†”ì— ì¶œë ¥í•©ë‹ˆë‹¤."""
        print(text)  # ì½˜ì†”ì—ëŠ” í•­ìƒ ì¶œë ¥
        
        if self.file_enabled and self.file_handle:
            try:
                self.file_handle.write(text + '\n')
                self.file_handle.flush()  # ì¦‰ì‹œ íŒŒì¼ì— ì“°ê¸°
            except Exception as e:
                if self.file_enabled:  # ì²« ë²ˆì§¸ ì—ëŸ¬ì—ì„œë§Œ ë©”ì‹œì§€ ì¶œë ¥
                    print(f"[!] íŒŒì¼ ì“°ê¸° ì‹¤íŒ¨: {e}")
                    print(f"[*] ì½˜ì†” ì¶œë ¥ë§Œ ê³„ì† ì‚¬ìš©í•©ë‹ˆë‹¤.")
                    self.file_enabled = False
    
    def close(self):
        """íŒŒì¼ í•¸ë“¤ì„ ë‹«ìŠµë‹ˆë‹¤."""
        if self.file_handle:
            try:
                self.write("\n=== ë¶„ì„ ì™„ë£Œ ===")
                self.file_handle.close()
                if self.file_enabled:
                    print(f"[*] ê²°ê³¼ê°€ '{self.filename}' íŒŒì¼ì— ì €ì¥ë˜ì—ˆìŠµë‹ˆë‹¤.")
            except Exception as e:
                print(f"[!] íŒŒì¼ ë‹«ê¸° ì‹¤íŒ¨: {e}")
            finally:
                self.file_handle = None

# ============================================================================
# ë©”ëª¨ë¦¬ ë° ë ˆì§€ìŠ¤í„° ê´€ë¦¬ í´ë˜ìŠ¤
# ============================================================================
class VMState:
    """VMì˜ ë ˆì§€ìŠ¤í„°ì™€ ë©”ëª¨ë¦¬ ìƒíƒœë¥¼ ê´€ë¦¬í•©ë‹ˆë‹¤."""
    
    def __init__(self, output_writer: OutputWriter = None, initial_rbp: int = None, initial_rsp: int = None):
        # ê¸°ë³¸ê°’ì€ ì¼ë°˜ì ì¸ ìŠ¤íƒ ì˜ì—­ ì£¼ì†Œë¥¼ ì‚¬ìš©í•˜ë˜, ì„¤ì • ê°€ëŠ¥í•˜ê²Œ í•¨
        default_stack_addr = 0x7fff12340000
        
        self.registers = {
            'rax': 0, 'rbx': 0, 'rcx': 0, 'rdx': 0,
            'rsi': 0, 'rdi': 0, 
            'rbp': initial_rbp if initial_rbp is not None else default_stack_addr,
            'rsp': initial_rsp if initial_rsp is not None else default_stack_addr, 
            'r8': 0, 'r9': 0, 'r10': 0,
            'r11': 0, 'r12': 0, 'r13': 0, 'r14': 0, 'r15': 0
        }
        self.memory = {}  # {address: (value, is_estimated)}
        self.use_real_values = False
        self.output = output_writer or OutputWriter()
        
        # ì´ˆê¸° rbp/rsp ê°’ì´ ì„¤ì •ëœ ê²½ìš° ì•Œë¦¼
        if initial_rbp is not None or initial_rsp is not None:
            self.output.write("[*] ì´ˆê¸° ë ˆì§€ìŠ¤í„° ê°’ ì„¤ì •:")
            if initial_rbp is not None:
                self.output.write(f"    rbp = 0x{initial_rbp:x}")
            if initial_rsp is not None:
                self.output.write(f"    rsp = 0x{initial_rsp:x}")

    def set_real_memory_values(self, memory_values: dict):
        """ì‹¤ì œ ë©”ëª¨ë¦¬ ê°’ë“¤ì„ ì„¤ì •í•©ë‹ˆë‹¤."""
        for addr, val in memory_values.items():
            self.memory[addr] = (val, False)  # ì‹¤ì œê°’ìœ¼ë¡œ ì €ì¥
        self.use_real_values = True
        self.output.write(f"[*] ì‹¤ì œ ë©”ëª¨ë¦¬ ê°’ {len(memory_values)}ê°œ ì„¤ì •ë¨:")
        for addr, val in memory_values.items():
            self.output.write(f"    [0x{addr:x}] = 0x{val:x}")

    def set_real_registers(self, register_values: dict):
        """ì‹¤ì œ ë ˆì§€ìŠ¤í„° ê°’ë“¤ì„ ì„¤ì •í•©ë‹ˆë‹¤."""
        self.registers.update(register_values)
        self.output.write(f"[*] ì‹¤ì œ ë ˆì§€ìŠ¤í„° ê°’ {len(register_values)}ê°œ ì„¤ì •ë¨:")
        for reg, val in register_values.items():
            self.output.write(f"    {reg} = 0x{val:x}")

    def get_register(self, reg_name: str) -> int:
        return self.registers.get(reg_name, 0)

    def set_register(self, reg_name: str, value: int):
        self.registers[reg_name] = value

    def get_memory(self, address: int) -> tuple[int, bool]:
        """ë©”ëª¨ë¦¬ ê°’ì„ ê°€ì ¸ì˜µë‹ˆë‹¤. (ê°’, ì¶”ì •ê°’ì—¬ë¶€) ë°˜í™˜"""
        if address in self.memory:
            value, is_estimated = self.memory[address]
            return value, is_estimated
        else:
            initial_value = self._estimate_memory_value(address)
            self.memory[address] = (initial_value, True)  # ì¶”ì •ê°’ìœ¼ë¡œ ì €ì¥
            return initial_value, True

    def set_memory(self, address: int, value: int):
        """ë©”ëª¨ë¦¬ ê°’ì„ ì„¤ì •í•©ë‹ˆë‹¤. (í•­ìƒ ì‹¤ì œê°’ìœ¼ë¡œ ì²˜ë¦¬)"""
        self.memory[address] = (value, False)  # ìƒˆë¡œ ì„¤ì •ëœ ê°’ì€ ì‹¤ì œê°’

    def _estimate_memory_value(self, address: int) -> int:
        """VM ì´ˆê¸° ë©”ëª¨ë¦¬ ìƒíƒœ ì¶”ì •"""
        if self.use_real_values:
            return 0x0
        
        rbp = self.registers['rbp']
        offset = address - rbp
        
        if offset == 0xf8: return 0x2
        elif offset == 0x33: return 0x1000
        elif offset == 0x61: return 0x5
        elif offset == 0x170: return 0x8
        elif offset == 0x7d: return 0xa
        else: return 0x0

    def print_registers(self):
        """ë ˆì§€ìŠ¤í„° ìƒíƒœë¥¼ ì¶œë ¥í•©ë‹ˆë‹¤."""
        important_regs = ['rax', 'rbx', 'rcx', 'rdx', 'rsi', 'rdi', 
                         'r8', 'r9', 'r10', 'r11', 'r12', 'r13', 'r14', 'r15']
        changed = {reg: val for reg in important_regs 
                  if (val := self.registers.get(reg, 0)) != 0}
        
        if changed:
            reg_str = ', '.join([f'{k}=0x{v:x}' for k, v in changed.items()])
            self.output.write(f"        ë ˆì§€ìŠ¤í„°: {reg_str}")


# ============================================================================
# ë””ìŠ¤ì–´ì…ˆë¸”ë¦¬ ì—”ì§„
# ============================================================================
class DisassemblyEngine:
    """ì½”ë“œ ë””ìŠ¤ì–´ì…ˆë¸”ë¦¬ë¥¼ ë‹´ë‹¹í•©ë‹ˆë‹¤."""
    
    def __init__(self, code_bytes: bytes, base_address: int, output_writer: OutputWriter = None):
        self.code_bytes = code_bytes
        self.base_address = base_address
        self.md = Cs(CS_ARCH_X86, CS_MODE_64)
        self.md.detail = True
        self.output = output_writer or OutputWriter()

    def get_code_slice(self, address: int, size: int) -> bytes:
        offset = address - self.base_address
        if offset < 0 or offset >= len(self.code_bytes):
            self.output.write(f"[!] ì˜¤ë¥˜: ì£¼ì†Œ 0x{address:x}ê°€ ë²”ìœ„ë¥¼ ë²—ì–´ë‚¬ìŠµë‹ˆë‹¤.")
            return b''
        
        actual_size = min(size, len(self.code_bytes) - offset)
        return self.code_bytes[offset : offset + actual_size]

    def disassemble_at(self, address: int, size: int = 0x40) -> list:
        code_slice = self.get_code_slice(address, size)
        if not code_slice:
            return []
        return list(self.md.disasm(code_slice, address))

    def is_address_valid(self, address: int) -> bool:
        offset = address - self.base_address
        return 0 <= offset < len(self.code_bytes)


# ============================================================================
# Tail-Call ì¶”ì ê¸°
# ============================================================================
class TailCallTracker:
    """Tail-call ì²´ì¸ì„ ì¶”ì í•©ë‹ˆë‹¤."""
    
    def __init__(self, disasm_engine: DisassemblyEngine, output_writer: OutputWriter = None):
        self.disasm = disasm_engine
        self.output = output_writer or OutputWriter()

    def trace(self, entry_address: int, max_instructions_per_block: int = 50, max_revisits: int = 3):
        visited_addresses = {}
        addresses_to_visit = [entry_address]
        tail_call_count = 0

        self.output.write(f"[*] 0x{entry_address:x}ì—ì„œ tail-call ì¶”ì ì„ ì‹œì‘í•©ë‹ˆë‹¤\n")

        while addresses_to_visit:
            current_address = addresses_to_visit.pop(0)
            
            visit_count = visited_addresses.get(current_address, 0)
            if visit_count >= max_revisits:
                self.output.write(f"[!] 0x{current_address:x} ìµœëŒ€ ì¬ë°©ë¬¸ íšŸìˆ˜ ë„ë‹¬. ê±´ë„ˆëœë‹ˆë‹¤.")
                continue
            
            visited_addresses[current_address] = visit_count + 1
            
            if visit_count > 0:
                self.output.write(f"[-] ì¬ë°©ë¬¸: 0x{current_address:x} (ë°©ë¬¸ íšŸìˆ˜: {visit_count + 1})")
            
            self.output.write(f"--- 0x{current_address:x}ì—ì„œ ë¸”ë¡ ì¶”ì  ì¤‘ ---")
            
            instructions = self.disasm.disassemble_at(current_address, 
                                                    size=max_instructions_per_block * 8)
            if not instructions:
                self.output.write(f"[!] 0x{current_address:x}ì—ì„œ ëª…ë ¹ì–´ë¥¼ ì°¾ì„ ìˆ˜ ì—†ìŠµë‹ˆë‹¤.")
                continue

            instruction_count = 0
            for insn in instructions:
                self.output.write(f"0x{insn.address:x}:\t{insn.mnemonic}\t{insn.op_str}")
                instruction_count += 1

                if insn.mnemonic == "jmp":
                    if insn.operands and insn.operands[0].type == x86_const.X86_OP_IMM:
                        target_address = insn.operands[0].imm
                        tail_call_count += 1
                        self.output.write(f"\n[+] Tail call #{tail_call_count} â†’ 0x{target_address:x}\n")
                        
                        target_visit_count = visited_addresses.get(target_address, 0)
                        if target_visit_count < max_revisits:
                            addresses_to_visit.append(target_address)
                        break
                    else:
                        self.output.write(f"[*] ê°„ì ‘ ì í”„: {insn.mnemonic} {insn.op_str}. ì¶”ì  ê³„ì† ì§„í–‰.")
                        # ê°„ì ‘ ì í”„ì—ì„œë„ ì¶”ì ì„ ê³„ì† ì§„í–‰
                elif insn.mnemonic == "ret":
                    self.output.write(f"\n[-] ë°˜í™˜. ì¶”ì  ì¤‘ë‹¨.\n")
                    break
                
                if instruction_count >= max_instructions_per_block:
                    self.output.write(f"[!] ìµœëŒ€ ëª…ë ¹ì–´ ìˆ˜({max_instructions_per_block})ì— ë„ë‹¬. ì¶”ì  ì¤‘ë‹¨.")
                    break


# ============================================================================
# íŒ¨í„´ ë¶„ì„ê¸°
# ============================================================================
class PatternAnalyzer:
    """VM íŒ¨í„´ì„ ë¶„ì„í•©ë‹ˆë‹¤."""
    
    def __init__(self, disasm_engine: DisassemblyEngine, output_writer: OutputWriter = None):
        self.disasm = disasm_engine
        self.output = output_writer or OutputWriter()

    def analyze(self, entry_address: int, max_chains: int = 10):
        self.output.write(f"[*] VM íŒ¨í„´ ë¶„ì„ ì‹œì‘ (ì£¼ì†Œ: 0x{entry_address:x})")
        self.output.write("=" * 60)
        
        dispatcher_targets = self._detect_dispatcher_table(entry_address)
        
        if dispatcher_targets:
            self._analyze_dispatcher_handlers(dispatcher_targets, max_chains)
        else:
            self.output.write("ë””ìŠ¤íŒ¨ì²˜ í…Œì´ë¸”ì„ ì°¾ì„ ìˆ˜ ì—†ìŠµë‹ˆë‹¤.")

    def _detect_dispatcher_table(self, address: int) -> list:
        instructions = self.disasm.disassemble_at(address, size=0x100)
        jump_targets = []
        consecutive_jumps = 0
        
        for insn in instructions:
            if (insn.mnemonic == 'jmp' and insn.operands and 
                insn.operands[0].type == x86_const.X86_OP_IMM):
                target_addr = insn.operands[0].imm
                jump_targets.append(target_addr)
                consecutive_jumps += 1
            else:
                break
                
        if consecutive_jumps >= 3:
            self.output.write(f"[ê°ì§€] {consecutive_jumps}ê°œì˜ ì—°ì† ì í”„ â†’ VM ë””ìŠ¤íŒ¨ì²˜")
            return jump_targets
        return []

    def _analyze_dispatcher_handlers(self, dispatcher_targets: list, max_chains: int):
        valid_handlers = [addr for addr in dispatcher_targets 
                         if self.disasm.is_address_valid(addr)]
        
        self.output.write(f"[*] ì´ {len(dispatcher_targets)}ê°œ í•¸ë“¤ëŸ¬ ì¤‘ {len(valid_handlers)}ê°œ ìœ íš¨")
        self.output.write("-" * 40)
        
        for i, target_addr in enumerate(valid_handlers[:max_chains]):
            self.output.write(f"\n[í•¸ë“¤ëŸ¬ #{i}] 0x{target_addr:x}")
            result = self._analyze_single_handler(target_addr)
            self.output.write(f"[ê²°ê³¼] {result}")
            
        self.output.write(f"\n[ì™„ë£Œ] {len(valid_handlers)}ê°œ í•¸ë“¤ëŸ¬ ë¶„ì„ ì™„ë£Œ")

    def _analyze_single_handler(self, start_address: int) -> str:
        instructions = self.disasm.disassemble_at(start_address, size=0x200)
        
        memory_count = 0
        arithmetic_count = 0
        data_move_count = 0
        
        for i, insn in enumerate(instructions[:20]):
            if any(kw in insn.op_str for kw in ['ptr [']):
                memory_count += 1
            if insn.mnemonic in ['add', 'sub', 'mul', 'div', 'xor', 'and', 'or']:
                arithmetic_count += 1
            if insn.mnemonic in ['mov', 'movzx', 'movsx']:
                data_move_count += 1
        
        parts = []
        if memory_count > 0: parts.append(f"ë©”ëª¨ë¦¬({memory_count})")
        if arithmetic_count > 0: parts.append(f"ì‚°ìˆ ({arithmetic_count})")
        if data_move_count > 0: parts.append(f"ì´ë™({data_move_count})")
        
        return " + ".join(parts) if parts else "ë¯¸ë¶„ë¥˜"


# ============================================================================
# ì‹¤í–‰ ì‹œë®¬ë ˆì´í„°
# ============================================================================
class ExecutionSimulator:
    """ëª…ë ¹ì–´ ì‹¤í–‰ì„ ì‹œë®¬ë ˆì´ì…˜í•©ë‹ˆë‹¤."""
    
    def __init__(self, disasm_engine: DisassemblyEngine, vm_state: VMState, output_writer: OutputWriter = None):
        self.disasm = disasm_engine
        self.vm_state = vm_state
        self.output = output_writer or OutputWriter()

    def simulate(self, entry_address: int, max_instructions: int = 200):
        self.output.write(f"[*] ì‹¤í–‰ ì‹œë®¬ë ˆì´ì…˜ ì‹œì‘: 0x{entry_address:x}")
        self.output.write("=" * 60)
        
        current_address = entry_address
        instruction_count = 0
        
        while instruction_count < max_instructions:
            instructions = self.disasm.disassemble_at(current_address, size=0x20)
            if not instructions:
                self.output.write(f"[!] ëª…ë ¹ì–´ë¥¼ ì°¾ì„ ìˆ˜ ì—†ìŠµë‹ˆë‹¤: 0x{current_address:x}")
                break
                
            insn = instructions[0]
            instruction_count += 1
            
            self.output.write(f"{instruction_count:3d}. 0x{insn.address:x}: {insn.mnemonic} {insn.op_str}")
            
            next_address = self._simulate_instruction(insn)
            self.vm_state.print_registers()
            
            if next_address:
                if next_address != insn.address + insn.size:
                    self.output.write(f"        ğŸ”„ ì í”„: 0x{insn.address:x} â†’ 0x{next_address:x}")
                current_address = next_address
            else:
                current_address = insn.address + insn.size
                
            # ê°„ì ‘ ì í”„ ê°ì§€ ê°œì„ 
            if insn.mnemonic == 'jmp':
                # ì§ì ‘ ì í”„ê°€ ì•„ë‹Œ ê²½ìš° (ë ˆì§€ìŠ¤í„°ë‚˜ ë©”ëª¨ë¦¬ ì°¸ì¡°)
                if not insn.op_str.startswith('0x'):
                    self.output.write(f"ğŸ”´ [ê°„ì ‘ ì í”„ ê°ì§€] {insn.op_str}")
                    # ì‹œë®¬ë ˆì´ì…˜ì„ ì¢…ë£Œí•˜ì§€ ì•Šê³  ê³„ì† ì§„í–‰
                    self.output.write(f"[*] ê°„ì ‘ ì í”„ ê³„ì† ì§„í–‰: {insn.op_str}")
                
            self.output.write("-" * 40)
        
        self.output.write(f"\n[*] ì‹œë®¬ë ˆì´ì…˜ ì™„ë£Œ - ì´ {instruction_count}ê°œ ëª…ë ¹ì–´ ì‹¤í–‰")

    def _simulate_instruction(self, insn):
        """ê°œë³„ ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜"""
        mnemonic = insn.mnemonic
        op_str = insn.op_str
        
        if mnemonic == 'mov':
            return self._simulate_mov(op_str)
        elif mnemonic == 'movzx':
            return self._simulate_movzx(op_str)
        elif mnemonic == 'add':
            return self._simulate_add(op_str)
        elif mnemonic == 'sub':
            return self._simulate_sub(op_str)
        elif mnemonic == 'xor':
            return self._simulate_xor(op_str)
        elif mnemonic == 'and':
            return self._simulate_and(op_str)
        elif mnemonic == 'or':
            return self._simulate_or(op_str)
        elif mnemonic == 'shl':
            return self._simulate_shl(op_str)
        elif mnemonic == 'shr':
            return self._simulate_shr(op_str)
        elif mnemonic == 'cmp':
            return self._simulate_cmp(op_str)
        elif mnemonic == 'jmp':
            return self._simulate_jmp(op_str)
        else:
            self.output.write(f"        â†’ ì§€ì›í•˜ì§€ ì•ŠëŠ” ëª…ë ¹ì–´: {mnemonic}")
            return None

    def _simulate_mov(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        src_val = self._get_operand_value(src)
        self._set_operand_value(dst, src_val)
        
        self.output.write(f"        â†’ {dst} = 0x{src_val:x}")
        return None

    def _simulate_movzx(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        src_val = self._get_operand_value(src)
        self._set_operand_value(dst, src_val)
        
        self.output.write(f"        â†’ {dst} = 0x{src_val:x}")
        return None

    def _simulate_add(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val + src_val) & 0xFFFFFFFFFFFFFFFF
        
        self._set_operand_value(dst, result)
        self.output.write(f"        â†’ {dst} = 0x{dst_val:x} + 0x{src_val:x} = 0x{result:x}")
        return None

    def _simulate_sub(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val - src_val) & 0xFFFFFFFFFFFFFFFF
        
        self._set_operand_value(dst, result)
        self.output.write(f"        â†’ {dst} = 0x{dst_val:x} - 0x{src_val:x} = 0x{result:x}")
        return None

    def _simulate_xor(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val ^ src_val) & 0xFFFFFFFFFFFFFFFF
        
        self._set_operand_value(dst, result)
        self.output.write(f"        â†’ {dst} = 0x{dst_val:x} ^ 0x{src_val:x} = 0x{result:x}")
        return None

    def _simulate_and(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val & src_val) & 0xFFFFFFFFFFFFFFFF
        
        self._set_operand_value(dst, result)
        self.output.write(f"        â†’ {dst} = 0x{dst_val:x} & 0x{src_val:x} = 0x{result:x}")
        return None

    def _simulate_or(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val | src_val) & 0xFFFFFFFFFFFFFFFF
        
        self._set_operand_value(dst, result)
        self.output.write(f"        â†’ {dst} = 0x{dst_val:x} | 0x{src_val:x} = 0x{result:x}")
        return None

    def _simulate_shl(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val << src_val) & 0xFFFFFFFFFFFFFFFF
        
        self._set_operand_value(dst, result)
        self.output.write(f"        â†’ {dst} = 0x{dst_val:x} << 0x{src_val:x} = 0x{result:x}")
        return None

    def _simulate_shr(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val >> src_val) & 0xFFFFFFFFFFFFFFFF
        
        self._set_operand_value(dst, result)
        self.output.write(f"        â†’ {dst} = 0x{dst_val:x} >> 0x{src_val:x} = 0x{result:x}")
        return None

    def _simulate_cmp(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val - src_val) & 0xFFFFFFFFFFFFFFFF
        
        self.output.write(f"        â†’ {dst} - {src} = 0x{result:x}")
        return None

    def _simulate_jmp(self, op_str: str):
        if op_str.startswith('0x'):
            target = int(op_str, 16)
            self.output.write(f"        â†’ ì í”„: 0x{target:x}")
            return target
        elif op_str in self.vm_state.registers:
            target = self.vm_state.get_register(op_str)
            self.output.write(f"        â†’ ê°„ì ‘ ì í”„: {op_str} (0x{target:x})")
            return target
        return None

    def _get_operand_value(self, operand: str) -> int:
        operand = operand.strip()
        
        if operand.startswith('0x'):
            return int(operand, 16)
        elif operand.isdigit():
            return int(operand)
        elif operand in self.vm_state.registers:
            return self.vm_state.get_register(operand)
        elif self._is_32bit_register(operand):
            # 32ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ë¥¼ 64ë¹„íŠ¸ë¡œ ë³€í™˜
            reg_64 = self._map_32bit_to_64bit(operand)
            return self.vm_state.get_register(reg_64) & 0xFFFFFFFF
        elif 'ptr [' in operand:
            # ë©”ëª¨ë¦¬ ì°¸ì¡° íŒŒì‹± (ì˜ˆ: "qword ptr [rax]", "dword ptr [rbp + 0xf8]")
            address = self._parse_memory_reference(operand)
            if address is not None:
                value, is_estimated = self.vm_state.get_memory(address)
                if is_estimated:
                    self.output.write(f"        ğŸ”® [ì¶”ì •ê°’] 0x{address:x} = 0x{value:x} â† ì‹¤ì œê°’ í™•ì¸ í•„ìš”!")
                    #self.output.write(f"           ğŸ’¡ í•˜ë“œì½”ë”© ì˜ˆì‹œ: memory_values[0x{address:x}] = 0xì‹¤ì œê°’")
                else:
                    self.output.write(f"        [ë©”ëª¨ë¦¬] 0x{address:x} = 0x{value:x} (ì„¤ì •ê°’)")
                return value
            return 0
        else:
            return 0

    def _set_operand_value(self, operand: str, value: int):
        operand = operand.strip()
        if operand in self.vm_state.registers:
            self.vm_state.set_register(operand, value)
        elif self._is_32bit_register(operand):
            # 32ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ì˜ ê²½ìš° ìƒìœ„ 32ë¹„íŠ¸ëŠ” 0ìœ¼ë¡œ í´ë¦¬ì–´
            reg_64 = self._map_32bit_to_64bit(operand)
            self.vm_state.set_register(reg_64, value & 0xFFFFFFFF)
        elif 'ptr [' in operand:
            # ë©”ëª¨ë¦¬ ì°¸ì¡° íŒŒì‹±
            address = self._parse_memory_reference(operand)
            if address is not None:
                self.vm_state.set_memory(address, value)
                self.output.write(f"        [ë©”ëª¨ë¦¬] 0x{address:x} â† 0x{value:x} (ì €ì¥)")

    def _is_32bit_register(self, operand: str) -> bool:
        """32ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ì¸ì§€ í™•ì¸"""
        return operand in ['eax', 'ebx', 'ecx', 'edx', 'esi', 'edi', 'esp', 'ebp',
                          'r8d', 'r9d', 'r10d', 'r11d', 'r12d', 'r13d', 'r14d', 'r15d']

    def _map_32bit_to_64bit(self, reg_32: str) -> str:
        """32ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ë¥¼ 64ë¹„íŠ¸ë¡œ ë§¤í•‘"""
        mapping = {
            'eax': 'rax', 'ebx': 'rbx', 'ecx': 'rcx', 'edx': 'rdx',
            'esi': 'rsi', 'edi': 'rdi', 'esp': 'rsp', 'ebp': 'rbp',
            'r8d': 'r8', 'r9d': 'r9', 'r10d': 'r10', 'r11d': 'r11',
            'r12d': 'r12', 'r13d': 'r13', 'r14d': 'r14', 'r15d': 'r15'
        }
        return mapping.get(reg_32, reg_32)

    def _parse_memory_reference(self, operand: str) -> int:
        """ë©”ëª¨ë¦¬ ì°¸ì¡°ë¥¼ íŒŒì‹±í•˜ì—¬ ì£¼ì†Œë¥¼ ê³„ì‚°í•©ë‹ˆë‹¤."""
        try:
            # "qword ptr [rax]" â†’ "rax"
            # "dword ptr [rbp + 0xf8]" â†’ "rbp + 0xf8"
            start = operand.find('[') + 1
            end = operand.find(']')
            expr = operand[start:end].strip()
            
            if '+' in expr:
                parts = expr.split('+')
                reg_name = parts[0].strip()
                offset_str = parts[1].strip()
                
                base_addr = self.vm_state.get_register(reg_name)
                if offset_str.startswith('0x'):
                    offset = int(offset_str, 16)
                else:
                    offset = int(offset_str)
                    
                return base_addr + offset
            else:
                # ë‹¨ìˆœ ë ˆì§€ìŠ¤í„° ì°¸ì¡°
                reg_name = expr.strip()
                return self.vm_state.get_register(reg_name)
                
        except (ValueError, IndexError):
            self.output.write(f"        [!] ë©”ëª¨ë¦¬ ì°¸ì¡° íŒŒì‹± ì‹¤íŒ¨: {operand}")
            return None


# ============================================================================
# ë©”ì¸ VM ë¶„ì„ê¸°
# ============================================================================
class VMAnalyzer:
    """í†µí•© VM ë¶„ì„ê¸°"""
    
    def __init__(self, code_bytes: bytes, base_address: int, output_writer: OutputWriter = None, 
                 initial_rbp: int = None, initial_rsp: int = None):
        self.output = output_writer or OutputWriter()
        self.disasm = DisassemblyEngine(code_bytes, base_address, self.output)
        self.vm_state = VMState(self.output, initial_rbp, initial_rsp)
        self.tail_tracker = TailCallTracker(self.disasm, self.output)
        self.pattern_analyzer = PatternAnalyzer(self.disasm, self.output)
        self.simulator = ExecutionSimulator(self.disasm, self.vm_state, self.output)

    def set_real_memory_values(self, memory_values: dict):
        self.vm_state.set_real_memory_values(memory_values)

    def set_real_registers(self, register_values: dict):
        self.vm_state.set_real_registers(register_values)

    def trace_tail_calls(self, entry_address: int, max_instructions_per_block: int = 50, max_revisits: int = 3):
        self.tail_tracker.trace(entry_address, max_instructions_per_block, max_revisits)

    def analyze_vm_patterns(self, entry_address: int, max_chains: int = 10):
        self.pattern_analyzer.analyze(entry_address, max_chains)

    def simulate_execution(self, entry_address: int, max_instructions: int = 200):
        self.simulator.simulate(entry_address, max_instructions)

    def close_output(self):
        """ì¶œë ¥ íŒŒì¼ì„ ë‹«ìŠµë‹ˆë‹¤."""
        self.output.close()


# ============================================================================
# ë©”ì¸ ì‹¤í–‰ë¶€
# ============================================================================
def get_user_choice():
    """ì‚¬ìš©ì ì…ë ¥ì„ ë°›ì•„ ë¶„ì„ ëª¨ë“œë¥¼ ì„ íƒí•©ë‹ˆë‹¤."""
    print("[*] ë¶„ì„ ëª¨ë“œë¥¼ ì„ íƒí•˜ì„¸ìš”:")
    print("1. ìƒì„¸ tail-call ì¶”ì ")
    print("2. ê³ ìˆ˜ì¤€ VM íŒ¨í„´ ë¶„ì„") 
    print("3. ì‹¤í–‰ ì‹œë®¬ë ˆì´ì…˜")
    
    try:
        mode = input("ëª¨ë“œ ì„ íƒ (1/2/3): ").strip()
        if mode not in ['1', '2', '3']:
            print("ì˜ëª»ëœ ì…ë ¥. ê¸°ë³¸ê°’ 1ë²ˆ ì‚¬ìš©.")
            return '1'
        return mode
    except:
        print("ì…ë ¥ ì˜¤ë¥˜. ê¸°ë³¸ê°’ 1ë²ˆ ì‚¬ìš©.")
        return '1'

def get_trace_settings():
    """Tail-call ì¶”ì  ì„¤ì •ì„ ë°›ìŠµë‹ˆë‹¤."""
    try:
        max_block = input("ë¸”ë¡ë‹¹ ìµœëŒ€ ëª…ë ¹ì–´ ìˆ˜ (ê¸°ë³¸ê°’ 50): ").strip()
        max_block = int(max_block) if max_block else 50
        
        max_revisits = input("ì¬ë°©ë¬¸ í—ˆìš© íšŸìˆ˜ (ê¸°ë³¸ê°’ 3): ").strip()
        max_revisits = int(max_revisits) if max_revisits else 3
        
        return max_block, max_revisits
    except:
        return 50, 3

def get_simulation_settings():
    """ì‹œë®¬ë ˆì´ì…˜ ì„¤ì •ì„ ë°›ìŠµë‹ˆë‹¤."""
    try:
        max_insns = input("ìµœëŒ€ ëª…ë ¹ì–´ ê°œìˆ˜ (ê¸°ë³¸ê°’ 200): ").strip()
        return int(max_insns) if max_insns else 200
    except:
        return 200

if __name__ == "__main__":
    # ì„¤ì •
    binary_file_path = "L2.bin"
    BASE_ADDRESS = 0x7ff64dbcf6f4
    ENTRY_ADDRESS = 0x7ff64dbfc67a
    
    # *** ì´ˆê¸° ìŠ¤íƒ ë ˆì§€ìŠ¤í„° ê°’ ì„¤ì • (ë””ë²„ê±°ì—ì„œ í™•ì¸í•œ ì‹¤ì œ ê°’ ì‚¬ìš©) ***
    # rbpì™€ rspëŠ” ë…ë¦½ì ìœ¼ë¡œ ì„¤ì • ê°€ëŠ¥í•©ë‹ˆë‹¤ (ì„œë¡œ ë‹¤ë¥¸ ê°’ ê°€ëŠ¥)
    # Noneìœ¼ë¡œ ë‘ë©´ ê¸°ë³¸ê°’(0x7fff12340000) ì‚¬ìš©
    INITIAL_RBP = None  # ì˜ˆ: 0x00007ffe12345678 (ì‹¤ì œ rbp ê°’)
    INITIAL_RSP = None  # ì˜ˆ: 0x00007ffe12345650 (ì‹¤ì œ rsp ê°’, rbpì™€ ë‹¤ë¥¼ ìˆ˜ ìˆìŒ)
    
    # ë°”ì´ë„ˆë¦¬ ë¡œë“œ
    try:
        with open(binary_file_path, "rb") as f:
            code = f.read()
        print(f"[*] {binary_file_path}ì—ì„œ {len(code)} ë°”ì´íŠ¸ ë¡œë“œ ì„±ê³µ\n")
    except FileNotFoundError:
        print(f"[!] íŒŒì¼ì„ ì°¾ì„ ìˆ˜ ì—†ìŠµë‹ˆë‹¤: {binary_file_path}")
        exit(1)

    # ì‚¬ìš©ì ì„ íƒ
    analysis_mode = get_user_choice()
    
    # ì¶œë ¥ Writer ìƒì„± (ëª¨ë“œì— ë”°ë¼ ë‹¤ë¥¸ íŒŒì¼ëª…)
    output_writer = OutputWriter(analysis_mode)
    
    # ë¶„ì„ê¸° ì´ˆê¸°í™” (ì´ˆê¸° rbp/rsp ê°’ ì „ë‹¬)
    analyzer = VMAnalyzer(code, BASE_ADDRESS, output_writer, INITIAL_RBP, INITIAL_RSP)
    
    # ì‹¤ì œ ë©”ëª¨ë¦¬ ê°’ ì„¤ì • (Binary Ninjaë‚˜ ë””ë²„ê±°ì—ì„œ í™•ì¸í•œ ê°’ë“¤)
    # ì¶”ì •ê°’ì´ ë‚˜ì˜¤ë©´ ì•„ë˜ì— ì‹¤ì œê°’ì„ ì¶”ê°€í•˜ì„¸ìš”
    memory_values = {
        # ì˜ˆì‹œ: 0x7fff123400f8: 0xì‹¤ì œê°’,
        # ì˜ˆì‹œ: 0x7fff12340170: 0xì‹¤ì œê°’,
    }
    if memory_values:
        analyzer.set_real_memory_values(memory_values)
    
    # ì‹¤ì œ ë ˆì§€ìŠ¤í„° ê°’ ì„¤ì • (í•„ìš”ì‹œ)
    register_values = {
        # ì˜ˆì‹œ: 'r13': 0xì‹¤ì œê°’,
        # ì˜ˆì‹œ: 'rax': 0xì‹¤ì œê°’,
        # rbp, rspë„ ì—¬ê¸°ì„œ ë‚˜ì¤‘ì— ë®ì–´ì“¸ ìˆ˜ ìˆìŒ
    }
    if register_values:
        analyzer.set_real_registers(register_values)
    
    # ë¶„ì„ ì‹¤í–‰
    try:
        if analysis_mode == "1":
            output_writer.write("\n[*] ìƒì„¸ tail-call ì¶”ì ì„ ì‹œì‘í•©ë‹ˆë‹¤...")
            max_block, max_revisits = get_trace_settings()
            output_writer.write(f"[*] ì„¤ì •: ë¸”ë¡ë‹¹ {max_block}ê°œ, ì¬ë°©ë¬¸ {max_revisits}íšŒ")
            analyzer.trace_tail_calls(ENTRY_ADDRESS, max_block, max_revisits)
            
        elif analysis_mode == "2":
            output_writer.write("\n[*] ê³ ìˆ˜ì¤€ VM íŒ¨í„´ ë¶„ì„ì„ ì‹œì‘í•©ë‹ˆë‹¤...")
            analyzer.analyze_vm_patterns(ENTRY_ADDRESS, max_chains=5)
            
        elif analysis_mode == "3":
            output_writer.write("\n[*] ì‹¤í–‰ ì‹œë®¬ë ˆì´ì…˜ì„ ì‹œì‘í•©ë‹ˆë‹¤...")
            max_insns = get_simulation_settings()
            output_writer.write(f"[*] ì„¤ì •: ìµœëŒ€ {max_insns}ê°œ ëª…ë ¹ì–´")
            analyzer.simulate_execution(ENTRY_ADDRESS, max_insns)
            
    finally:
        # ë¶„ì„ ì™„ë£Œ í›„ íŒŒì¼ ë‹«ê¸°
        analyzer.close_output()
        output_writer.write("\n[*] ë¶„ì„ì´ ì™„ë£Œë˜ì—ˆìŠµë‹ˆë‹¤.") 