strict digraph "" {
	node [label="\N"];
	"3777:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5568e90>",
		clk_sens=True,
		fillcolor=gold,
		label="3777:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['adrw_next1', 'adr', 'rx_dma_en_r', 'tx_dma_en_r']"];
	"3778:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b55687d0>",
		fillcolor=springgreen,
		label="3778:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3777:AL" -> "3778:IF"	 [cond="[]",
		lineno=None];
	"Leaf_3777:AL"	 [def_var="['adr_cw']",
		label="Leaf_3777:AL"];
	"3779:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5568650>",
		fillcolor=firebrick,
		label="3779:NS
adr_cw <= adrw_next1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5568650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3778:IF" -> "3779:NS"	 [cond="['rx_dma_en_r', 'tx_dma_en_r']",
		label="!((rx_dma_en_r || tx_dma_en_r))",
		lineno=3778];
	"3778:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5568990>",
		fillcolor=firebrick,
		label="3778:NS
adr_cw <= adr[SSRAM_HADR+2:2];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5568990>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3778:IF" -> "3778:NS"	 [cond="['rx_dma_en_r', 'tx_dma_en_r']",
		label="(rx_dma_en_r || tx_dma_en_r)",
		lineno=3778];
	"3779:NS" -> "Leaf_3777:AL"	 [cond="[]",
		lineno=None];
	"3778:NS" -> "Leaf_3777:AL"	 [cond="[]",
		lineno=None];
}
