m255
K4
z2
!s11e vcom 2022.2 2022.04, Apr 26 2022
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/simulation
Pcoreparameters
Z1 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
Z2 DPx4 ieee 15 std_logic_arith 0 22 B[jVX6I8iRX2o6WYW0BB>3
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 o4hn5gYc0WVo72BSL@Ta50
Z4 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z5 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 7
Z6 w1667233722
R0
8C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/coreparameters.vhd
FC:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/coreparameters.vhd
l0
L12 10
VZ?l4>WhRMW4lzhH<h>GLY0
!s100 CjYnWgIIVel@BN`d22LXe1
Z7 OW;C;2022.2;75
33
Z8 !s110 1667235477
!i10b 1
Z9 !s108 1667235477.000000
!s90 -2008|-explicit|-work|COREUART_LIB|C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/coreparameters.vhd|
!s107 C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/coreparameters.vhd|
!i113 1
Z10 o-2008 -explicit -work COREUART_LIB -O0
Z11 tCvgOpt 0
Ecoreuart_c0_coreuart_c0_0_clock_gen
R6
R3
R2
R4
R5
!i122 0
R0
Z12 8C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd
Z13 FC:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd
l0
L35 1
VGX@Z80<XX;fVD]QaHKlOf2
!s100 4@ofEWZ400TAen7MY>cGo1
R7
33
R8
!i10b 1
Z14 !s108 1667235476.000000
Z15 !s90 -2008|-explicit|-work|COREUART_LIB|C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd|
Z16 !s107 C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd|
!i113 1
R10
R11
Artl
R3
R2
R4
R5
DEx4 work 35 coreuart_c0_coreuart_c0_0_clock_gen 0 22 GX@Z80<XX;fVD]QaHKlOf2
!i122 0
l58
L47 221
VINUmCzQkYn0d^Xa`kj<a53
!s100 Cg2d8lzYzMh76UXBDC<n<2
R7
33
R8
!i10b 1
R14
R15
R16
!i113 1
R10
R11
Pcoreuart_c0_coreuart_c0_0_components
R4
R5
!i122 58
Z17 w1669847576
Z18 dC:/share/LuSEE/FPGA/PF_EVAL_TEST/simulation
8C:/share/LuSEE/FPGA/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd
FC:/share/LuSEE/FPGA/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd
l0
L5 50
Vo[U1dWND^2Rn=8Tj2Me1n3
!s100 2<U:4VmMZ5I>bDO8cClo20
R7
33
!s110 1677175662
!i10b 1
!s108 1677175662.000000
!s90 -reportprogress|300|-2008|-explicit|-work|COREUART_LIB|C:/share/LuSEE/FPGA/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd|
!s107 C:/share/LuSEE/FPGA/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd|
!i113 1
R10
R11
Ecoreuart_c0_coreuart_c0_0_coreuart
R6
Z19 DPx4 work 38 coreuart_c0_coreuart_c0_0_coreuart_pkg 0 22 eMMee7WzfIMeBJa3O4F_Q2
R3
R2
R4
R5
!i122 5
R0
Z20 8C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd
Z21 FC:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd
l0
Z22 L34 1
VUkHlY;maR[_Fm5mbWMb>e1
!s100 3YfnK9>k5H[Kl^OLR]^1>0
R7
33
R8
!i10b 1
R9
Z23 !s90 -2008|-explicit|-work|COREUART_LIB|C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd|
Z24 !s107 C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd|
!i113 1
R10
R11
Atranslated
R19
R3
R2
R4
R5
DEx4 work 34 coreuart_c0_coreuart_c0_0_coreuart 0 22 UkHlY;maR[_Fm5mbWMb>e1
!i122 5
l224
L67 502
VgKT6lHDcle7jTnfX534B>2
!s100 c]f0fNU5Og==29XBJ]5dC0
R7
33
R8
!i10b 1
R9
R23
R24
!i113 1
R10
R11
Pcoreuart_c0_coreuart_c0_0_coreuart_pkg
!i122 59
R17
R18
Z25 8C:/share/LuSEE/FPGA/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd
Z26 FC:/share/LuSEE/FPGA/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd
l0
L1 3
VeMMee7WzfIMeBJa3O4F_Q2
!s100 7X>`B3KPco;GYNFn1Y?jE1
R7
33
b1
Z27 !s110 1677175663
!i10b 1
Z28 !s108 1677175663.000000
Z29 !s90 -reportprogress|300|-2008|-explicit|-work|COREUART_LIB|C:/share/LuSEE/FPGA/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd|
Z30 !s107 C:/share/LuSEE/FPGA/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd|
!i113 1
R10
R11
Bbody
R19
!i122 59
l0
Z31 L5 14
Z32 VG]H?:YDA2YcU:9eLTaE4A3
Z33 !s100 f2<fXnXWG2o`1^<U;X9hY0
R7
33
R27
!i10b 1
R28
R29
R30
!i113 1
R10
R11
Ecoreuart_c0_coreuart_c0_0_fifo_256x8
R6
R4
R5
!i122 1
R0
Z34 8C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd
Z35 FC:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd
l0
R22
VFS^;[Nlc2:Z^@ofjSEGX:1
!s100 0WmRl2;QgBnQHW2bbe6:b1
R7
33
R8
!i10b 1
R9
Z36 !s90 -2008|-explicit|-work|COREUART_LIB|C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd|
Z37 !s107 C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd|
!i113 1
R10
R11
Atranslated
R4
R5
DEx4 work 36 coreuart_c0_coreuart_c0_0_fifo_256x8 0 22 FS^;[Nlc2:Z^@ofjSEGX:1
!i122 1
l78
L48 50
VH1JBR6jddK6C8=5ZL2<890
!s100 ebeDf2I:dm5W3`P^b^b^90
R7
33
R8
!i10b 1
R9
R36
R37
!i113 1
R10
R11
Ecoreuart_c0_coreuart_c0_0_fifo_ctrl_256
R6
R2
R3
R4
R5
!i122 1
R0
R34
R35
l0
L121 1
VnN7]9z9lHQ5lP=WPJYGD^2
!s100 bGkm^jg]5YH<XGT`@NnEl0
R7
33
R8
!i10b 1
R9
R36
R37
!i113 1
R10
R11
Atranslated
R2
R3
R4
R5
DEx4 work 39 coreuart_c0_coreuart_c0_0_fifo_ctrl_256 0 22 nN7]9z9lHQ5lP=WPJYGD^2
!i122 1
l188
L144 154
V;[Z>6FDfcYgR`YX9eoc>[1
!s100 6eiLHDX^gS9ZgY:dh:^J40
R7
33
R8
!i10b 1
R9
R36
R37
!i113 1
R10
R11
Ecoreuart_c0_coreuart_c0_0_ram256x8_g5
R6
R4
R5
!i122 1
R0
R34
R35
l0
L304 1
V:akPhOC@:kKZIa43HPO;U0
!s100 WP32dIiCMWe<DW0hJc]932
R7
33
R8
!i10b 1
R9
R36
R37
!i113 1
R10
R11
Atranslated
R4
R5
DEx4 work 37 coreuart_c0_coreuart_c0_0_ram256x8_g5 0 22 :akPhOC@:kKZIa43HPO;U0
!i122 1
l376
L317 113
VO:2Q^bJik[OPGnShize:_1
!s100 DOX2?1RL:H=UZJRn4;e]G1
R7
33
R8
!i10b 1
R9
R36
R37
!i113 1
R10
R11
Ecoreuart_c0_coreuart_c0_0_rx_async
R6
R3
R2
R4
R5
!i122 2
R0
Z38 8C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd
Z39 FC:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd
l0
Z40 L33 1
VD10I[iePOa_>AFC6MMEY60
!s100 2I<FTH=0E1YOCD@3e1jKb0
R7
33
R8
!i10b 1
R9
Z41 !s90 -2008|-explicit|-work|COREUART_LIB|C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd|
Z42 !s107 C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd|
!i113 1
R10
R11
Atranslated
R3
R2
R4
R5
DEx4 work 34 coreuart_c0_coreuart_c0_0_rx_async 0 22 D10I[iePOa_>AFC6MMEY60
!i122 2
l97
L61 451
VZCEGRb:46^me`7@I<k8C21
!s100 CRLQ7>5=^TNQEzWA;zdle0
R7
33
R8
!i10b 1
R9
R41
R42
!i113 1
R10
R11
Ecoreuart_c0_coreuart_c0_0_tx_async
R6
R3
R2
R4
R5
!i122 3
R0
Z43 8C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd
Z44 FC:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd
l0
R40
VLMogOBlBX@mV5V4SJLJP53
!s100 5ac]ez4<Y4BXfQ[l`o1=g3
R7
33
R8
!i10b 1
R9
Z45 !s90 -2008|-explicit|-work|COREUART_LIB|C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd|
Z46 !s107 C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd|
!i113 1
R10
R11
Atranslated
R3
R2
R4
R5
DEx4 work 34 coreuart_c0_coreuart_c0_0_tx_async 0 22 LMogOBlBX@mV5V4SJLJP53
!i122 3
l95
L56 267
VHNgg5NgmGn6zLF[;a>QSk1
!s100 EgoG>Ig5Hdm0<@2Ej=Y4A0
R7
33
R8
!i10b 1
R9
R45
R46
!i113 1
R10
R11
Pmisc
R3
R2
R4
R5
!i122 8
Z47 w1661279671
R0
Z48 8C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/misc.vhd
Z49 FC:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/misc.vhd
l0
L43 73
V3_fL@F40mLzK[DAC34aVV1
!s100 TGIQ]mVE:S[cPChNKSf_A2
R7
33
b1
R8
!i10b 1
R9
Z50 !s90 -2008|-explicit|-work|COREUART_LIB|C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/misc.vhd|
Z51 !s107 C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/misc.vhd|
!i113 1
R10
R11
Bbody
Z52 DPx4 work 4 misc 0 22 3_fL@F40mLzK[DAC34aVV1
R3
R2
R4
R5
!i122 8
l0
L119 382
VUKZLN6_0SF<IJ6iE09b_f1
!s100 AQk@JW:RZSD2P01z_UmN@0
R7
33
R8
!i10b 1
R9
R50
R51
!i113 1
R10
R11
Ptbpack
R52
Z53 DPx4 work 6 textio 0 22 F1Beii1Y:PhTU_9EaaXTP0
R2
R3
R4
R5
!i122 10
R47
R0
Z54 8C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/tbpack.vhd
Z55 FC:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/tbpack.vhd
l0
L26 124
VAeJTR9VD57E__F==EDkfd2
!s100 2SNzAP>eP]KB@]ABlA2:G2
R7
33
b1
R8
!i10b 1
R9
Z56 !s90 -2008|-explicit|-work|COREUART_LIB|C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/tbpack.vhd|
Z57 !s107 C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/tbpack.vhd|
!i113 1
R10
R11
Bbody
Z58 DPx4 work 6 tbpack 0 22 AeJTR9VD57E__F==EDkfd2
R52
R53
R2
R3
R4
R5
!i122 10
l0
L156 371
VZ3=3mA<2O0<@XY5V^VFm33
!s100 69F14NjmJaXWQhPC9^?G:0
R7
33
R8
!i10b 1
R9
R56
R57
!i113 1
R10
R11
Etestbnch
R6
R1
Z59 DPx4 work 14 coreparameters 0 22 Z?l4>WhRMW4lzhH<h>GLY0
R52
R53
R58
R3
R2
R4
R5
!i122 11
R0
Z60 8C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/test/user/testbnch.vhd
Z61 FC:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/test/user/testbnch.vhd
l0
L29 1
V7bB5koL2@7==BZEmQ]4a[3
!s100 0OAIHG9T0m_GC?UgNfadZ0
R7
33
R8
!i10b 1
R9
Z62 !s90 -2008|-explicit|-work|COREUART_LIB|C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/test/user/testbnch.vhd|
Z63 !s107 C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/test/user/testbnch.vhd|
!i113 1
R10
R11
Aver100
R1
R59
R52
R53
R58
R3
R2
R4
R5
DEx4 work 8 testbnch 0 22 7bB5koL2@7==BZEmQ]4a[3
!i122 11
l108
L46 536
Vio`WB5K06l>3=6C@O3Z>82
!s100 AzQY>3b88[0TaA?EfiiMh1
R7
33
R8
!i10b 1
R9
R62
R63
!i113 1
R10
R11
Ptextio
R3
R2
R5
R52
R4
!i122 9
R47
R0
Z64 8C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/textio.vhd
Z65 FC:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/textio.vhd
l0
L65 53
VF1Beii1Y:PhTU_9EaaXTP0
!s100 alT9RUPN7lPM@1:9ZzMEO3
R7
33
b1
R8
!i10b 1
R9
Z66 !s90 -2008|-explicit|-work|COREUART_LIB|C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/textio.vhd|
Z67 !s107 C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/textio.vhd|
!i113 1
R10
R11
Bbody
R53
R3
R2
R5
R52
R4
!i122 9
l0
L126 494
VF[3b<Uh;eMF^FLofXUS;H1
!s100 g@j2hj^OHlf27HdXaoiMF1
R7
33
R8
!i10b 1
R9
R66
R67
!i113 1
R10
R11
Etextio_test
R47
R3
R52
R53
R2
R4
R5
!i122 9
R0
R64
R65
l0
L636 1
VE@MoL?oXIi>THP74>[Ne[3
!s100 LIad0;B_^ofNhNMUDz]o`1
R7
33
R8
!i10b 1
R9
R66
R67
!i113 1
R10
R11
Atb
R3
R52
R53
R2
R4
R5
DEx4 work 11 textio_test 0 22 E@MoL?oXIi>THP74>[Ne[3
!i122 9
l641
L640 139
VdOhUf?WeS1V6E0z0h=a2I1
!s100 B3D2_kSF>D__1bA_jRJGO1
R7
33
R8
!i10b 1
R9
R66
R67
!i113 1
R10
R11
