--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_STARM2_LX45.twx CNC2_STARM2_LX45.ncd -o CNC2_STARM2_LX45.twr
CNC2_STARM2_LX45.pcf -ucf CNC2_STARM2_LX45.ucf

Design file:              CNC2_STARM2_LX45.ncd
Physical constraint file: CNC2_STARM2_LX45.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = OUT 40 ns 
   AFTER COMP "PHY25MHz"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 40 ns AFTER COMP 
   "PHY25MHz"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.049ns.
--------------------------------------------------------------------------------
Slack:     5.951ns IBUFG_CLK_Tx_25MHz
Report:    0.049ns skew meets   6.000ns timing constraint by 5.951ns
From                         To                           Delay(ns)  Skew(ns)
H4.I                         BUFGMUX_X3Y15.I0                 0.839  0.049

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.049ns.
--------------------------------------------------------------------------------
Slack:     5.951ns IBUFG_CLK_Rx_25MHz
Report:    0.049ns skew meets   6.000ns timing constraint by 5.951ns
From                         To                           Delay(ns)  Skew(ns)
H3.I                         BUFGMUX_X3Y16.I0                 0.839  0.049

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 42282515 paths analyzed, 5908 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.926ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_47 (SLICE_X2Y95.C4), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_47 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.507ns (Levels of Logic = 4)
  Clock Path Skew:      1.954ns (2.051 - 0.097)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOA31   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X44Y72.D3      net (fanout=1)        2.216   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<31>
    SLICE_X44Y72.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_624
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X30Y72.C1      net (fanout=1)        1.287   ML3MST_inst/common_mem_douta<31>
    SLICE_X30Y72.C       Tilo                  0.204   ML3MST_inst/reg_dout<31>
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X34Y82.A6      net (fanout=1)        2.805   LB_MIII_DataOut<31>
    SLICE_X34Y82.A       Tilo                  0.203   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<63>LogicTrst
    SLICE_X2Y95.C4       net (fanout=27)       4.260   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<63>
    SLICE_X2Y95.CLK      Tas                   0.289   CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<48>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<47>11
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_47
    -------------------------------------------------  ---------------------------
    Total                                     13.507ns (2.939ns logic, 10.568ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_47 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.393ns (Levels of Logic = 4)
  Clock Path Skew:      1.952ns (2.051 - 0.099)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA31   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X44Y72.D5      net (fanout=1)        2.102   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<31>
    SLICE_X44Y72.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_624
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X30Y72.C1      net (fanout=1)        1.287   ML3MST_inst/common_mem_douta<31>
    SLICE_X30Y72.C       Tilo                  0.204   ML3MST_inst/reg_dout<31>
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X34Y82.A6      net (fanout=1)        2.805   LB_MIII_DataOut<31>
    SLICE_X34Y82.A       Tilo                  0.203   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<63>LogicTrst
    SLICE_X2Y95.C4       net (fanout=27)       4.260   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<63>
    SLICE_X2Y95.CLK      Tas                   0.289   CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<48>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<47>11
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_47
    -------------------------------------------------  ---------------------------
    Total                                     13.393ns (2.939ns logic, 10.454ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_47 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.287ns (Levels of Logic = 4)
  Clock Path Skew:      1.975ns (2.051 - 0.076)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y42.DOA31   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X44Y72.B5      net (fanout=1)        2.028   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<31>
    SLICE_X44Y72.BMUX    Topbb                 0.361   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_548
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X30Y72.C1      net (fanout=1)        1.287   ML3MST_inst/common_mem_douta<31>
    SLICE_X30Y72.C       Tilo                  0.204   ML3MST_inst/reg_dout<31>
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X34Y82.A6      net (fanout=1)        2.805   LB_MIII_DataOut<31>
    SLICE_X34Y82.A       Tilo                  0.203   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<63>LogicTrst
    SLICE_X2Y95.C4       net (fanout=27)       4.260   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<63>
    SLICE_X2Y95.CLK      Tas                   0.289   CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<48>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<47>11
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_47
    -------------------------------------------------  ---------------------------
    Total                                     13.287ns (2.907ns logic, 10.380ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_40 (SLICE_X2Y96.D3), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_40 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.450ns (Levels of Logic = 4)
  Clock Path Skew:      1.940ns (2.037 - 0.097)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y76.D4      net (fanout=1)        2.277   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<24>
    SLICE_X48Y76.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_616
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X30Y70.A4      net (fanout=1)        1.536   ML3MST_inst/common_mem_douta<24>
    SLICE_X30Y70.A       Tilo                  0.203   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X36Y78.C4      net (fanout=1)        2.359   LB_MIII_DataOut<24>
    SLICE_X36Y78.C       Tilo                  0.205   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X2Y96.D3       net (fanout=26)       4.338   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X2Y96.CLK      Tas                   0.289   CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<40>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<40>11
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_40
    -------------------------------------------------  ---------------------------
    Total                                     13.450ns (2.940ns logic, 10.510ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_40 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.375ns (Levels of Logic = 4)
  Clock Path Skew:      1.932ns (2.037 - 0.105)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y76.D1      net (fanout=1)        2.202   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<24>
    SLICE_X48Y76.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_616
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X30Y70.A4      net (fanout=1)        1.536   ML3MST_inst/common_mem_douta<24>
    SLICE_X30Y70.A       Tilo                  0.203   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X36Y78.C4      net (fanout=1)        2.359   LB_MIII_DataOut<24>
    SLICE_X36Y78.C       Tilo                  0.205   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X2Y96.D3       net (fanout=26)       4.338   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X2Y96.CLK      Tas                   0.289   CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<40>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<40>11
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_40
    -------------------------------------------------  ---------------------------
    Total                                     13.375ns (2.940ns logic, 10.435ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_40 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.250ns (Levels of Logic = 4)
  Clock Path Skew:      1.930ns (2.037 - 0.107)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y30.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y76.C3      net (fanout=1)        2.084   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<24>
    SLICE_X48Y76.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_533
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X30Y70.A4      net (fanout=1)        1.536   ML3MST_inst/common_mem_douta<24>
    SLICE_X30Y70.A       Tilo                  0.203   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X36Y78.C4      net (fanout=1)        2.359   LB_MIII_DataOut<24>
    SLICE_X36Y78.C       Tilo                  0.205   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X2Y96.D3       net (fanout=26)       4.338   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X2Y96.CLK      Tas                   0.289   CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<40>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<40>11
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_40
    -------------------------------------------------  ---------------------------
    Total                                     13.250ns (2.933ns logic, 10.317ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_24 (SLICE_X2Y94.D6), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_24 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.250ns (Levels of Logic = 4)
  Clock Path Skew:      1.954ns (2.051 - 0.097)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y76.D4      net (fanout=1)        2.277   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<24>
    SLICE_X48Y76.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_616
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X30Y70.A4      net (fanout=1)        1.536   ML3MST_inst/common_mem_douta<24>
    SLICE_X30Y70.A       Tilo                  0.203   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X36Y78.C4      net (fanout=1)        2.359   LB_MIII_DataOut<24>
    SLICE_X36Y78.C       Tilo                  0.205   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X2Y94.D6       net (fanout=26)       4.138   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X2Y94.CLK      Tas                   0.289   CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<24>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<24>11
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_24
    -------------------------------------------------  ---------------------------
    Total                                     13.250ns (2.940ns logic, 10.310ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_24 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.175ns (Levels of Logic = 4)
  Clock Path Skew:      1.946ns (2.051 - 0.105)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y76.D1      net (fanout=1)        2.202   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<24>
    SLICE_X48Y76.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_616
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X30Y70.A4      net (fanout=1)        1.536   ML3MST_inst/common_mem_douta<24>
    SLICE_X30Y70.A       Tilo                  0.203   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X36Y78.C4      net (fanout=1)        2.359   LB_MIII_DataOut<24>
    SLICE_X36Y78.C       Tilo                  0.205   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X2Y94.D6       net (fanout=26)       4.138   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X2Y94.CLK      Tas                   0.289   CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<24>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<24>11
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_24
    -------------------------------------------------  ---------------------------
    Total                                     13.175ns (2.940ns logic, 10.235ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_24 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.050ns (Levels of Logic = 4)
  Clock Path Skew:      1.944ns (2.051 - 0.107)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y30.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y76.C3      net (fanout=1)        2.084   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<24>
    SLICE_X48Y76.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_533
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X30Y70.A4      net (fanout=1)        1.536   ML3MST_inst/common_mem_douta<24>
    SLICE_X30Y70.A       Tilo                  0.203   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X36Y78.C4      net (fanout=1)        2.359   LB_MIII_DataOut<24>
    SLICE_X36Y78.C       Tilo                  0.205   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X2Y94.D6       net (fanout=26)       4.138   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X2Y94.CLK      Tas                   0.289   CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<24>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<24>11
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_24
    -------------------------------------------------  ---------------------------
    Total                                     13.050ns (2.933ns logic, 10.117ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43 (SLICE_X36Y77.B4), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_27 (FF)
  Destination:          CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.897ns (Levels of Logic = 3)
  Clock Path Skew:      2.480ns (2.170 - -0.310)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/reg_dout_27 to CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.BQ      Tcko                  0.421   ML3MST_inst/reg_dout<28>
                                                       ML3MST_inst/reg_dout_27
    SLICE_X37Y75.A5      net (fanout=1)        0.945   ML3MST_inst/reg_dout<27>
    SLICE_X37Y75.A       Tilo                  0.244   LB_MIII_DataOut<23>
                                                       ML3MST_inst/Mmux_host_data_r201
    SLICE_X36Y77.A4      net (fanout=1)        0.529   LB_MIII_DataOut<27>
    SLICE_X36Y77.A       Tilo                  0.193   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X36Y77.B4      net (fanout=26)       0.386   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X36Y77.CLK     Tah         (-Th)    -0.179   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[43]_ISTOP_DataIn[11]_MUX_529_o11
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43
    -------------------------------------------------  ---------------------------
    Total                                      2.897ns (1.037ns logic, 1.860ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.277ns (Levels of Logic = 3)
  Clock Path Skew:      2.492ns (2.170 - -0.322)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y63.AQ      Tcko                  0.368   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y70.D3      net (fanout=21)       0.936   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y70.D       Tilo                  0.244   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst2
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst21
    SLICE_X36Y77.A5      net (fanout=16)       0.971   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst2
    SLICE_X36Y77.A       Tilo                  0.193   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X36Y77.B4      net (fanout=26)       0.386   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X36Y77.CLK     Tah         (-Th)    -0.179   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[43]_ISTOP_DataIn[11]_MUX_529_o11
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (0.984ns logic, 2.293ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 3)
  Clock Path Skew:      2.502ns (2.170 - -0.332)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y57.AQ      Tcko                  0.384   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y70.D5      net (fanout=6)        1.027   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y70.D       Tilo                  0.244   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst2
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst21
    SLICE_X36Y77.A5      net (fanout=16)       0.971   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst2
    SLICE_X36Y77.A       Tilo                  0.193   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X36Y77.B4      net (fanout=26)       0.386   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X36Y77.CLK     Tah         (-Th)    -0.179   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[43]_ISTOP_DataIn[11]_MUX_529_o11
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (1.000ns logic, 2.384ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (SLICE_X32Y78.D5), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_16 (FF)
  Destination:          CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.905ns (Levels of Logic = 3)
  Clock Path Skew:      2.474ns (2.171 - -0.303)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/reg_dout_16 to CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.AQ      Tcko                  0.384   ML3MST_inst/reg_dout<17>
                                                       ML3MST_inst/reg_dout_16
    SLICE_X36Y74.A6      net (fanout=1)        1.041   ML3MST_inst/reg_dout<16>
    SLICE_X36Y74.A       Tilo                  0.193   LB_MIII_DataOut<16>
                                                       ML3MST_inst/Mmux_host_data_r81
    SLICE_X32Y78.C3      net (fanout=1)        0.698   LB_MIII_DataOut<16>
    SLICE_X32Y78.C       Tilo                  0.193   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst
    SLICE_X32Y78.D5      net (fanout=31)       0.217   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>
    SLICE_X32Y78.CLK     Tah         (-Th)    -0.179   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[32]_ISTOP_DataIn[0]_MUX_540_o11
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    -------------------------------------------------  ---------------------------
    Total                                      2.905ns (0.949ns logic, 1.956ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0 (FF)
  Destination:          CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 3)
  Clock Path Skew:      2.521ns (2.171 - -0.350)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0 to CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y83.AQ      Tcko                  0.368   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0
    SLICE_X31Y71.A6      net (fanout=1)        0.907   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<0>
    SLICE_X31Y71.A       Tilo                  0.244   CNC2_STARM2_LX45/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst_SW0
    SLICE_X32Y78.C1      net (fanout=1)        1.046   N17
    SLICE_X32Y78.C       Tilo                  0.193   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst
    SLICE_X32Y78.D5      net (fanout=31)       0.217   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>
    SLICE_X32Y78.CLK     Tah         (-Th)    -0.179   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[32]_ISTOP_DataIn[0]_MUX_540_o11
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (0.984ns logic, 2.170ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.422ns (Levels of Logic = 3)
  Clock Path Skew:      2.493ns (2.171 - -0.322)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y63.AQ      Tcko                  0.368   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y70.D3      net (fanout=21)       0.936   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y70.D       Tilo                  0.244   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst2
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst21
    SLICE_X32Y78.C4      net (fanout=16)       1.285   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst2
    SLICE_X32Y78.C       Tilo                  0.193   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst
    SLICE_X32Y78.D5      net (fanout=31)       0.217   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>
    SLICE_X32Y78.CLK     Tah         (-Th)    -0.179   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[32]_ISTOP_DataIn[0]_MUX_540_o11
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.984ns logic, 2.438ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_20 (SLICE_X34Y76.C4), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_20 (FF)
  Destination:          CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 3)
  Clock Path Skew:      2.471ns (2.168 - -0.303)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/reg_dout_20 to CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y67.AQ      Tcko                  0.368   ML3MST_inst/reg_dout<21>
                                                       ML3MST_inst/reg_dout_20
    SLICE_X37Y74.D3      net (fanout=1)        1.254   ML3MST_inst/reg_dout<20>
    SLICE_X37Y74.D       Tilo                  0.244   LB_MIII_DataOut<20>
                                                       ML3MST_inst/Mmux_host_data_r131
    SLICE_X34Y76.B6      net (fanout=1)        0.466   LB_MIII_DataOut<20>
    SLICE_X34Y76.B       Tilo                  0.191   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<52>LogicTrst
    SLICE_X34Y76.C4      net (fanout=30)       0.286   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<52>
    SLICE_X34Y76.CLK     Tah         (-Th)    -0.114   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[20]_ISTOP_DataIn[4]_MUX_520_o11
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_20
    -------------------------------------------------  ---------------------------
    Total                                      2.923ns (0.917ns logic, 2.006ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.974ns (Levels of Logic = 3)
  Clock Path Skew:      2.490ns (2.168 - -0.322)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y63.AQ      Tcko                  0.368   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y70.D3      net (fanout=21)       0.936   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y70.D       Tilo                  0.244   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst2
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst21
    SLICE_X34Y76.B4      net (fanout=16)       0.835   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst2
    SLICE_X34Y76.B       Tilo                  0.191   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<52>LogicTrst
    SLICE_X34Y76.C4      net (fanout=30)       0.286   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<52>
    SLICE_X34Y76.CLK     Tah         (-Th)    -0.114   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[20]_ISTOP_DataIn[4]_MUX_520_o11
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_20
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (0.917ns logic, 2.057ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.081ns (Levels of Logic = 3)
  Clock Path Skew:      2.500ns (2.168 - -0.332)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y57.AQ      Tcko                  0.384   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y70.D5      net (fanout=6)        1.027   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y70.D       Tilo                  0.244   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst2
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst21
    SLICE_X34Y76.B4      net (fanout=16)       0.835   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst2
    SLICE_X34Y76.B       Tilo                  0.191   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<52>LogicTrst
    SLICE_X34Y76.C4      net (fanout=30)       0.286   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<52>
    SLICE_X34Y76.CLK     Tah         (-Th)    -0.114   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[20]_ISTOP_DataIn[4]_MUX_520_o11
                                                       CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_20
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (0.933ns logic, 2.148ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y3.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.189ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (SLICE_X18Y21.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.388ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.237 - 0.258)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X18Y21.C2      net (fanout=11)       1.806   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X18Y21.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>_SW0
    SLICE_X18Y21.A2      net (fanout=1)        0.624   ML3MST_inst/N386
    SLICE_X18Y21.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (0.958ns logic, 2.430ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.147 - 0.154)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.DQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28
    SLICE_X18Y21.C3      net (fanout=2)        0.473   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
    SLICE_X18Y21.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>_SW0
    SLICE_X18Y21.A2      net (fanout=1)        0.624   ML3MST_inst/N386
    SLICE_X18Y21.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (0.997ns logic, 1.097ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (SLICE_X18Y22.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.250ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.235 - 0.258)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X18Y22.C2      net (fanout=11)       1.668   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X18Y22.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>_SW0
    SLICE_X18Y22.A2      net (fanout=1)        0.624   ML3MST_inst/N390
    SLICE_X18Y22.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (0.958ns logic, 2.292ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.513ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.BQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31
    SLICE_X18Y22.C4      net (fanout=2)        0.931   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
    SLICE_X18Y22.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>_SW0
    SLICE_X18Y22.A2      net (fanout=1)        0.624   ML3MST_inst/N390
    SLICE_X18Y22.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    -------------------------------------------------  ---------------------------
    Total                                      2.513ns (0.958ns logic, 1.555ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (SLICE_X24Y29.D2), 333 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.183ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.154 - 0.157)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y26.BMUX    Tshcko                0.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_3
    SLICE_X27Y33.D5      net (fanout=12)       1.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<3>
    SLICE_X27Y33.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT261
    SLICE_X24Y29.D2      net (fanout=1)        1.010   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<3>
    SLICE_X24Y29.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (1.055ns logic, 2.128ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.245ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.484 - 0.493)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y40.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X38Y21.B2      net (fanout=12)       3.715   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X38Y21.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X23Y25.B3      net (fanout=16)       2.284   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X23Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X23Y25.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X23Y25.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X23Y25.C2      net (fanout=1)        0.427   ML3MST_inst/N1291
    SLICE_X23Y25.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X23Y25.D5      net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X23Y25.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X26Y26.A1      net (fanout=1)        0.870   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X26Y26.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X27Y29.C6      net (fanout=28)       0.833   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X27Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1231
    SLICE_X27Y33.D2      net (fanout=8)        0.960   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT123
    SLICE_X27Y33.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT261
    SLICE_X24Y29.D2      net (fanout=1)        1.010   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<3>
    SLICE_X24Y29.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    -------------------------------------------------  ---------------------------
    Total                                     13.245ns (2.750ns logic, 10.495ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.181ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.484 - 0.493)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y40.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X38Y21.B2      net (fanout=12)       3.715   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X38Y21.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X23Y25.B3      net (fanout=16)       2.284   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X23Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X23Y25.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X23Y25.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X23Y25.C2      net (fanout=1)        0.427   ML3MST_inst/N1291
    SLICE_X23Y25.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X23Y25.D5      net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X23Y25.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X26Y26.A1      net (fanout=1)        0.870   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X26Y26.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X27Y29.A3      net (fanout=28)       1.006   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X27Y29.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1241
    SLICE_X27Y33.D3      net (fanout=14)       0.723   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT112
    SLICE_X27Y33.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT261
    SLICE_X24Y29.D2      net (fanout=1)        1.010   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<3>
    SLICE_X24Y29.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    -------------------------------------------------  ---------------------------
    Total                                     13.181ns (2.750ns logic, 10.431ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc (SLICE_X20Y18.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    SLICE_X20Y18.D6      net (fanout=9)        0.026   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    SLICE_X20Y18.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc_glue_set
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (SLICE_X24Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X24Y29.A6      net (fanout=11)       0.036   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X24Y29.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (SLICE_X24Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    SLICE_X24Y29.D6      net (fanout=13)       0.036   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
    SLICE_X24Y29.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y16.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.748ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X5Y55.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.686ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.231 - 0.258)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X3Y56.A3       net (fanout=2)        0.962   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X3Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X5Y55.CE       net (fanout=5)        0.696   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X5Y55.CLK      Tceck                 0.361   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.686ns (1.028ns logic, 1.658ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.019ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.231 - 0.246)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y55.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y56.A6       net (fanout=2)        0.312   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X5Y55.CE       net (fanout=5)        0.696   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X5Y55.CLK      Tceck                 0.361   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.019ns (1.011ns logic, 1.008ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (SLICE_X5Y55.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.665ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.231 - 0.258)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X3Y56.A3       net (fanout=2)        0.962   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X3Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X5Y55.CE       net (fanout=5)        0.696   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X5Y55.CLK      Tceck                 0.340   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (1.007ns logic, 1.658ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.998ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.231 - 0.246)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y55.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y56.A6       net (fanout=2)        0.312   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X5Y55.CE       net (fanout=5)        0.696   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X5Y55.CLK      Tceck                 0.340   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.998ns (0.990ns logic, 1.008ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2 (SLICE_X5Y55.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.649ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.231 - 0.258)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X3Y56.A3       net (fanout=2)        0.962   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X3Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X5Y55.CE       net (fanout=5)        0.696   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X5Y55.CLK      Tceck                 0.324   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (0.991ns logic, 1.658ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.982ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.231 - 0.246)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y55.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y56.A6       net (fanout=2)        0.312   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X5Y55.CE       net (fanout=5)        0.696   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X5Y55.CLK      Tceck                 0.324   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.982ns (0.974ns logic, 1.008ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X1Y54.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y54.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X1Y54.C5       net (fanout=1)        0.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X1Y54.CLK      Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X5Y55.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X5Y55.C5       net (fanout=3)        0.064   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X5Y55.CLK      Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_GND_32_o_add_0_OUT<4>1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.353ns logic, 0.064ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X1Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y54.BQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X1Y54.B5       net (fanout=1)        0.067   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>
    SLICE_X1Y54.CLK      Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X6Y54.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X6Y54.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rw_IDLY_3 (SLICE_X13Y50.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     13.764ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/asic_reset (FF)
  Destination:          ML3MST_inst/reg_rw_IDLY_3 (FF)
  Data Path Delay:      12.192ns (Levels of Logic = 1)
  Clock Path Skew:      -0.587ns (0.822 - 1.409)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/asic_reset to ML3MST_inst/reg_rw_IDLY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y52.CMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_core_status__n9506_inv1
                                                       ML3MST_inst/ml3_logic_root/asic_reset
    SLICE_X45Y84.C1      net (fanout=74)       5.308   ML3MST_inst/ml3_logic_root/asic_reset
    SLICE_X45Y84.C       Tilo                  0.259   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X13Y50.SR      net (fanout=61)       5.718   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X13Y50.CLK     Tsrck                 0.446   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    -------------------------------------------------  ---------------------------
    Total                                     12.192ns (1.166ns logic, 11.026ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rw_IDLY_2 (SLICE_X13Y50.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     13.740ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/asic_reset (FF)
  Destination:          ML3MST_inst/reg_rw_IDLY_2 (FF)
  Data Path Delay:      12.168ns (Levels of Logic = 1)
  Clock Path Skew:      -0.587ns (0.822 - 1.409)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/asic_reset to ML3MST_inst/reg_rw_IDLY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y52.CMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_core_status__n9506_inv1
                                                       ML3MST_inst/ml3_logic_root/asic_reset
    SLICE_X45Y84.C1      net (fanout=74)       5.308   ML3MST_inst/ml3_logic_root/asic_reset
    SLICE_X45Y84.C       Tilo                  0.259   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X13Y50.SR      net (fanout=61)       5.718   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X13Y50.CLK     Tsrck                 0.422   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    -------------------------------------------------  ---------------------------
    Total                                     12.168ns (1.142ns logic, 11.026ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rw_IDLY_1 (SLICE_X13Y50.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     13.720ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/asic_reset (FF)
  Destination:          ML3MST_inst/reg_rw_IDLY_1 (FF)
  Data Path Delay:      12.148ns (Levels of Logic = 1)
  Clock Path Skew:      -0.587ns (0.822 - 1.409)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/asic_reset to ML3MST_inst/reg_rw_IDLY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y52.CMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_core_status__n9506_inv1
                                                       ML3MST_inst/ml3_logic_root/asic_reset
    SLICE_X45Y84.C1      net (fanout=74)       5.308   ML3MST_inst/ml3_logic_root/asic_reset
    SLICE_X45Y84.C       Tilo                  0.259   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X13Y50.SR      net (fanout=61)       5.718   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X13Y50.CLK     Tsrck                 0.402   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    -------------------------------------------------  ---------------------------
    Total                                     12.148ns (1.122ns logic, 11.026ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_d_7 (SLICE_X39Y61.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.434ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_7 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_d_7 (FF)
  Data Path Delay:      1.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.635ns (1.417 - 0.782)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_7 to ML3MST_inst/reg_rc_INTS_set_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y61.AMUX    Tshcko                0.434   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd76-In6
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_7
    SLICE_X39Y61.A3      net (fanout=2)        0.460   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_7
    SLICE_X39Y61.CLK     Tah         (-Th)    -0.292   ML3MST_inst/reg_rc_INTS_set_d<16>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_set<7>1
                                                       ML3MST_inst/reg_rc_INTS_set_d_7
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.726ns logic, 0.460ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_d_11 (SLICE_X39Y61.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.623ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_11 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_d_11 (FF)
  Data Path Delay:      0.996ns (Levels of Logic = 0)
  Clock Path Skew:      0.634ns (1.417 - 0.783)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_11 to ML3MST_inst/reg_rc_INTS_set_d_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y61.BQ      Tcko                  0.368   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_17
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_11
    SLICE_X39Y61.CX      net (fanout=2)        0.580   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_11
    SLICE_X39Y61.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/reg_rc_INTS_set_d<16>
                                                       ML3MST_inst/reg_rc_INTS_set_d_11
    -------------------------------------------------  ---------------------------
    Total                                      0.996ns (0.416ns logic, 0.580ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_6 (SLICE_X45Y60.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.225ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rs_CMD_clr_6 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_6 (FF)
  Data Path Delay:      1.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.646ns (1.415 - 0.769)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rs_CMD_clr_6 to ML3MST_inst/reg_rs_CMD_clr_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y55.DQ      Tcko                  0.368   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rs_CMD_clr_6
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rs_CMD_clr_6
    SLICE_X45Y60.C5      net (fanout=2)        0.746   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rs_CMD_clr_6
    SLICE_X45Y60.CLK     Tah         (-Th)    -0.292   ML3MST_inst/reg_rs_CMD_clr_d<8>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_clr<6>1
                                                       ML3MST_inst/reg_rs_CMD_clr_d_6
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.660ns logic, 0.746ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X3Y45.A4), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.142ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.497ns (Levels of Logic = 12)
  Clock Path Skew:      -0.660ns (0.777 - 1.437)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y50.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X1Y42.D1       net (fanout=13)       2.220   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X1Y42.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X1Y42.C3       net (fanout=2)        0.630   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X1Y42.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X1Y42.B1       net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X1Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X2Y44.B6       net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X2Y44.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X2Y44.A5       net (fanout=2)        0.228   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X2Y44.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y44.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y44.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y44.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y44.C        Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X4Y45.A6       net (fanout=2)        0.802   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X4Y45.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X4Y45.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X4Y45.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X4Y45.C4       net (fanout=3)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X4Y45.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y45.B1       net (fanout=8)        1.014   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y45.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X3Y45.A4       net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X3Y45.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.497ns (3.177ns logic, 7.320ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.934ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.290ns (Levels of Logic = 12)
  Clock Path Skew:      -0.659ns (0.777 - 1.436)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X1Y42.D4       net (fanout=16)       2.013   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X1Y42.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X1Y42.C3       net (fanout=2)        0.630   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X1Y42.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X1Y42.B1       net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X1Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X2Y44.B6       net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X2Y44.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X2Y44.A5       net (fanout=2)        0.228   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X2Y44.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y44.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y44.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y44.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y44.C        Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X4Y45.A6       net (fanout=2)        0.802   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X4Y45.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X4Y45.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X4Y45.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X4Y45.C4       net (fanout=3)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X4Y45.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y45.B1       net (fanout=8)        1.014   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y45.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X3Y45.A4       net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X3Y45.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.290ns (3.177ns logic, 7.113ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.856ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.212ns (Levels of Logic = 12)
  Clock Path Skew:      -0.659ns (0.777 - 1.436)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X1Y42.D5       net (fanout=16)       1.935   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X1Y42.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X1Y42.C3       net (fanout=2)        0.630   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X1Y42.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X1Y42.B1       net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X1Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X2Y44.B6       net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X2Y44.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X2Y44.A5       net (fanout=2)        0.228   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X2Y44.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y44.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y44.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y44.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y44.C        Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X4Y45.A6       net (fanout=2)        0.802   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X4Y45.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X4Y45.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X4Y45.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X4Y45.C4       net (fanout=3)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X4Y45.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y45.B1       net (fanout=8)        1.014   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y45.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X3Y45.A4       net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X3Y45.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.212ns (3.177ns logic, 7.035ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X3Y45.A6), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.074ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.429ns (Levels of Logic = 12)
  Clock Path Skew:      -0.660ns (0.777 - 1.437)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y50.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X1Y42.D1       net (fanout=13)       2.220   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X1Y42.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X1Y42.C3       net (fanout=2)        0.630   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X1Y42.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X1Y42.B1       net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X1Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X2Y44.B6       net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X2Y44.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X2Y44.A5       net (fanout=2)        0.228   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X2Y44.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y44.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y44.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y44.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y44.C        Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X4Y45.A6       net (fanout=2)        0.802   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X4Y45.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X4Y45.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X4Y45.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X4Y45.C4       net (fanout=3)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X4Y45.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X1Y45.D2       net (fanout=8)        1.028   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X1Y45.DMUX     Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X3Y45.A6       net (fanout=1)        0.304   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X3Y45.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.429ns (3.231ns logic, 7.198ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.866ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.222ns (Levels of Logic = 12)
  Clock Path Skew:      -0.659ns (0.777 - 1.436)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X1Y42.D4       net (fanout=16)       2.013   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X1Y42.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X1Y42.C3       net (fanout=2)        0.630   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X1Y42.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X1Y42.B1       net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X1Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X2Y44.B6       net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X2Y44.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X2Y44.A5       net (fanout=2)        0.228   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X2Y44.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y44.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y44.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y44.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y44.C        Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X4Y45.A6       net (fanout=2)        0.802   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X4Y45.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X4Y45.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X4Y45.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X4Y45.C4       net (fanout=3)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X4Y45.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X1Y45.D2       net (fanout=8)        1.028   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X1Y45.DMUX     Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X3Y45.A6       net (fanout=1)        0.304   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X3Y45.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.222ns (3.231ns logic, 6.991ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.788ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.144ns (Levels of Logic = 12)
  Clock Path Skew:      -0.659ns (0.777 - 1.436)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X1Y42.D5       net (fanout=16)       1.935   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X1Y42.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X1Y42.C3       net (fanout=2)        0.630   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X1Y42.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X1Y42.B1       net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X1Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X2Y44.B6       net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X2Y44.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X2Y44.A5       net (fanout=2)        0.228   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X2Y44.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y44.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y44.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y44.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y44.C        Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X4Y45.A6       net (fanout=2)        0.802   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X4Y45.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X4Y45.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X4Y45.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X4Y45.C4       net (fanout=3)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X4Y45.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X1Y45.D2       net (fanout=8)        1.028   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X1Y45.DMUX     Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X3Y45.A6       net (fanout=1)        0.304   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X3Y45.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.144ns (3.231ns logic, 6.913ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (SLICE_X2Y45.B5), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.931ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      10.286ns (Levels of Logic = 12)
  Clock Path Skew:      -0.660ns (0.777 - 1.437)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y50.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X1Y42.D1       net (fanout=13)       2.220   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X1Y42.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X1Y42.C3       net (fanout=2)        0.630   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X1Y42.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X1Y42.B1       net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X1Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X2Y44.B6       net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X2Y44.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X2Y44.A5       net (fanout=2)        0.228   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X2Y44.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y44.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y44.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y44.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y44.C        Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X4Y45.A6       net (fanout=2)        0.802   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X4Y45.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X4Y45.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X4Y45.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X4Y45.C4       net (fanout=3)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X4Y45.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X2Y45.A2       net (fanout=8)        0.979   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X2Y45.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X2Y45.B5       net (fanout=1)        0.353   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X2Y45.CLK      Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     10.286ns (3.088ns logic, 7.198ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.723ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      10.079ns (Levels of Logic = 12)
  Clock Path Skew:      -0.659ns (0.777 - 1.436)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X1Y42.D4       net (fanout=16)       2.013   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X1Y42.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X1Y42.C3       net (fanout=2)        0.630   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X1Y42.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X1Y42.B1       net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X1Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X2Y44.B6       net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X2Y44.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X2Y44.A5       net (fanout=2)        0.228   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X2Y44.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y44.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y44.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y44.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y44.C        Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X4Y45.A6       net (fanout=2)        0.802   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X4Y45.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X4Y45.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X4Y45.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X4Y45.C4       net (fanout=3)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X4Y45.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X2Y45.A2       net (fanout=8)        0.979   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X2Y45.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X2Y45.B5       net (fanout=1)        0.353   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X2Y45.CLK      Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     10.079ns (3.088ns logic, 6.991ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.645ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      10.001ns (Levels of Logic = 12)
  Clock Path Skew:      -0.659ns (0.777 - 1.436)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X1Y42.D5       net (fanout=16)       1.935   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X1Y42.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X1Y42.C3       net (fanout=2)        0.630   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X1Y42.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X1Y42.B1       net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X1Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X2Y44.B6       net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X2Y44.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X2Y44.A5       net (fanout=2)        0.228   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X2Y44.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X2Y44.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X2Y44.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X2Y44.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X2Y44.C        Tilo                  0.204   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X4Y45.A6       net (fanout=2)        0.802   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X4Y45.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X4Y45.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X4Y45.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X4Y45.C4       net (fanout=3)        0.350   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X4Y45.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X2Y45.A2       net (fanout=8)        0.979   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X2Y45.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X2Y45.B5       net (fanout=1)        0.353   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X2Y45.CLK      Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     10.001ns (3.088ns logic, 6.913ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_24 (SLICE_X39Y69.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.769ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_24 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_24 (FF)
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.588ns (1.385 - 0.797)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/reg_rs_CMD_24 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y69.DQ      Tcko                  0.368   ML3MST_inst/reg_rs_CMD<24>
                                                       ML3MST_inst/reg_rs_CMD_24
    SLICE_X39Y69.AX      net (fanout=3)        0.388   ML3MST_inst/reg_rs_CMD<24>
    SLICE_X39Y69.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<27>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_24
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.416ns logic, 0.388ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_31 (SLICE_X43Y69.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.767ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_31 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_31 (FF)
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.591ns (1.384 - 0.793)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/reg_rs_CMD_31 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.CQ      Tcko                  0.384   ML3MST_inst/reg_rs_CMD<31>
                                                       ML3MST_inst/reg_rs_CMD_31
    SLICE_X43Y69.DX      net (fanout=3)        0.377   ML3MST_inst/reg_rs_CMD<31>
    SLICE_X43Y69.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<31>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_31
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.432ns logic, 0.377ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_22 (SLICE_X40Y69.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.686ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_INTS_22 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_22 (FF)
  Data Path Delay:      0.893ns (Levels of Logic = 0)
  Clock Path Skew:      0.594ns (1.386 - 0.792)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/reg_rc_INTS_22 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.BQ      Tcko                  0.384   ML3MST_inst/reg_rc_INTS<22>
                                                       ML3MST_inst/reg_rc_INTS_22
    SLICE_X40Y69.BX      net (fanout=4)        0.402   ML3MST_inst/reg_rc_INTS<22>
    SLICE_X40Y69.CLK     Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<22>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_22
    -------------------------------------------------  ---------------------------
    Total                                      0.893ns (0.491ns logic, 0.402ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 250242 paths analyzed, 8702 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.357ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X3Y44.DIA8), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.041ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.540 - 0.596)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y76.D4      net (fanout=1)        2.277   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<24>
    SLICE_X48Y76.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_616
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X30Y70.A4      net (fanout=1)        1.536   ML3MST_inst/common_mem_douta<24>
    SLICE_X30Y70.A       Tilo                  0.203   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X36Y78.C4      net (fanout=1)        2.359   LB_MIII_DataOut<24>
    SLICE_X36Y78.C       Tilo                  0.205   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X47Y85.A4      net (fanout=26)       1.824   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X47Y85.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<8>LogicTrst1
    RAMB16_X3Y44.DIA8    net (fanout=1)        0.835   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
    RAMB16_X3Y44.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     12.041ns (3.210ns logic, 8.831ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.966ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.540 - 0.604)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y76.D1      net (fanout=1)        2.202   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<24>
    SLICE_X48Y76.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_616
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X30Y70.A4      net (fanout=1)        1.536   ML3MST_inst/common_mem_douta<24>
    SLICE_X30Y70.A       Tilo                  0.203   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X36Y78.C4      net (fanout=1)        2.359   LB_MIII_DataOut<24>
    SLICE_X36Y78.C       Tilo                  0.205   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X47Y85.A4      net (fanout=26)       1.824   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X47Y85.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<8>LogicTrst1
    RAMB16_X3Y44.DIA8    net (fanout=1)        0.835   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
    RAMB16_X3Y44.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.966ns (3.210ns logic, 8.756ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.841ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.540 - 0.606)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y30.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y76.C3      net (fanout=1)        2.084   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<24>
    SLICE_X48Y76.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_533
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X30Y70.A4      net (fanout=1)        1.536   ML3MST_inst/common_mem_douta<24>
    SLICE_X30Y70.A       Tilo                  0.203   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X36Y78.C4      net (fanout=1)        2.359   LB_MIII_DataOut<24>
    SLICE_X36Y78.C       Tilo                  0.205   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X47Y85.A4      net (fanout=26)       1.824   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X47Y85.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<8>LogicTrst1
    RAMB16_X3Y44.DIA8    net (fanout=1)        0.835   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
    RAMB16_X3Y44.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.841ns (3.203ns logic, 8.638ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X3Y44.DIA10), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.035ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y42.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X46Y73.A1      net (fanout=1)        2.333   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<26>
    SLICE_X46Y73.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_418
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X28Y69.A3      net (fanout=1)        1.592   ML3MST_inst/common_mem_douta<26>
    SLICE_X28Y69.A       Tilo                  0.205   ML3MST_inst/reg_dout<26>
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X35Y77.C4      net (fanout=1)        1.901   LB_MIII_DataOut<26>
    SLICE_X35Y77.C       Tilo                  0.259   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X48Y84.D5      net (fanout=26)       2.041   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X48Y84.D       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<10>LogicTrst1
    RAMB16_X3Y44.DIA10   net (fanout=1)        0.975   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<10>
    RAMB16_X3Y44.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     12.035ns (3.193ns logic, 8.842ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.683ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.232 - 0.258)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y40.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X46Y73.A2      net (fanout=1)        1.981   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<26>
    SLICE_X46Y73.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_418
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X28Y69.A3      net (fanout=1)        1.592   ML3MST_inst/common_mem_douta<26>
    SLICE_X28Y69.A       Tilo                  0.205   ML3MST_inst/reg_dout<26>
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X35Y77.C4      net (fanout=1)        1.901   LB_MIII_DataOut<26>
    SLICE_X35Y77.C       Tilo                  0.259   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X48Y84.D5      net (fanout=26)       2.041   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X48Y84.D       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<10>LogicTrst1
    RAMB16_X3Y44.DIA10   net (fanout=1)        0.975   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<10>
    RAMB16_X3Y44.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.683ns (3.193ns logic, 8.490ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.615ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.232 - 0.251)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y42.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X46Y73.B5      net (fanout=1)        1.925   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<26>
    SLICE_X46Y73.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_536
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X28Y69.A3      net (fanout=1)        1.592   ML3MST_inst/common_mem_douta<26>
    SLICE_X28Y69.A       Tilo                  0.205   ML3MST_inst/reg_dout<26>
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X35Y77.C4      net (fanout=1)        1.901   LB_MIII_DataOut<26>
    SLICE_X35Y77.C       Tilo                  0.259   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X48Y84.D5      net (fanout=26)       2.041   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X48Y84.D       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<10>LogicTrst1
    RAMB16_X3Y44.DIA10   net (fanout=1)        0.975   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<10>
    RAMB16_X3Y44.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.615ns (3.181ns logic, 8.434ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X3Y44.DIA9), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.956ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.540 - 0.598)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y57.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X32Y77.A3      net (fanout=6)        3.973   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X32Y77.A       Tilo                  0.205   N39
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X31Y71.D1      net (fanout=16)       1.145   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X31Y71.D       Tilo                  0.259   CNC2_STARM2_LX45/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst_SW0
    SLICE_X35Y77.A2      net (fanout=1)        1.358   N35
    SLICE_X35Y77.A       Tilo                  0.259   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X47Y85.A2      net (fanout=26)       2.899   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X47Y85.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<9>LogicTrst1
    RAMB16_X3Y44.DIA9    net (fanout=1)        0.837   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<9>
    RAMB16_X3Y44.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.956ns (1.744ns logic, 10.212ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.102ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.540 - 0.598)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA25   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X44Y71.D4      net (fanout=1)        2.116   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<25>
    SLICE_X44Y71.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<25>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_617
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_16
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_16
    SLICE_X38Y68.A4      net (fanout=1)        1.009   ML3MST_inst/common_mem_douta<25>
    SLICE_X38Y68.A       Tilo                  0.203   ML3MST_inst/reg_dout<25>
                                                       ML3MST_inst/Mmux_host_data_r181
    SLICE_X35Y77.A6      net (fanout=1)        0.923   LB_MIII_DataOut<25>
    SLICE_X35Y77.A       Tilo                  0.259   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X47Y85.A2      net (fanout=26)       2.899   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X47Y85.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<9>LogicTrst1
    RAMB16_X3Y44.DIA9    net (fanout=1)        0.837   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<9>
    RAMB16_X3Y44.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.102ns (3.318ns logic, 7.784ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_STARM2_LX45/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      8.323ns (Levels of Logic = 3)
  Clock Path Skew:      -2.549ns (-0.360 - 2.189)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_STARM2_LX45/LocalBusBridge_1/m_BusDataOut_9 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y76.CQ      Tcko                  0.391   CNC2_STARM2_LX45/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_STARM2_LX45/LocalBusBridge_1/m_BusDataOut_9
    SLICE_X31Y71.D5      net (fanout=1)        1.707   CNC2_STARM2_LX45/LocalBusBridge_1/m_BusDataOut<9>
    SLICE_X31Y71.D       Tilo                  0.259   CNC2_STARM2_LX45/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst_SW0
    SLICE_X35Y77.A2      net (fanout=1)        1.358   N35
    SLICE_X35Y77.A       Tilo                  0.259   CNC2_STARM2_LX45/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X47Y85.A2      net (fanout=26)       2.899   CNC2_STARM2_LX45/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X47Y85.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<9>LogicTrst1
    RAMB16_X3Y44.DIA9    net (fanout=1)        0.837   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<9>
    RAMB16_X3Y44.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      8.323ns (1.522ns logic, 6.801ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_26 (SLICE_X24Y110.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_58 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_58 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y110.BQ     Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<59>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_58
    SLICE_X24Y110.B5     net (fanout=2)        0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<58>
    SLICE_X24Y110.CLK    Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<59>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1256192
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_26
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_12 (SLICE_X24Y106.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_44 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_44 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y106.BQ     Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<45>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_44
    SLICE_X24Y106.B5     net (fanout=2)        0.078   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<44>
    SLICE_X24Y106.CLK    Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<45>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n125642
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_12
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_62 (SLICE_X30Y98.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_30 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_30 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y98.CQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag<31>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_30
    SLICE_X30Y98.D5      net (fanout=3)        0.079   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag<30>
    SLICE_X30Y98.CLK     Tah         (-Th)    -0.131   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag<61>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1269591
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag_62
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.329ns logic, 0.079ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X3Y44.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X3Y44.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y28.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538822 paths analyzed, 12853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.857ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (SLICE_X38Y53.AX), 1976 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.520ns (Levels of Logic = 14)
  Clock Path Skew:      -0.002ns (0.571 - 0.573)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y42.DOB4    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X44Y70.A2      net (fanout=1)        2.718   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<4>
    SLICE_X44Y70.BMUX    Topab                 0.370   ML3MST_inst/common_mem_doutb<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_410
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_9
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_9
    SLICE_X47Y70.D1      net (fanout=67)       0.702   ML3MST_inst/common_mem_doutb<4>
    SLICE_X47Y70.D       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X47Y68.C1      net (fanout=3)        0.623   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X47Y68.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X47Y68.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X47Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X47Y68.B2      net (fanout=5)        0.446   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X47Y68.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X47Y68.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X47Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X47Y66.C4      net (fanout=5)        0.493   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X47Y66.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X47Y66.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X47Y66.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X47Y61.B4      net (fanout=4)        0.768   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X47Y61.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X47Y61.C2      net (fanout=3)        0.435   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X47Y61.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X47Y61.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X47Y61.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X39Y57.B4      net (fanout=3)        1.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X39Y57.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X38Y54.C6      net (fanout=8)        0.559   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X38Y54.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X38Y53.AX      net (fanout=1)        0.523   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X38Y53.CLK     Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.520ns (5.770ns logic, 9.750ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.467ns (Levels of Logic = 14)
  Clock Path Skew:      -0.011ns (0.237 - 0.248)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOB3    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y69.D1      net (fanout=1)        2.482   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<3>
    SLICE_X48Y69.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_doutb<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_69
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_8
    SLICE_X47Y70.D2      net (fanout=63)       0.862   ML3MST_inst/common_mem_doutb<3>
    SLICE_X47Y70.D       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X47Y68.C1      net (fanout=3)        0.623   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X47Y68.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X47Y68.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X47Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X47Y68.B2      net (fanout=5)        0.446   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X47Y68.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X47Y68.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X47Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X47Y66.C4      net (fanout=5)        0.493   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X47Y66.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X47Y66.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X47Y66.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X47Y61.B4      net (fanout=4)        0.768   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X47Y61.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X47Y61.C2      net (fanout=3)        0.435   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X47Y61.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X47Y61.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X47Y61.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X39Y57.B4      net (fanout=3)        1.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X39Y57.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X38Y54.C6      net (fanout=8)        0.559   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X38Y54.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X38Y53.AX      net (fanout=1)        0.523   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X38Y53.CLK     Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.467ns (5.793ns logic, 9.674ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.276ns (Levels of Logic = 14)
  Clock Path Skew:      -0.009ns (0.237 - 0.246)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOB3    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y69.D2      net (fanout=1)        2.291   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<3>
    SLICE_X48Y69.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_doutb<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_69
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_8
    SLICE_X47Y70.D2      net (fanout=63)       0.862   ML3MST_inst/common_mem_doutb<3>
    SLICE_X47Y70.D       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X47Y68.C1      net (fanout=3)        0.623   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X47Y68.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X47Y68.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X47Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X47Y68.B2      net (fanout=5)        0.446   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X47Y68.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X47Y68.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X47Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X47Y66.C4      net (fanout=5)        0.493   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X47Y66.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X47Y66.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X47Y66.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X47Y61.B4      net (fanout=4)        0.768   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X47Y61.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X47Y61.C2      net (fanout=3)        0.435   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X47Y61.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X47Y61.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X47Y61.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X39Y57.B4      net (fanout=3)        1.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X39Y57.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X38Y54.C6      net (fanout=8)        0.559   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X38Y54.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X38Y53.AX      net (fanout=1)        0.523   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X38Y53.CLK     Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.276ns (5.793ns logic, 9.483ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (SLICE_X38Y59.BX), 1868 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.485ns (Levels of Logic = 14)
  Clock Path Skew:      0.001ns (0.574 - 0.573)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y42.DOB4    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X44Y70.A2      net (fanout=1)        2.718   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<4>
    SLICE_X44Y70.BMUX    Topab                 0.370   ML3MST_inst/common_mem_doutb<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_410
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_9
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_9
    SLICE_X47Y70.D1      net (fanout=67)       0.702   ML3MST_inst/common_mem_doutb<4>
    SLICE_X47Y70.D       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X47Y68.C1      net (fanout=3)        0.623   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X47Y68.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X47Y68.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X47Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X47Y68.B2      net (fanout=5)        0.446   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X47Y68.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X47Y68.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X47Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X47Y66.C4      net (fanout=5)        0.493   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X47Y66.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X47Y66.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X47Y66.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X47Y61.B4      net (fanout=4)        0.768   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X47Y61.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X47Y61.C2      net (fanout=3)        0.435   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X47Y61.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X47Y61.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X47Y61.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X39Y57.B4      net (fanout=3)        1.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X39Y57.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X38Y58.A3      net (fanout=8)        0.507   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X38Y58.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>1
    SLICE_X38Y59.BX      net (fanout=1)        0.517   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
    SLICE_X38Y59.CLK     Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.485ns (5.793ns logic, 9.692ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.432ns (Levels of Logic = 14)
  Clock Path Skew:      -0.008ns (0.240 - 0.248)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOB3    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y69.D1      net (fanout=1)        2.482   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<3>
    SLICE_X48Y69.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_doutb<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_69
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_8
    SLICE_X47Y70.D2      net (fanout=63)       0.862   ML3MST_inst/common_mem_doutb<3>
    SLICE_X47Y70.D       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X47Y68.C1      net (fanout=3)        0.623   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X47Y68.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X47Y68.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X47Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X47Y68.B2      net (fanout=5)        0.446   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X47Y68.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X47Y68.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X47Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X47Y66.C4      net (fanout=5)        0.493   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X47Y66.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X47Y66.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X47Y66.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X47Y61.B4      net (fanout=4)        0.768   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X47Y61.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X47Y61.C2      net (fanout=3)        0.435   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X47Y61.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X47Y61.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X47Y61.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X39Y57.B4      net (fanout=3)        1.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X39Y57.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X38Y58.A3      net (fanout=8)        0.507   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X38Y58.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>1
    SLICE_X38Y59.BX      net (fanout=1)        0.517   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
    SLICE_X38Y59.CLK     Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.432ns (5.816ns logic, 9.616ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.241ns (Levels of Logic = 14)
  Clock Path Skew:      -0.006ns (0.240 - 0.246)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOB3    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y69.D2      net (fanout=1)        2.291   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<3>
    SLICE_X48Y69.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_doutb<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_69
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_8
    SLICE_X47Y70.D2      net (fanout=63)       0.862   ML3MST_inst/common_mem_doutb<3>
    SLICE_X47Y70.D       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X47Y68.C1      net (fanout=3)        0.623   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X47Y68.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X47Y68.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X47Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X47Y68.B2      net (fanout=5)        0.446   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X47Y68.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X47Y68.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X47Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X47Y66.C4      net (fanout=5)        0.493   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X47Y66.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X47Y66.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X47Y66.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X47Y61.B4      net (fanout=4)        0.768   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X47Y61.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X47Y61.C2      net (fanout=3)        0.435   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X47Y61.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X47Y61.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X47Y61.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X39Y57.B4      net (fanout=3)        1.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X39Y57.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X38Y58.A3      net (fanout=8)        0.507   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X38Y58.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>1
    SLICE_X38Y59.BX      net (fanout=1)        0.517   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
    SLICE_X38Y59.CLK     Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.241ns (5.816ns logic, 9.425ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (SLICE_X38Y55.BX), 3170 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.372ns (Levels of Logic = 14)
  Clock Path Skew:      -0.006ns (0.567 - 0.573)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y42.DOB4    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X44Y70.A2      net (fanout=1)        2.718   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<4>
    SLICE_X44Y70.BMUX    Topab                 0.370   ML3MST_inst/common_mem_doutb<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_410
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_9
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_9
    SLICE_X47Y70.D1      net (fanout=67)       0.702   ML3MST_inst/common_mem_doutb<4>
    SLICE_X47Y70.D       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X47Y68.C1      net (fanout=3)        0.623   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X47Y68.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X47Y68.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X47Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X47Y68.B2      net (fanout=5)        0.446   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X47Y68.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X47Y68.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X47Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X47Y66.C4      net (fanout=5)        0.493   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X47Y66.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X47Y66.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X47Y66.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X47Y61.B4      net (fanout=4)        0.768   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X47Y61.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X47Y61.C2      net (fanout=3)        0.435   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X47Y61.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X47Y61.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X47Y61.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X39Y57.B4      net (fanout=3)        1.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X39Y57.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X38Y56.D4      net (fanout=8)        0.475   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X38Y56.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<18>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>1
    SLICE_X38Y55.BX      net (fanout=1)        0.436   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>
    SLICE_X38Y55.CLK     Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.372ns (5.793ns logic, 9.579ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.319ns (Levels of Logic = 14)
  Clock Path Skew:      -0.015ns (0.233 - 0.248)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOB3    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y69.D1      net (fanout=1)        2.482   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<3>
    SLICE_X48Y69.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_doutb<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_69
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_8
    SLICE_X47Y70.D2      net (fanout=63)       0.862   ML3MST_inst/common_mem_doutb<3>
    SLICE_X47Y70.D       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X47Y68.C1      net (fanout=3)        0.623   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X47Y68.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X47Y68.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X47Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X47Y68.B2      net (fanout=5)        0.446   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X47Y68.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X47Y68.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X47Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X47Y66.C4      net (fanout=5)        0.493   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X47Y66.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X47Y66.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X47Y66.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X47Y61.B4      net (fanout=4)        0.768   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X47Y61.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X47Y61.C2      net (fanout=3)        0.435   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X47Y61.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X47Y61.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X47Y61.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X39Y57.B4      net (fanout=3)        1.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X39Y57.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X38Y56.D4      net (fanout=8)        0.475   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X38Y56.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<18>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>1
    SLICE_X38Y55.BX      net (fanout=1)        0.436   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>
    SLICE_X38Y55.CLK     Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.319ns (5.816ns logic, 9.503ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.128ns (Levels of Logic = 14)
  Clock Path Skew:      -0.013ns (0.233 - 0.246)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y28.DOB3    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X48Y69.D2      net (fanout=1)        2.291   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<3>
    SLICE_X48Y69.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_doutb<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_69
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_8
    SLICE_X47Y70.D2      net (fanout=63)       0.862   ML3MST_inst/common_mem_doutb<3>
    SLICE_X47Y70.D       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X47Y68.C1      net (fanout=3)        0.623   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X47Y68.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X47Y68.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X47Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X47Y68.B2      net (fanout=5)        0.446   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X47Y68.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X47Y68.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X47Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X47Y66.C4      net (fanout=5)        0.493   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X47Y66.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X47Y66.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X47Y66.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X47Y61.B4      net (fanout=4)        0.768   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X47Y61.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X47Y61.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X47Y61.C2      net (fanout=3)        0.435   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X47Y61.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X47Y61.D5      net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X47Y61.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X39Y57.B4      net (fanout=3)        1.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X39Y57.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X38Y56.D4      net (fanout=8)        0.475   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X38Y56.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<18>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>1
    SLICE_X38Y55.BX      net (fanout=1)        0.436   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>
    SLICE_X38Y55.CLK     Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.128ns (5.816ns logic, 9.312ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b51/DP (SLICE_X56Y44.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b51/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b51/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y44.AMUX    Tshcko                0.244   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1
    SLICE_X56Y44.D2      net (fanout=38)       0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<1>
    SLICE_X56Y44.CLK     Tah         (-Th)     0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_3119_OUT<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b51/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (-0.051ns logic, 0.322ns route)
                                                       (-18.8% logic, 118.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b52/DP (SLICE_X56Y44.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b52/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b52/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y44.AMUX    Tshcko                0.244   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1
    SLICE_X56Y44.D2      net (fanout=38)       0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<1>
    SLICE_X56Y44.CLK     Tah         (-Th)     0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_3119_OUT<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b52/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (-0.051ns logic, 0.322ns route)
                                                       (-18.8% logic, 118.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b51/SP (SLICE_X56Y44.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b51/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b51/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y44.AMUX    Tshcko                0.244   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1
    SLICE_X56Y44.D2      net (fanout=38)       0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<1>
    SLICE_X56Y44.CLK     Tah         (-Th)     0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_3119_OUT<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b51/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (-0.051ns logic, 0.322ns route)
                                                       (-18.8% logic, 118.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y28.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y32.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y30.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2628 paths analyzed, 2628 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.893ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rw_IDLY_3 (SLICE_X13Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.107ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/reg_rw_IDLY_3 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.315ns (Levels of Logic = 3)
  Clock Path Delay:     0.822ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/reg_rw_IDLY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1916.IMUX.4
    SLICE_X45Y84.D5      net (fanout=4)        3.946   g_reset_n_IBUF
    SLICE_X45Y84.DMUX    Tilo                  0.313   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X45Y84.C4      net (fanout=40)       0.323   g_reset_i
    SLICE_X45Y84.C       Tilo                  0.259   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X13Y50.SR      net (fanout=61)       5.718   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X13Y50.CLK     Tsrck                 0.446   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    -------------------------------------------------  ---------------------------
    Total                                     12.315ns (2.328ns logic, 9.987ns route)
                                                       (18.9% logic, 81.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to ML3MST_inst/reg_rw_IDLY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.760   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.622   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.037   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.836   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X13Y50.CLK     net (fanout=492)      1.213   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (-3.609ns logic, 4.431ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rw_IDLY_2 (SLICE_X13Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.131ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.291ns (Levels of Logic = 3)
  Clock Path Delay:     0.822ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/reg_rw_IDLY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1916.IMUX.4
    SLICE_X45Y84.D5      net (fanout=4)        3.946   g_reset_n_IBUF
    SLICE_X45Y84.DMUX    Tilo                  0.313   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X45Y84.C4      net (fanout=40)       0.323   g_reset_i
    SLICE_X45Y84.C       Tilo                  0.259   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X13Y50.SR      net (fanout=61)       5.718   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X13Y50.CLK     Tsrck                 0.422   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    -------------------------------------------------  ---------------------------
    Total                                     12.291ns (2.304ns logic, 9.987ns route)
                                                       (18.7% logic, 81.3% route)

  Minimum Clock Path at Slow Process Corner: g_clk to ML3MST_inst/reg_rw_IDLY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.760   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.622   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.037   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.836   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X13Y50.CLK     net (fanout=492)      1.213   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (-3.609ns logic, 4.431ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rw_IDLY_1 (SLICE_X13Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.151ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.271ns (Levels of Logic = 3)
  Clock Path Delay:     0.822ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/reg_rw_IDLY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1916.IMUX.4
    SLICE_X45Y84.D5      net (fanout=4)        3.946   g_reset_n_IBUF
    SLICE_X45Y84.DMUX    Tilo                  0.313   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X45Y84.C4      net (fanout=40)       0.323   g_reset_i
    SLICE_X45Y84.C       Tilo                  0.259   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X13Y50.SR      net (fanout=61)       5.718   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X13Y50.CLK     Tsrck                 0.402   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    -------------------------------------------------  ---------------------------
    Total                                     12.271ns (2.284ns logic, 9.987ns route)
                                                       (18.6% logic, 81.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to ML3MST_inst/reg_rw_IDLY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.760   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.622   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.037   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.836   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X13Y50.CLK     net (fanout=492)      1.213   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (-3.609ns logic, 4.431ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2_LX45/RemoteIO_Partition_1/NoiseFilter/BCell[0].Filter/m_Q_0 (SLICE_X5Y110.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rio_Rx<0> (PAD)
  Destination:          CNC2_STARM2_LX45/RemoteIO_Partition_1/NoiseFilter/BCell[0].Filter/m_Q_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.529ns (Levels of Logic = 1)
  Clock Path Delay:     3.464ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rio_Rx<0> to CNC2_STARM2_LX45/RemoteIO_Partition_1/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B6.I                 Tiopi                 1.126   rio_Rx<0>
                                                       rio_Rx<0>
                                                       rio_Rx_0_IBUF
                                                       ProtoComp1916.IMUX.25
    SLICE_X5Y110.AX      net (fanout=1)        2.355   rio_Rx_0_IBUF
    SLICE_X5Y110.CLK     Tckdi       (-Th)    -0.048   CNC2_STARM2_LX45/RemoteIO_Partition_1/NoiseFilter/BCell[0].Filter/m_Q<3>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_1/NoiseFilter/BCell[0].Filter/m_Q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (1.174ns logic, 2.355ns route)
                                                       (33.3% logic, 66.7% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_STARM2_LX45/RemoteIO_Partition_1/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X5Y110.CLK     net (fanout=351)      1.234   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (1.519ns logic, 1.945ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2_LX45/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0 (SLICE_X52Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.440ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rio_Rx<1> (PAD)
  Destination:          CNC2_STARM2_LX45/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      4.919ns (Levels of Logic = 1)
  Clock Path Delay:     3.454ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rio_Rx<1> to CNC2_STARM2_LX45/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C8.I                 Tiopi                 1.126   rio_Rx<1>
                                                       rio_Rx<1>
                                                       rio_Rx_1_IBUF
                                                       ProtoComp1916.IMUX.26
    SLICE_X52Y109.AX     net (fanout=1)        3.743   rio_Rx_1_IBUF
    SLICE_X52Y109.CLK    Tckdi       (-Th)    -0.050   CNC2_STARM2_LX45/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q<3>
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.919ns (1.176ns logic, 3.743ns route)
                                                       (23.9% logic, 76.1% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_STARM2_LX45/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X52Y109.CLK    net (fanout=351)      1.224   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (1.519ns logic, 1.935ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1 (SLICE_X56Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.740ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.223ns (Levels of Logic = 2)
  Clock Path Delay:     1.083ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1916.IMUX.4
    SLICE_X56Y85.A3      net (fanout=4)        1.879   g_reset_n_IBUF
    SLICE_X56Y85.AMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_474_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_473_o1
    SLICE_X56Y87.SR      net (fanout=2)        0.285   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_473_o
    SLICE_X56Y87.CLK     Tremck      (-Th)    -0.105   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (1.059ns logic, 2.164ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.333   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.903   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.437   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X56Y87.CLK     net (fanout=492)      0.685   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (-1.823ns logic, 2.906ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.855ns.
--------------------------------------------------------------------------------

Paths for end point lb_int (V14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  10.145ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_STARM2_LX45/LocalBusBridge_1/m_sys_isr_4 (FF)
  Destination:          lb_int (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.329ns (Levels of Logic = 1)
  Clock Path Delay:     3.501ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_STARM2_LX45/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y78.CLK     net (fanout=351)      1.271   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (1.519ns logic, 1.982ns route)
                                                       (43.4% logic, 56.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_STARM2_LX45/LocalBusBridge_1/m_sys_isr_4 to lb_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y78.BQ      Tcko                  0.447   CNC2_STARM2_LX45/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_STARM2_LX45/LocalBusBridge_1/m_sys_isr_4
    V14.O                net (fanout=7)        8.501   CNC2_STARM2_LX45/LocalBusBridge_1/m_sys_isr<4>
    V14.PAD              Tioop                 2.381   lb_int
                                                       lb_int_OBUF
                                                       lb_int
    -------------------------------------------------  ---------------------------
    Total                                     11.329ns (2.828ns logic, 8.501ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (A3.PAD), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.773ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.431ns (Levels of Logic = 2)
  Clock Path Delay:     1.396ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.991   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.706   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.100   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.941   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X34Y97.CLK     net (fanout=492)      1.228   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.396ns (-3.470ns logic, 4.866ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y97.DQ      Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X49Y105.C4     net (fanout=56)       2.014   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X49Y105.C      Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_701_o_equal_137_o<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    A3.O                 net (fanout=1)        4.330   SRI_RTS_0_OBUF
    A3.PAD               Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.431ns (3.087ns logic, 6.344ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.812ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.391ns (Levels of Logic = 2)
  Clock Path Delay:     1.397ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.991   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.706   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.100   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.941   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X54Y96.CLK     net (fanout=492)      1.229   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (-3.470ns logic, 4.867ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y96.AQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X49Y105.C1     net (fanout=123)      2.013   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X49Y105.C      Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_701_o_equal_137_o<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    A3.O                 net (fanout=1)        4.330   SRI_RTS_0_OBUF
    A3.PAD               Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.391ns (3.048ns logic, 6.343ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.074ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.129ns (Levels of Logic = 2)
  Clock Path Delay:     1.397ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.991   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.706   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.100   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.941   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X54Y96.CLK     net (fanout=492)      1.229   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (-3.470ns logic, 4.867ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y96.CQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X49Y105.C5     net (fanout=102)      1.751   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X49Y105.C      Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_701_o_equal_137_o<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    A3.O                 net (fanout=1)        4.330   SRI_RTS_0_OBUF
    A3.PAD               Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.129ns (3.048ns logic, 6.081ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (H18.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.339ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_STARM2_LX45/m_Led_timer_17 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.157ns (Levels of Logic = 3)
  Clock Path Delay:     3.479ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_STARM2_LX45/m_Led_timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X55Y78.CLK     net (fanout=351)      1.249   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.519ns logic, 1.960ns route)
                                                       (43.7% logic, 56.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_STARM2_LX45/m_Led_timer_17 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y78.AMUX    Tshcko                0.461   CNC2_STARM2_LX45/m_Led_timer<20>
                                                       CNC2_STARM2_LX45/m_Led_timer_17
    SLICE_X55Y77.A2      net (fanout=2)        0.606   CNC2_STARM2_LX45/m_Led_timer<17>
    SLICE_X55Y77.A       Tilo                  0.259   CNC2_STARM2_LX45/n0094<22>2
                                                       CNC2_STARM2_LX45/n0094<22>3
    SLICE_X52Y76.B5      net (fanout=2)        0.568   CNC2_STARM2_LX45/n0094<22>2
    SLICE_X52Y76.BMUX    Tilo                  0.261   CNC2_STARM2_LX45/m_Led_timer<22>
                                                       CNC2_STARM2_LX45/Mmux_m_Led_Output11
    H18.O                net (fanout=1)        2.621   led_1_OBUF
    H18.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.157ns (3.362ns logic, 3.795ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.363ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_STARM2_LX45/m_Led_timer_0 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.138ns (Levels of Logic = 3)
  Clock Path Delay:     3.474ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_STARM2_LX45/m_Led_timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X55Y75.CLK     net (fanout=351)      1.244   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (1.519ns logic, 1.955ns route)
                                                       (43.7% logic, 56.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_STARM2_LX45/m_Led_timer_0 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.AQ      Tcko                  0.391   CNC2_STARM2_LX45/m_Led_timer<6>
                                                       CNC2_STARM2_LX45/m_Led_timer_0
    SLICE_X52Y76.C2      net (fanout=2)        1.006   CNC2_STARM2_LX45/m_Led_timer<0>
    SLICE_X52Y76.C       Tilo                  0.204   CNC2_STARM2_LX45/m_Led_timer<22>
                                                       CNC2_STARM2_LX45/n0094<22>1
    SLICE_X52Y76.B4      net (fanout=2)        0.274   CNC2_STARM2_LX45/n0094<22>
    SLICE_X52Y76.BMUX    Tilo                  0.261   CNC2_STARM2_LX45/m_Led_timer<22>
                                                       CNC2_STARM2_LX45/Mmux_m_Led_Output11
    H18.O                net (fanout=1)        2.621   led_1_OBUF
    H18.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.138ns (3.237ns logic, 3.901ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.391ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_STARM2_LX45/m_Led_timer_8 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.108ns (Levels of Logic = 3)
  Clock Path Delay:     3.476ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_STARM2_LX45/m_Led_timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X55Y76.CLK     net (fanout=351)      1.246   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (1.519ns logic, 1.957ns route)
                                                       (43.7% logic, 56.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_STARM2_LX45/m_Led_timer_8 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y76.AQ      Tcko                  0.391   CNC2_STARM2_LX45/m_Led_timer<14>
                                                       CNC2_STARM2_LX45/m_Led_timer_8
    SLICE_X52Y76.D1      net (fanout=2)        0.781   CNC2_STARM2_LX45/m_Led_timer<8>
    SLICE_X52Y76.D       Tilo                  0.203   CNC2_STARM2_LX45/m_Led_timer<22>
                                                       CNC2_STARM2_LX45/n0094<22>2
    SLICE_X52Y76.B1      net (fanout=2)        0.470   CNC2_STARM2_LX45/n0094<22>1
    SLICE_X52Y76.BMUX    Tilo                  0.261   CNC2_STARM2_LX45/m_Led_timer<22>
                                                       CNC2_STARM2_LX45/Mmux_m_Led_Output11
    H18.O                net (fanout=1)        2.621   led_1_OBUF
    H18.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.108ns (3.236ns logic, 3.872ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (A2.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.893ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.256ns (Levels of Logic = 1)
  Clock Path Delay:     1.037ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.269   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.640   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.394   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X44Y104.CLK    net (fanout=492)      0.668   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.037ns (-1.696ns logic, 2.733ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.CQ     Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A2.O                 net (fanout=1)        2.626   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A2.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (1.630ns logic, 2.626ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point rio_Tx<0> (A6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.960ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_STARM2_LX45/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut (FF)
  Destination:          rio_Tx<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.250ns (Levels of Logic = 1)
  Clock Path Delay:     1.735ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_STARM2_LX45/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.232   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y107.CLK     net (fanout=351)      0.681   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.735ns (0.822ns logic, 0.913ns route)
                                                       (47.4% logic, 52.6% route)

  Minimum Data Path at Fast Process Corner: CNC2_STARM2_LX45/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut to rio_Tx<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y107.AQ      Tcko                  0.198   CNC2_STARM2_LX45/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    A6.O                 net (fanout=2)        1.656   CNC2_STARM2_LX45/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    A6.PAD               Tioop                 1.396   rio_Tx<0>
                                                       rio_Tx_0_OBUF
                                                       rio_Tx<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.594ns logic, 1.656ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point rio_Tx<1> (A7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.981ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_STARM2_LX45/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut (FF)
  Destination:          rio_Tx<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.269ns (Levels of Logic = 1)
  Clock Path Delay:     1.737ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_STARM2_LX45/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1916.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.232   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X9Y108.CLK     net (fanout=351)      0.683   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.737ns (0.822ns logic, 0.915ns route)
                                                       (47.3% logic, 52.7% route)

  Minimum Data Path at Fast Process Corner: CNC2_STARM2_LX45/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut to rio_Tx<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y108.AQ      Tcko                  0.198   CNC2_STARM2_LX45/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut
                                                       CNC2_STARM2_LX45/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut
    A7.O                 net (fanout=2)        1.675   CNC2_STARM2_LX45/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut
    A7.PAD               Tioop                 1.396   rio_Tx<1>
                                                       rio_Tx_1_OBUF
                                                       rio_Tx<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.269ns (1.594ns logic, 1.675ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.928ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (SLICE_X34Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.072ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      12.235ns (Levels of Logic = 3)
  Clock Path Delay:     0.782ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1916.IMUX.4
    SLICE_X45Y84.D5      net (fanout=4)        3.946   g_reset_n_IBUF
    SLICE_X45Y84.DMUX    Tilo                  0.313   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X35Y11.B3      net (fanout=40)       5.872   g_reset_i
    SLICE_X35Y11.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X34Y11.SR      net (fanout=2)        0.307   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X34Y11.CLK     Trck                  0.228   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    -------------------------------------------------  ---------------------------
    Total                                     12.235ns (2.110ns logic, 10.125ns route)
                                                       (17.2% logic, 82.8% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1916.IMUX.28
    BUFIO2_X1Y9.I        net (fanout=1)        1.754   IBUFG_CLK_25MHz
    BUFIO2_X1Y9.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.608   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -4.838   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.635   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X34Y11.CLK     net (fanout=768)      1.195   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (-3.410ns logic, 4.192ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (SLICE_X34Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.075ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      12.232ns (Levels of Logic = 3)
  Clock Path Delay:     0.782ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1916.IMUX.4
    SLICE_X45Y84.D5      net (fanout=4)        3.946   g_reset_n_IBUF
    SLICE_X45Y84.DMUX    Tilo                  0.313   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X35Y11.B3      net (fanout=40)       5.872   g_reset_i
    SLICE_X35Y11.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X34Y11.SR      net (fanout=2)        0.307   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X34Y11.CLK     Trck                  0.225   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    -------------------------------------------------  ---------------------------
    Total                                     12.232ns (2.107ns logic, 10.125ns route)
                                                       (17.2% logic, 82.8% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1916.IMUX.28
    BUFIO2_X1Y9.I        net (fanout=1)        1.754   IBUFG_CLK_25MHz
    BUFIO2_X1Y9.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.608   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -4.838   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.635   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X34Y11.CLK     net (fanout=768)      1.195   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (-3.410ns logic, 4.192ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (SLICE_X34Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.083ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      12.224ns (Levels of Logic = 3)
  Clock Path Delay:     0.782ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1916.IMUX.4
    SLICE_X45Y84.D5      net (fanout=4)        3.946   g_reset_n_IBUF
    SLICE_X45Y84.DMUX    Tilo                  0.313   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X35Y11.B3      net (fanout=40)       5.872   g_reset_i
    SLICE_X35Y11.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X34Y11.SR      net (fanout=2)        0.307   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X34Y11.CLK     Trck                  0.217   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     12.224ns (2.099ns logic, 10.125ns route)
                                                       (17.2% logic, 82.8% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1916.IMUX.28
    BUFIO2_X1Y9.I        net (fanout=1)        1.754   IBUFG_CLK_25MHz
    BUFIO2_X1Y9.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.608   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -4.838   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.635   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X34Y11.CLK     net (fanout=768)      1.195   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (-3.410ns logic, 4.192ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset (SLICE_X35Y11.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.462ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      7.137ns (Levels of Logic = 2)
  Clock Path Delay:     1.200ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1916.IMUX.4
    SLICE_X45Y84.D5      net (fanout=4)        2.436   g_reset_n_IBUF
    SLICE_X45Y84.DMUX    Tilo                  0.203   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X35Y11.CE      net (fanout=40)       3.554   g_reset_i
    SLICE_X35Y11.CLK     Tckce       (-Th)    -0.181   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset
    -------------------------------------------------  ---------------------------
    Total                                      7.137ns (1.147ns logic, 5.990ns route)
                                                       (16.1% logic, 83.9% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1916.IMUX.28
    BUFIO2_X1Y9.I        net (fanout=1)        1.359   IBUFG_CLK_25MHz
    BUFIO2_X1Y9.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.437   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -2.695   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X35Y11.CLK     net (fanout=768)      0.723   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (-1.615ns logic, 2.815ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0 (SLICE_X34Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.647ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      7.320ns (Levels of Logic = 3)
  Clock Path Delay:     1.198ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1916.IMUX.4
    SLICE_X45Y84.D5      net (fanout=4)        2.436   g_reset_n_IBUF
    SLICE_X45Y84.DMUX    Tilo                  0.203   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X35Y11.B3      net (fanout=40)       3.563   g_reset_i
    SLICE_X35Y11.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X34Y10.SR      net (fanout=2)        0.114   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X34Y10.CLK     Tremck      (-Th)    -0.085   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      7.320ns (1.207ns logic, 6.113ns route)
                                                       (16.5% logic, 83.5% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1916.IMUX.28
    BUFIO2_X1Y9.I        net (fanout=1)        1.359   IBUFG_CLK_25MHz
    BUFIO2_X1Y9.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.437   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -2.695   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X34Y10.CLK     net (fanout=768)      0.721   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (-1.615ns logic, 2.813ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (SLICE_X34Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.656ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      7.329ns (Levels of Logic = 3)
  Clock Path Delay:     1.198ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1916.IMUX.4
    SLICE_X45Y84.D5      net (fanout=4)        2.436   g_reset_n_IBUF
    SLICE_X45Y84.DMUX    Tilo                  0.203   CNC2_STARM2_LX45/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X35Y11.B3      net (fanout=40)       3.563   g_reset_i
    SLICE_X35Y11.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X34Y10.SR      net (fanout=2)        0.114   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X34Y10.CLK     Tremck      (-Th)    -0.094   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      7.329ns (1.216ns logic, 6.113ns route)
                                                       (16.6% logic, 83.4% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1916.IMUX.28
    BUFIO2_X1Y9.I        net (fanout=1)        1.359   IBUFG_CLK_25MHz
    BUFIO2_X1Y9.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.437   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -2.695   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X34Y10.CLK     net (fanout=768)      0.721   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (-1.615ns logic, 2.813ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.570ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T2 (C1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.430ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     4.088ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1916.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.839   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y116.CLK0   net (fanout=46)       1.730   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.088ns (1.519ns logic, 2.569ns route)
                                                       (37.2% logic, 62.8% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y116.OQ     Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    C1.O                 net (fanout=1)        0.234   TXD1T2_OBUF
    C1.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (C2.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.430ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     4.088ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1916.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.839   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y117.CLK0   net (fanout=46)       1.730   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.088ns (1.519ns logic, 2.569ns route)
                                                       (37.2% logic, 62.8% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y117.OQ     Tockq                 0.842   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    C2.O                 net (fanout=1)        0.234   TXD1T3_OBUF
    C2.PAD               Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (E3.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.453ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     4.065ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1916.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.839   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y75.CLK0    net (fanout=46)       1.707   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (1.519ns logic, 2.546ns route)
                                                       (37.4% logic, 62.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y75.OQ      Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    E3.O                 net (fanout=1)        0.234   TX_EN1_OBUF
    E3.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (D1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.921ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     2.023ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1916.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.360   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y78.CLK0    net (fanout=46)       0.841   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (0.822ns logic, 1.201ns route)
                                                       (40.6% logic, 59.4% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y78.OQ      Tockq                 0.336   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    D1.O                 net (fanout=1)        0.191   TXD1T0_OBUF
    D1.PAD               Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (D2.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.921ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     2.023ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1916.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.360   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y79.CLK0    net (fanout=46)       0.841   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (0.822ns logic, 1.201ns route)
                                                       (40.6% logic, 59.4% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y79.OQ      Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    D2.O                 net (fanout=1)        0.191   TXD1T1_OBUF
    D2.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (E3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.925ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     2.027ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1916.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.360   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y75.CLK0    net (fanout=46)       0.845   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.027ns (0.822ns logic, 1.205ns route)
                                                       (40.6% logic, 59.4% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y75.OQ      Tockq                 0.336   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    E3.O                 net (fanout=1)        0.191   TX_EN1_OBUF
    E3.PAD               Tioop                 1.396   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.114ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X0Y67.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.886ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.415ns (Levels of Logic = 2)
  Clock Path Delay:     3.326ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E1.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp1916.IMUX.22
    SLICE_X0Y67.D5       net (fanout=1)        2.785   RXD1T3_IBUF
    SLICE_X0Y67.CLK      Tas                   0.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       RXD1T3_IBUF_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      4.415ns (1.630ns logic, 2.785ns route)
                                                       (36.9% logic, 63.1% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1916.IMUX.1
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.790   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X0Y67.CLK      net (fanout=18)       1.213   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (1.323ns logic, 2.003ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X0Y67.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.918ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.383ns (Levels of Logic = 2)
  Clock Path Delay:     3.326ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F3.I                 Tiopi                 1.310   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1916.IMUX.21
    SLICE_X0Y67.C3       net (fanout=1)        2.753   RXD1T2_IBUF
    SLICE_X0Y67.CLK      Tas                   0.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       RXD1T2_IBUF_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (1.630ns logic, 2.753ns route)
                                                       (37.2% logic, 62.8% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1916.IMUX.1
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.790   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X0Y67.CLK      net (fanout=18)       1.213   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (1.323ns logic, 2.003ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X0Y67.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      2.564ns (Levels of Logic = 2)
  Clock Path Delay:     1.904ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F1.I                 Tiopi                 0.887   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp1916.IMUX.19
    SLICE_X0Y67.A1       net (fanout=1)        1.445   RXD1T0_IBUF
    SLICE_X0Y67.CLK      Tas                   0.232   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       RXD1T0_IBUF_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (1.119ns logic, 1.445ns route)
                                                       (43.6% logic, 56.4% route)

  Minimum Clock Path at Fast Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.763   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1916.IMUX.1
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.360   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X0Y67.CLK      net (fanout=18)       0.722   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (0.822ns logic, 1.082ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X1Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.244ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.899ns (Levels of Logic = 1)
  Clock Path Delay:     3.630ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1916.IMUX.23
    SLICE_X1Y64.AX       net (fanout=1)        1.725   RX_ER1_IBUF
    SLICE_X1Y64.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (1.174ns logic, 1.725ns route)
                                                       (40.5% logic, 59.5% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1916.IMUX.1
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.839   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X1Y64.CLK      net (fanout=18)       1.272   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (1.519ns logic, 2.111ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X0Y63.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.529ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.184ns (Levels of Logic = 1)
  Clock Path Delay:     3.630ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G1.I                 Tiopi                 1.126   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1916.IMUX.24
    SLICE_X0Y63.DX       net (fanout=1)        1.951   RX_DV1_IBUF
    SLICE_X0Y63.CLK      Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (1.233ns logic, 1.951ns route)
                                                       (38.7% logic, 61.3% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1916.IMUX.1
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.839   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X0Y63.CLK      net (fanout=18)       1.272   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (1.519ns logic, 2.111ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X0Y67.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.755ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.407ns (Levels of Logic = 2)
  Clock Path Delay:     3.627ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp1916.IMUX.20
    SLICE_X0Y67.B3       net (fanout=1)        2.001   RXD1T1_IBUF
    SLICE_X0Y67.CLK      Tah         (-Th)    -0.280   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       RXD1T1_IBUF_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (1.406ns logic, 2.001ns route)
                                                       (41.3% logic, 58.7% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1916.IMUX.1
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.839   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X0Y67.CLK      net (fanout=18)       1.269   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (1.519ns logic, 2.108ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     23.926ns|     24.714ns|            0|            0|     42282515|       250242|
| TS_CLK_80MHz                  |     12.500ns|     12.357ns|          N/A|            0|            0|       250242|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     31.714ns|            0|            0|            0|      1538822|
| TS_CLK_50MHz                  |     20.000ns|     15.857ns|          N/A|            0|            0|      1538822|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PHY25MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
g_reset_n   |   11.928(R)|      SLOW  |   -5.462(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    0.685(R)|      FAST  |    0.207(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    0.632(R)|      FAST  |    0.245(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.082(R)|      SLOW  |   -0.360(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.114(R)|      SLOW  |   -0.388(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    0.488(R)|      FAST  |    0.471(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    0.289(R)|      FAST  |    0.756(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    7.459(R)|      SLOW  |   -3.429(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
g_reset_n   |    9.296(R)|      SLOW  |   -2.095(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
            |   11.893(R)|      SLOW  |   -1.740(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_cs_n     |    8.510(R)|      SLOW  |   -4.204(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    7.311(R)|      SLOW  |   -3.235(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    7.570(R)|      SLOW  |   -3.394(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
rio_Rx<0>   |    0.875(R)|      FAST  |   -0.040(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
rio_Rx<1>   |    2.207(R)|      SLOW  |   -1.440(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.543(R)|      SLOW  |         3.921(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.543(R)|      SLOW  |         3.921(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.570(R)|      SLOW  |         3.948(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.570(R)|      SLOW  |         3.948(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.547(R)|      SLOW  |         3.925(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        11.227(R)|      SLOW  |         6.032(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         9.004(R)|      SLOW  |         4.893(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        14.855(R)|      SLOW  |         8.730(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.661(R)|      SLOW  |         5.657(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_Tx<0>   |         8.831(R)|      SLOW  |         4.960(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_Tx<1>   |         8.872(R)|      SLOW  |         4.981(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   15.857|         |         |         |
g_clk          |   12.142|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    2.748|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   14.189|    3.221|    3.444|    2.567|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   13.764|         |         |         |
g_clk          |   14.497|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 11.853; Ideal Clock Offset To Actual Clock -6.534; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    7.459(R)|      SLOW  |   -3.429(R)|      FAST  |   17.541|    3.429|        7.056|
g_reset_n         |    9.296(R)|      SLOW  |   -2.095(R)|      FAST  |   15.704|    2.095|        6.805|
                  |   11.893(R)|      SLOW  |   -1.740(R)|      FAST  |   13.107|    1.740|        5.683|
lb_cs_n           |    8.510(R)|      SLOW  |   -4.204(R)|      FAST  |   16.490|    4.204|        6.143|
lb_rd_n           |    7.311(R)|      SLOW  |   -3.235(R)|      FAST  |   17.689|    3.235|        7.227|
lb_wr_n           |    7.570(R)|      SLOW  |   -3.394(R)|      FAST  |   17.430|    3.394|        7.018|
rio_Rx<0>         |    0.875(R)|      FAST  |   -0.040(R)|      SLOW  |   24.125|    0.040|       12.043|
rio_Rx<1>         |    2.207(R)|      SLOW  |   -1.440(R)|      SLOW  |   22.793|    1.440|       10.676|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      11.893|         -  |      -0.040|         -  |   13.107|    0.040|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 6.466; Ideal Clock Offset To Actual Clock -11.305; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
g_reset_n         |   11.928(R)|      SLOW  |   -5.462(R)|      FAST  |   28.072|    5.462|       11.305|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      11.928|         -  |      -5.462|         -  |   28.072|    5.462|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 1.870; Ideal Clock Offset To Actual Clock 14.179; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    0.685(R)|      FAST  |    0.207(R)|      SLOW  |    5.315|   33.793|      -14.239|
RXD1T1            |    0.632(R)|      FAST  |    0.245(R)|      SLOW  |    5.368|   33.755|      -14.194|
RXD1T2            |    1.082(R)|      SLOW  |   -0.360(R)|      SLOW  |    4.918|   34.360|      -14.721|
RXD1T3            |    1.114(R)|      SLOW  |   -0.388(R)|      SLOW  |    4.886|   34.388|      -14.751|
RX_DV1            |    0.488(R)|      FAST  |    0.471(R)|      SLOW  |    5.512|   33.529|      -14.009|
RX_ER1            |    0.289(R)|      FAST  |    0.756(R)|      SLOW  |    5.711|   33.244|      -13.767|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.114|         -  |       0.756|         -  |    4.886|   33.244|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 6.024 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       11.227|      SLOW  |        6.032|      FAST  |         2.396|
SRI_TX<0>                                      |        9.004|      SLOW  |        4.893|      FAST  |         0.173|
lb_int                                         |       14.855|      SLOW  |        8.730|      FAST  |         6.024|
led_1                                          |       10.661|      SLOW  |        5.657|      FAST  |         1.830|
rio_Tx<0>                                      |        8.831|      SLOW  |        4.960|      FAST  |         0.000|
rio_Tx<1>                                      |        8.872|      SLOW  |        4.981|      FAST  |         0.041|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.027 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.543|      SLOW  |        3.921|      FAST  |         0.000|
TXD1T1                                         |        7.543|      SLOW  |        3.921|      FAST  |         0.000|
TXD1T2                                         |        7.570|      SLOW  |        3.948|      FAST  |         0.027|
TXD1T3                                         |        7.570|      SLOW  |        3.948|      FAST  |         0.027|
TX_EN1                                         |        7.547|      SLOW  |        3.925|      FAST  |         0.004|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 44222860 paths, 2 nets, and 46585 connections

Design statistics:
   Minimum period:  23.926ns{1}   (Maximum frequency:  41.796MHz)
   Maximum net skew:   0.049ns
   Minimum input required time before clock:  11.928ns
   Minimum output required time after clock:  14.855ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 15 18:50:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 320 MB



