#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 19 07:37:31 2020
# Process ID: 6968
# Current directory: C:/Users/PikesPlace/Documents/BWard_HW3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13104 C:\Users\PikesPlace\Documents\BWard_HW3\BWard_HW3.xpr
# Log file: C:/Users/PikesPlace/Documents/BWard_HW3/vivado.log
# Journal file: C:/Users/PikesPlace/Documents/BWard_HW3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/bradw/Documents/BWard_HW3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 07:42:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 759.051 ; gain = 5.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 07:46:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Feb 19 07:49:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Feb 19 07:52:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 1000 ns
run 1000 ns
save_wave_config {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 07:54:13 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 07:56:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 1000 ns
run 1000 ns
save_wave_config {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 07:59:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 08:03:08 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 08:03:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 08:10:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 08:12:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 08:13:20 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 08:14:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 08:16:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 08:18:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 08:20:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 08:21:02 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
WARNING: Simulation object /Vending_Machine_TB/uut/a1/CancelTrans was not found in the design.
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 08:24:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:108]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
WARNING: Simulation object /Vending_Machine_TB/uut/a1/CancelTrans was not found in the design.
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:109]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 978.016 ; gain = 2.492
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:109]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 978.016 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 08:32:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
WARNING: Simulation object /Vending_Machine_TB/uut/a1/CancelTrans was not found in the design.
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 08:37:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
WARNING: Simulation object /Vending_Machine_TB/uut/a1/CancelTrans was not found in the design.
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Vending_Machine
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.852 ; gain = 78.777
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Vending_Machine' [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'Vending' [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v:23]
	Parameter CHECK_COIN bound to: 0 - type: integer 
	Parameter VEND_DRINK bound to: 1 - type: integer 
	Parameter RETURN_COIN bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Payment' [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter MakeChange bound to: 1 - type: integer 
	Parameter Cancel_Transaction bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v:65]
INFO: [Synth 8-6155] done synthesizing module 'Payment' (1#1) [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v:77]
WARNING: [Synth 8-3848] Net SoldOut in module/entity Vending does not have driver. [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v:29]
INFO: [Synth 8-6155] done synthesizing module 'Vending' (2#1) [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Vending_Machine' (3#1) [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v:23]
WARNING: [Synth 8-3331] design Vending has unconnected port SoldOut
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1120.523 ; gain = 127.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1120.523 ; gain = 127.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1120.523 ; gain = 127.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1440.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.238 ; gain = 467.164
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.238 ; gain = 467.164
close_design
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Feb 19 08:58:13 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 1000 ns
save_wave_config {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 09:08:26 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 09:10:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1468.086 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
save_wave_config {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 09:15:25 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 09:18:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 09:21:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 09:24:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
save_wave_config {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 09:28:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 09:31:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 09:32:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 09:33:47 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 09:34:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 09:36:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.395 ; gain = 0.000
run 1000 ns
add_bp {C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v} 119
add_bp {C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v} 121
add_bp {C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v} 128
add_bp {C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v} 129
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 635 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 119
run 1000 ns
Stopped at time : 685 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 128
run 1000 ns
Stopped at time : 685 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 09:41:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 119 in file 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 128 in file 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v' not restored because it is no longer a breakable line.
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 635 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 121
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.395 ; gain = 0.000
run 1000 ns
Stopped at time : 685 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
run 1000 ns
Stopped at time : 1235 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 121
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 09:45:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 121 in file 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v' not restored because it is no longer a breakable line.
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Feb 19 09:47:59 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 685 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.395 ; gain = 0.000
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 685 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
add_bp {C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v} 130
add_bp {C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v} 120
add_bp {C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v} 122
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 635 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 120
run 1000 ns
Stopped at time : 685 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
run 1000 ns
Stopped at time : 685 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 130
run 1000 ns
Stopped at time : 1235 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 120
run 1000 ns
run 1000 ns
Stopped at time : 2305 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
run 1000 ns
Stopped at time : 2305 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 130
run 1000 ns
Stopped at time : 2315 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
run 1000 ns
Stopped at time : 2315 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 130
run 1000 ns
Stopped at time : 2385 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
run 1000 ns
Stopped at time : 2385 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 130
run 1000 ns
Stopped at time : 2395 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
run 1000 ns
Stopped at time : 2395 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 130
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Feb 19 09:50:47 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 635 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 120
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.395 ; gain = 0.000
run 1000 ns
Stopped at time : 1235 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 120
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Feb 19 09:52:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
run 1000 ns
Stopped at time : 2305 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 635 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 120
run 1000 ns
Stopped at time : 695 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
run 1000 ns
Stopped at time : 695 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 130
run 1000 ns
Stopped at time : 1235 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 120
run 1000 ns
Stopped at time : 1285 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
run 1000 ns
Stopped at time : 1285 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 130
run 1000 ns
Stopped at time : 1295 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
run 1000 ns
Stopped at time : 1295 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 130
run 1000 ns
run 1000 ns
Stopped at time : 2305 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
run 1000 ns
Stopped at time : 2305 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 130
run 1000 ns
Stopped at time : 2315 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
run 1000 ns
Stopped at time : 2315 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 130
run 1000 ns
Stopped at time : 2385 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
run 1000 ns
Stopped at time : 2385 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 130
run 1000 ns
Stopped at time : 2395 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
run 1000 ns
Stopped at time : 2395 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 130
run 1000 ns
Stopped at time : 2425 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 129
run 1000 ns
Stopped at time : 2425 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 130
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Feb 19 09:53:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 635 ns : File "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" Line 120
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.395 ; gain = 0.000
remove_bps -file {C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v} -line 120
remove_bps -file {C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v} -line 122
remove_bps -file {C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v} -line 129
add_bp {C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v} 129
remove_bps -file {C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v} -line 129
remove_bps -file {C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v} -line 130
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 1000 ns
run 1000 ns
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Feb 19 09:55:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.395 ; gain = 0.000
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Feb 19 09:57:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Feb 19 09:59:47 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.395 ; gain = 0.000
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Feb 19 10:03:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.395 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1719.395 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1719.395 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1719.395 ; gain = 0.000
save_wave_config {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1719.762 ; gain = 0.000
remove_forces { {/Vending_Machine_TB/uut/a1/a2/payment} }
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.762 ; gain = 0.000
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1719.762 ; gain = 0.000
run 1000 ns
save_wave_config {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v:33]
[Wed Feb 19 10:24:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 10:24:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 10:34:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'SoldOut' on this module [C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.762 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Feb 19 10:39:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Vending_Machine_TB_behav -key {Behavioral:sim_1:Functional:Vending_Machine_TB} -tclbatch {Vending_Machine_TB.tcl} -view {C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/BWard_HW3/Vending_Machine_TB_behav.wcfg
source Vending_Machine_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Vending_Machine_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Vending_Machine_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Vending_Machine_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Payment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Payment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/BWard_HW3/BWard_HW3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8c71f1f17b546bead9835cb034ea8a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vending_Machine_TB_behav xil_defaultlib.Vending_Machine_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Payment
Compiling module xil_defaultlib.Vending
Compiling module xil_defaultlib.Vending_Machine
Compiling module xil_defaultlib.Vending_Machine_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vending_Machine_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1719.762 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 10:46:13 2020...
