[etherlink]
type=SimbricksEtherLink
eth_delay=500000
eventq_index=0
poll_interval=100000000
shm_path=/tmp/hejing-work/run-32/shm.27
sync=true
sync_mode=0
sync_tx_interval=500000
uxsocket_path=/tmp/hejing-work/run-32/eth.27
int0=testsys.pc.ethernet.interface

[root]
type=Root
children=etherlink testsys
eventq_index=0
full_system=true
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[testsys]
type=System
children=apicbridge bridge clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler iobus iocache l2 l3 mem_ctrls membus pc tol2bus tol3bus voltage_domain workload
byte_order=little
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
kvm_vm=Null
m5ops_base=4294901760
mem_mode=timing
mem_ranges=0:536870912
memories=testsys.mem_ctrls.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=testsys.workload
system_port=testsys.membus.cpu_side_ports[1]

[testsys.apicbridge]
type=Bridge
children=power_state
clk_domain=testsys.clk_domain
delay=50000
eventq_index=0
power_model=
power_state=testsys.apicbridge.power_state
ranges=11529215046068469760:11529215046068473855
req_size=16
resp_size=16
cpu_side_port=testsys.iobus.mem_side_ports[0]
mem_side_port=testsys.membus.cpu_side_ports[0]

[testsys.apicbridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.bridge]
type=Bridge
children=power_state
clk_domain=testsys.clk_domain
delay=50000
eventq_index=0
power_model=
power_state=testsys.bridge.power_state
ranges=3221225472:4294901760 9223372036854775808:11529215046068469759 13835058055282163712:18446744073709551615
req_size=16
resp_size=16
cpu_side_port=testsys.membus.mem_side_ports[0]
mem_side_port=testsys.iobus.cpu_side_ports[0]

[testsys.bridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=testsys.voltage_domain

[testsys.cpu]
type=TimingSimpleCPU
children=dcache dtb_walker_cache icache interrupts isa itb_walker_cache mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=testsys.cpu_clk_domain
cpu_id=0
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=testsys.cpu.interrupts
isa=testsys.cpu.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=testsys.cpu.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=testsys.cpu.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=testsys
tracer=testsys.cpu.tracer
workload=
dcache_port=testsys.cpu.dcache.cpu_side
icache_port=testsys.cpu.icache.cpu_side

[testsys.cpu.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=0
ddio_disabled=false
ddio_enabled=false
ddio_way_part=-1
demand_mshr_reserve=1
eventq_index=0
is_iocache=false
is_llc=false
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=testsys.cpu.dcache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu.dcache.replacement_policy
response_latency=0
sequential_access=false
size=32768
system=testsys
tag_latency=0
tags=testsys.cpu.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.cpu.dcache_port
mem_side=testsys.tol2bus.cpu_side_ports[1]

[testsys.cpu.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu.dcache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=testsys.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu.dcache.tags.indexing_policy
power_model=
power_state=testsys.cpu.dcache.tags.power_state
replacement_policy=testsys.cpu.dcache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=0
warmup_percentage=0

[testsys.cpu.dcache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[testsys.cpu.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu.dtb_walker_cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
ddio_disabled=false
ddio_enabled=false
ddio_way_part=-1
demand_mshr_reserve=1
eventq_index=0
is_iocache=false
is_llc=false
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=10
power_model=
power_state=testsys.cpu.dtb_walker_cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu.dtb_walker_cache.replacement_policy
response_latency=2
sequential_access=false
size=1024
system=testsys
tag_latency=2
tags=testsys.cpu.dtb_walker_cache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.cpu.mmu.dtb.walker.port
mem_side=testsys.tol2bus.cpu_side_ports[3]

[testsys.cpu.dtb_walker_cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu.dtb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu.dtb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=testsys.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu.dtb_walker_cache.tags.indexing_policy
power_model=
power_state=testsys.cpu.dtb_walker_cache.tags.power_state
replacement_policy=testsys.cpu.dtb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.cpu.dtb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=1024

[testsys.cpu.dtb_walker_cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=0
ddio_disabled=false
ddio_enabled=false
ddio_way_part=-1
demand_mshr_reserve=1
eventq_index=0
is_iocache=false
is_llc=false
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=testsys.cpu.icache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu.icache.replacement_policy
response_latency=0
sequential_access=false
size=32768
system=testsys
tag_latency=0
tags=testsys.cpu.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=testsys.cpu.icache_port
mem_side=testsys.tol2bus.cpu_side_ports[0]

[testsys.cpu.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu.icache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=testsys.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu.icache.tags.indexing_policy
power_model=
power_state=testsys.cpu.icache.tags.power_state
replacement_policy=testsys.cpu.icache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=0
warmup_percentage=0

[testsys.cpu.icache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[testsys.cpu.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=testsys.cpu.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=testsys
int_requestor=testsys.membus.cpu_side_ports[3]
int_responder=testsys.membus.mem_side_ports[2]
pio=testsys.membus.mem_side_ports[1]

[testsys.cpu.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=testsys.cpu_clk_domain
eventq_index=0

[testsys.cpu.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[testsys.cpu.itb_walker_cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
ddio_disabled=false
ddio_enabled=false
ddio_way_part=-1
demand_mshr_reserve=1
eventq_index=0
is_iocache=false
is_llc=false
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=10
power_model=
power_state=testsys.cpu.itb_walker_cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu.itb_walker_cache.replacement_policy
response_latency=2
sequential_access=false
size=1024
system=testsys
tag_latency=2
tags=testsys.cpu.itb_walker_cache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.cpu.mmu.itb.walker.port
mem_side=testsys.tol2bus.cpu_side_ports[2]

[testsys.cpu.itb_walker_cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu.itb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu.itb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=testsys.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu.itb_walker_cache.tags.indexing_policy
power_model=
power_state=testsys.cpu.itb_walker_cache.tags.power_state
replacement_policy=testsys.cpu.itb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.cpu.itb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=1024

[testsys.cpu.itb_walker_cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu.mmu]
type=X86MMU
children=dtb itb
dtb=testsys.cpu.mmu.dtb
eventq_index=0
itb=testsys.cpu.mmu.itb

[testsys.cpu.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=testsys
walker=testsys.cpu.mmu.dtb.walker

[testsys.cpu.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=testsys.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=testsys.cpu.mmu.dtb.walker.power_state
system=testsys
port=testsys.cpu.dtb_walker_cache.cpu_side

[testsys.cpu.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=testsys
walker=testsys.cpu.mmu.itb.walker

[testsys.cpu.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=testsys.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=testsys.cpu.mmu.itb.walker.power_state
system=testsys
port=testsys.cpu.itb_walker_cache.cpu_side

[testsys.cpu.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[testsys.cpu.tracer]
type=ExeTracer
eventq_index=0

[testsys.cpu_clk_domain]
type=SrcClockDomain
clock=333
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=testsys.cpu_voltage_domain

[testsys.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[testsys.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=testsys.clk_domain
transition_latency=100000000

[testsys.iobus]
type=NoncoherentXBar
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=testsys.iobus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=testsys.bridge.mem_side_port testsys.pc.south_bridge.ide.dma testsys.pc.south_bridge.io_apic.int_requestor testsys.pc.ethernet.dma
default=testsys.pc.default_bus.cpu_side_ports[0]
mem_side_ports=testsys.apicbridge.cpu_side_port testsys.pc.south_bridge.cmos.pio testsys.pc.south_bridge.dma1.pio testsys.pc.south_bridge.ide.pio testsys.pc.south_bridge.keyboard.pio testsys.pc.south_bridge.pic1.pio testsys.pc.south_bridge.pic2.pio testsys.pc.south_bridge.pit.pio testsys.pc.south_bridge.speaker.pio testsys.pc.south_bridge.io_apic.pio testsys.pc.com_1.pio testsys.pc.fake_com_2.pio testsys.pc.fake_com_3.pio testsys.pc.fake_com_4.pio testsys.pc.fake_floppy.pio testsys.pc.pci_host.pio testsys.pc.ethernet.pio testsys.iocache.cpu_side

[testsys.iobus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.iocache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:536870912
assoc=16
clk_domain=testsys.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
ddio_disabled=false
ddio_enabled=true
ddio_way_part=-1
demand_mshr_reserve=1
eventq_index=0
is_iocache=true
is_llc=false
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=testsys.iocache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.iocache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=testsys
tag_latency=2
tags=testsys.iocache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=64
writeback_clean=false
cpu_side=testsys.iobus.mem_side_ports[17]
mem_side=testsys.tol3bus.cpu_side_ports[1]

[testsys.iocache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.iocache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.iocache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=testsys.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.iocache.tags.indexing_policy
power_model=
power_state=testsys.iocache.tags.power_state
replacement_policy=testsys.iocache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.iocache.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=32768

[testsys.iocache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.l2]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=3
ddio_disabled=false
ddio_enabled=false
ddio_way_part=-1
demand_mshr_reserve=1
eventq_index=0
is_iocache=false
is_llc=false
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=testsys.l2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.l2.replacement_policy
response_latency=3
sequential_access=false
size=2097152
system=testsys
tag_latency=3
tags=testsys.l2.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.tol2bus.mem_side_ports[0]
mem_side=testsys.tol3bus.cpu_side_ports[0]

[testsys.l2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.l2.replacement_policy]
type=LRURP
eventq_index=0

[testsys.l2.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=testsys.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.l2.tags.indexing_policy
power_model=
power_state=testsys.l2.tags.power_state
replacement_policy=testsys.l2.replacement_policy
sequential_access=false
size=2097152
system=testsys
tag_latency=3
warmup_percentage=0

[testsys.l2.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=2097152

[testsys.l2.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.l3]
type=Cache
children=power_state repl_policy replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=testsys.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=20
ddio_disabled=false
ddio_enabled=true
ddio_way_part=8
demand_mshr_reserve=1
eventq_index=0
is_iocache=false
is_llc=true
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=testsys.l3.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.l3.replacement_policy
response_latency=20
sequential_access=false
size=33554432
system=testsys
tag_latency=20
tags=testsys.l3.tags
tgts_per_mshr=24
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=testsys.tol3bus.mem_side_ports[0]
mem_side=testsys.membus.cpu_side_ports[2]

[testsys.l3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.l3.repl_policy]
type=LRURP
eventq_index=0

[testsys.l3.replacement_policy]
type=LRURP
eventq_index=0

[testsys.l3.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=testsys.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.l3.tags.indexing_policy
power_model=
power_state=testsys.l3.tags.power_state
replacement_policy=testsys.l3.replacement_policy
sequential_access=false
size=33554432
system=testsys
tag_latency=20
warmup_percentage=0

[testsys.l3.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=33554432

[testsys.l3.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.mem_ctrls]
type=MemCtrl
children=dram power_state
clk_domain=testsys.clk_domain
command_window=10000
dram=testsys.mem_ctrls.dram
eventq_index=0
mem_sched_policy=frfcfs
min_writes_per_switch=16
nvm=Null
power_model=
power_state=testsys.mem_ctrls.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=testsys
write_high_thresh_perc=85
write_low_thresh_perc=50
port=testsys.membus.mem_side_ports[3]

[testsys.mem_ctrls.dram]
type=DRAMInterface
children=power_state
IDD0=0.043000000000000003
IDD02=0.003
IDD2N=0.034
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.025
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.003
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.032
IDD3P12=0.0
IDD4R=0.11
IDD4R2=0.0
IDD4W=0.10300000000000001
IDD4W2=0.0
IDD5=0.25
IDD52=0.0
IDD6=0.03
IDD62=0.0
VDD=1.2
VDD2=2.5
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=4
banks_per_rank=16
beats_per_clock=2
burst_length=8
clk_domain=testsys.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=4
device_rowbuffer_size=512
device_size=1073741824
devices_per_rank=16
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=testsys.mem_ctrls.dram.power_state
range=0:536870912
ranks_per_channel=2
read_buffer_size=64
tAAD=833
tBURST=3332
tBURST_MAX=3332
tBURST_MIN=3332
tCCD_L=5000
tCCD_L_WR=5000
tCK=833
tCL=14160
tCS=1666
tPPD=0
tRAS=32000
tRCD=14160
tREFI=7800000
tRFC=350000
tRP=14160
tRRD=3332
tRRD_L=4900
tRTP=7500
tRTW=1666
tWR=15000
tWTR=5000
tWTR_L=5000
tXAW=13328
tXP=6000
tXPDLL=0
tXS=340000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=128

[testsys.mem_ctrls.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.mem_ctrls.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.membus]
type=CoherentXBar
children=badaddr_responder power_state snoop_filter
clk_domain=testsys.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=testsys.membus.power_state
response_latency=2
snoop_filter=testsys.membus.snoop_filter
snoop_response_latency=4
system=testsys
use_default_range=false
width=16
cpu_side_ports=testsys.apicbridge.mem_side_port testsys.system_port testsys.l3.mem_side testsys.cpu.interrupts.int_requestor
default=testsys.membus.badaddr_responder.pio
mem_side_ports=testsys.bridge.cpu_side_port testsys.cpu.interrupts.pio testsys.cpu.interrupts.int_responder testsys.mem_ctrls.port

[testsys.membus.badaddr_responder]
type=IsaFake
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=testsys.membus.badaddr_responder.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.membus.default

[testsys.membus.badaddr_responder.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=testsys

[testsys.pc]
type=Pc
children=bad_addr com_1 default_bus empty_isa ethernet fake_com_2 fake_com_3 fake_com_4 fake_floppy pci_host south_bridge
eventq_index=0
south_bridge=testsys.pc.south_bridge
system=testsys

[testsys.pc.bad_addr]
type=IsaFake
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=testsys.pc.bad_addr.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.pc.default_bus.default

[testsys.pc.bad_addr.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.com_1]
type=Uart8250
children=device power_state
clk_domain=testsys.clk_domain
device=testsys.pc.com_1.device
eventq_index=0
pio_addr=9223372036854776824
pio_latency=100000
pio_size=8
platform=testsys.pc
power_model=
power_state=testsys.pc.com_1.power_state
system=testsys
pio=testsys.iobus.mem_side_ports[10]

[testsys.pc.com_1.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[testsys.pc.com_1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.default_bus]
type=NoncoherentXBar
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=testsys.pc.default_bus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=testsys.iobus.default
default=testsys.pc.bad_addr.pio
mem_side_ports=testsys.pc.empty_isa.pio

[testsys.pc.default_bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.empty_isa]
type=IsaFake
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854775808
pio_latency=100000
pio_size=65536
power_model=
power_state=testsys.pc.empty_isa.power_state
ret_bad_addr=false
ret_data16=0
ret_data32=0
ret_data64=0
ret_data8=0
system=testsys
update_data=false
warn_access=
pio=testsys.pc.default_bus.mem_side_ports[0]

[testsys.pc.empty_isa.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.ethernet]
type=IGbE
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 power_state
BAR0=testsys.pc.ethernet.BAR0
BAR1=testsys.pc.ethernet.BAR1
BAR2=testsys.pc.ethernet.BAR2
BAR3=testsys.pc.ethernet.BAR3
BAR4=testsys.pc.ethernet.BAR4
BAR5=testsys.pc.ethernet.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=2
Command=0
DeviceID=4213
ExpansionROM=0
HeaderType=0
InterruptLine=1
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=255
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=4104
SubsystemVendorID=32902
VendorID=32902
clk_domain=testsys.clk_domain
config_latency=20000
eventq_index=0
fetch_comp_delay=10000
fetch_delay=10000
hardware_address=00:90:00:00:00:01
host=testsys.pc.pci_host
pci_bus=0
pci_dev=0
pci_func=0
phy_epid=896
phy_pid=680
pio_latency=30000
power_model=
power_state=testsys.pc.ethernet.power_state
rx_desc_cache_size=64
rx_fifo_size=393216
rx_write_delay=0
sid=0
ssid=0
system=testsys
tx_desc_cache_size=64
tx_fifo_size=393216
tx_read_delay=0
wb_comp_delay=10000
wb_delay=10000
dma=testsys.iobus.cpu_side_ports[3]
interface=etherlink.int0
pio=testsys.iobus.mem_side_ports[16]

[testsys.pc.ethernet.BAR0]
type=PciMemBar
eventq_index=0
size=131072

[testsys.pc.ethernet.BAR1]
type=PciBarNone
eventq_index=0

[testsys.pc.ethernet.BAR2]
type=PciBarNone
eventq_index=0

[testsys.pc.ethernet.BAR3]
type=PciBarNone
eventq_index=0

[testsys.pc.ethernet.BAR4]
type=PciBarNone
eventq_index=0

[testsys.pc.ethernet.BAR5]
type=PciBarNone
eventq_index=0

[testsys.pc.ethernet.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.fake_com_2]
type=IsaFake
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776568
pio_latency=100000
pio_size=8
power_model=
power_state=testsys.pc.fake_com_2.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.mem_side_ports[11]

[testsys.pc.fake_com_2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.fake_com_3]
type=IsaFake
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776808
pio_latency=100000
pio_size=8
power_model=
power_state=testsys.pc.fake_com_3.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.mem_side_ports[12]

[testsys.pc.fake_com_3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.fake_com_4]
type=IsaFake
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776552
pio_latency=100000
pio_size=8
power_model=
power_state=testsys.pc.fake_com_4.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.mem_side_ports[13]

[testsys.pc.fake_com_4.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.fake_floppy]
type=IsaFake
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776818
pio_latency=100000
pio_size=2
power_model=
power_state=testsys.pc.fake_floppy.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.mem_side_ports[14]

[testsys.pc.fake_floppy.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.pci_host]
type=GenericPciHost
children=power_state
clk_domain=testsys.clk_domain
conf_base=13835058055282163712
conf_device_bits=8
conf_size=16777216
eventq_index=0
pci_dma_base=0
pci_mem_base=0
pci_pio_base=9223372036854775808
platform=testsys.pc
power_model=
power_state=testsys.pc.pci_host.power_state
system=testsys
pio=testsys.iobus.mem_side_ports[15]

[testsys.pc.pci_host.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.south_bridge]
type=SouthBridge
children=cmos dma1 ide io_apic keyboard pic1 pic2 pit speaker
cmos=testsys.pc.south_bridge.cmos
dma1=testsys.pc.south_bridge.dma1
eventq_index=0
io_apic=testsys.pc.south_bridge.io_apic
keyboard=testsys.pc.south_bridge.keyboard
pic1=testsys.pc.south_bridge.pic1
pic2=testsys.pc.south_bridge.pic2
pit=testsys.pc.south_bridge.pit
speaker=testsys.pc.south_bridge.speaker

[testsys.pc.south_bridge.cmos]
type=Cmos
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
pio_addr=9223372036854775920
pio_latency=100000
power_model=
power_state=testsys.pc.south_bridge.cmos.power_state
system=testsys
time=Sun Jan  1 00:00:00 2012
int_pin=testsys.pc.south_bridge.pic2.inputs[0]
pio=testsys.iobus.mem_side_ports[1]

[testsys.pc.south_bridge.cmos.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.south_bridge.dma1]
type=I8237
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
pio_addr=9223372036854775808
pio_latency=100000
power_model=
power_state=testsys.pc.south_bridge.dma1.power_state
system=testsys
pio=testsys.iobus.mem_side_ports[2]

[testsys.pc.south_bridge.dma1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.south_bridge.ide]
type=IdeController
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 disks0 disks1 power_state
BAR0=testsys.pc.south_bridge.ide.BAR0
BAR1=testsys.pc.south_bridge.ide.BAR1
BAR2=testsys.pc.south_bridge.ide.BAR2
BAR3=testsys.pc.south_bridge.ide.BAR3
BAR4=testsys.pc.south_bridge.ide.BAR4
BAR5=testsys.pc.south_bridge.ide.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=1
Command=0
DeviceID=28945
ExpansionROM=0
HeaderType=0
InterruptLine=14
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=0
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=128
Revision=0
Status=640
SubClassCode=1
SubsystemID=0
SubsystemVendorID=0
VendorID=32902
clk_domain=testsys.clk_domain
config_latency=20000
ctrl_offset=0
disks=testsys.pc.south_bridge.ide.disks0 testsys.pc.south_bridge.ide.disks1
eventq_index=0
host=testsys.pc.pci_host
io_shift=0
pci_bus=0
pci_dev=4
pci_func=0
pio_latency=30000
power_model=
power_state=testsys.pc.south_bridge.ide.power_state
sid=0
ssid=0
system=testsys
dma=testsys.iobus.cpu_side_ports[1]
pio=testsys.iobus.mem_side_ports[3]

[testsys.pc.south_bridge.ide.BAR0]
type=PciLegacyIoBar
addr=496
eventq_index=0
size=8

[testsys.pc.south_bridge.ide.BAR1]
type=PciLegacyIoBar
addr=1012
eventq_index=0
size=3

[testsys.pc.south_bridge.ide.BAR2]
type=PciLegacyIoBar
addr=368
eventq_index=0
size=8

[testsys.pc.south_bridge.ide.BAR3]
type=PciLegacyIoBar
addr=884
eventq_index=0
size=3

[testsys.pc.south_bridge.ide.BAR4]
type=PciIoBar
eventq_index=0
size=16

[testsys.pc.south_bridge.ide.BAR5]
type=PciBarNone
eventq_index=0

[testsys.pc.south_bridge.ide.disks0]
type=IdeDisk
children=image
delay=1000000
driveID=device0
eventq_index=0
image=testsys.pc.south_bridge.ide.disks0.image

[testsys.pc.south_bridge.ide.disks0.image]
type=CowDiskImage
children=child
child=testsys.pc.south_bridge.ide.disks0.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[testsys.pc.south_bridge.ide.disks0.image.child]
type=RawDiskImage
eventq_index=0
image_file=/DS/endhost-networking/work/sim/hejing/simbricks/images/output-base/base.raw
read_only=true

[testsys.pc.south_bridge.ide.disks1]
type=IdeDisk
children=image
delay=1000000
driveID=device0
eventq_index=0
image=testsys.pc.south_bridge.ide.disks1.image

[testsys.pc.south_bridge.ide.disks1.image]
type=CowDiskImage
children=child
child=testsys.pc.south_bridge.ide.disks1.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[testsys.pc.south_bridge.ide.disks1.image.child]
type=RawDiskImage
eventq_index=0
image_file=/tmp/hejing-work/run-32/guest/guest_27/cfg.client.27.tar
read_only=true

[testsys.pc.south_bridge.ide.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.south_bridge.io_apic]
type=I82094AA
children=power_state
apic_id=1
clk_domain=testsys.clk_domain
eventq_index=0
external_int_pic=testsys.pc.south_bridge.pic1
int_latency=1000
pio_addr=4273995776
pio_latency=100000
power_model=
power_state=testsys.pc.south_bridge.io_apic.power_state
system=testsys
inputs=testsys.pc.south_bridge.pic1.output[0] testsys.pc.south_bridge.keyboard.keyboard_int_pin[0] testsys.pc.south_bridge.pit.int_pin[1] None None None None None None None None None testsys.pc.south_bridge.keyboard.mouse_int_pin[0]
int_requestor=testsys.iobus.cpu_side_ports[2]
pio=testsys.iobus.mem_side_ports[9]

[testsys.pc.south_bridge.io_apic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.south_bridge.keyboard]
type=I8042
children=keyboard mouse power_state
clk_domain=testsys.clk_domain
command_port=9223372036854775908
data_port=9223372036854775904
eventq_index=0
keyboard=testsys.pc.south_bridge.keyboard.keyboard
mouse=testsys.pc.south_bridge.keyboard.mouse
pio_addr=0
pio_latency=100000
power_model=
power_state=testsys.pc.south_bridge.keyboard.power_state
system=testsys
keyboard_int_pin=testsys.pc.south_bridge.io_apic.inputs[1]
mouse_int_pin=testsys.pc.south_bridge.io_apic.inputs[12]
pio=testsys.iobus.mem_side_ports[4]

[testsys.pc.south_bridge.keyboard.keyboard]
type=PS2Keyboard
eventq_index=0
vnc=Null

[testsys.pc.south_bridge.keyboard.mouse]
type=PS2Mouse
eventq_index=0

[testsys.pc.south_bridge.keyboard.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.south_bridge.pic1]
type=I8259
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
mode=I8259Master
pio_addr=9223372036854775840
pio_latency=100000
power_model=
power_state=testsys.pc.south_bridge.pic1.power_state
slave=testsys.pc.south_bridge.pic2
system=testsys
inputs=testsys.pc.south_bridge.pit.int_pin[0] None testsys.pc.south_bridge.pic2.output[0]
output=testsys.pc.south_bridge.io_apic.inputs[0]
pio=testsys.iobus.mem_side_ports[5]

[testsys.pc.south_bridge.pic1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.south_bridge.pic2]
type=I8259
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
mode=I8259Slave
pio_addr=9223372036854775968
pio_latency=100000
power_model=
power_state=testsys.pc.south_bridge.pic2.power_state
slave=Null
system=testsys
inputs=testsys.pc.south_bridge.cmos.int_pin[0]
output=testsys.pc.south_bridge.pic1.inputs[2]
pio=testsys.iobus.mem_side_ports[6]

[testsys.pc.south_bridge.pic2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.south_bridge.pit]
type=I8254
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
pio_addr=9223372036854775872
pio_latency=100000
power_model=
power_state=testsys.pc.south_bridge.pit.power_state
system=testsys
int_pin=testsys.pc.south_bridge.pic1.inputs[0] testsys.pc.south_bridge.io_apic.inputs[2]
pio=testsys.iobus.mem_side_ports[7]

[testsys.pc.south_bridge.pit.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pc.south_bridge.speaker]
type=PcSpeaker
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
i8254=testsys.pc.south_bridge.pit
pio_addr=9223372036854775905
pio_latency=100000
power_model=
power_state=testsys.pc.south_bridge.speaker.power_state
system=testsys
pio=testsys.iobus.mem_side_ports[8]

[testsys.pc.south_bridge.speaker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.tol2bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=testsys.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=testsys.tol2bus.power_state
response_latency=1
snoop_filter=testsys.tol2bus.snoop_filter
snoop_response_latency=1
system=testsys
use_default_range=false
width=32
cpu_side_ports=testsys.cpu.icache.mem_side testsys.cpu.dcache.mem_side testsys.cpu.itb_walker_cache.mem_side testsys.cpu.dtb_walker_cache.mem_side
mem_side_ports=testsys.l2.cpu_side

[testsys.tol2bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=testsys

[testsys.tol3bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=testsys.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=testsys.tol3bus.power_state
response_latency=1
snoop_filter=Null
snoop_response_latency=1
system=testsys
use_default_range=false
width=32
cpu_side_ports=testsys.l2.mem_side testsys.iocache.mem_side
mem_side_ports=testsys.l3.cpu_side

[testsys.tol3bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.tol3bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=testsys

[testsys.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[testsys.workload]
type=X86FsLinux
children=acpi_description_table_pointer e820_table intel_mp_pointer intel_mp_table smbios_table
acpi_description_table_pointer=testsys.workload.acpi_description_table_pointer
addr_check=true
command_line=earlyprintk=ttyS0 console=ttyS0 root=/dev/sda1             no_timer_check memory_corruption_check=0 random.trust_cpu=on                 init=/home/ubuntu/guestinit.sh
e820_table=testsys.workload.e820_table
eventq_index=0
extras=
extras_addrs=
intel_mp_pointer=testsys.workload.intel_mp_pointer
intel_mp_table=testsys.workload.intel_mp_table
load_addr_mask=18446744073709551615
load_addr_offset=0
object_file=/DS/endhost-networking/work/sim/hejing/simbricks/images/vmlinux
smbios_table=testsys.workload.smbios_table
wait_for_remote_gdb=false

[testsys.workload.acpi_description_table_pointer]
type=X86ACPIRSDP
children=rsdt xsdt
eventq_index=0
oem_id=gem5
revision=2
rsdt=testsys.workload.acpi_description_table_pointer.rsdt
xsdt=testsys.workload.acpi_description_table_pointer.xsdt

[testsys.workload.acpi_description_table_pointer.rsdt]
type=X86ACPIRSDT
children=entries
creator_id=0
creator_revision=0
entries=testsys.workload.acpi_description_table_pointer.rsdt.entries
eventq_index=0
oem_id=gem5
oem_revision=0
oem_table_id=

[testsys.workload.acpi_description_table_pointer.rsdt.entries]
type=X86ACPIMadt
children=records00 records01 records02 records03 records04 records05 records06 records07 records08 records09 records10 records11 records12 records13 records14 records15 records16
creator_id=0
creator_revision=0
eventq_index=0
flags=0
local_apic_address=0
oem_id=madt
oem_revision=0
oem_table_id=
records=testsys.workload.acpi_description_table_pointer.rsdt.entries.records00 testsys.workload.acpi_description_table_pointer.rsdt.entries.records01 testsys.workload.acpi_description_table_pointer.rsdt.entries.records02 testsys.workload.acpi_description_table_pointer.rsdt.entries.records03 testsys.workload.acpi_description_table_pointer.rsdt.entries.records04 testsys.workload.acpi_description_table_pointer.rsdt.entries.records05 testsys.workload.acpi_description_table_pointer.rsdt.entries.records06 testsys.workload.acpi_description_table_pointer.rsdt.entries.records07 testsys.workload.acpi_description_table_pointer.rsdt.entries.records08 testsys.workload.acpi_description_table_pointer.rsdt.entries.records09 testsys.workload.acpi_description_table_pointer.rsdt.entries.records10 testsys.workload.acpi_description_table_pointer.rsdt.entries.records11 testsys.workload.acpi_description_table_pointer.rsdt.entries.records12 testsys.workload.acpi_description_table_pointer.rsdt.entries.records13 testsys.workload.acpi_description_table_pointer.rsdt.entries.records14 testsys.workload.acpi_description_table_pointer.rsdt.entries.records15 testsys.workload.acpi_description_table_pointer.rsdt.entries.records16

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records00]
type=X86ACPIMadtLAPIC
acpi_processor_id=0
apic_id=0
eventq_index=0
flags=1

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records01]
type=X86ACPIMadtIOAPIC
address=4273995776
eventq_index=0
id=1
int_base=0

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records02]
type=X86ACPIMadtIntSourceOverride
bus_source=0
eventq_index=0
flags=0
irq_source=16
sys_int=16

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records03]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=0
sys_int=2

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records04]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=1
sys_int=1

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records05]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=3
sys_int=3

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records06]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=4
sys_int=4

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records07]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=5
sys_int=5

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records08]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=6
sys_int=6

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records09]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=7
sys_int=7

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records10]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=8
sys_int=8

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records11]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=9
sys_int=9

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records12]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=10
sys_int=10

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records13]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=11
sys_int=11

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records14]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=12
sys_int=12

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records15]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=13
sys_int=13

[testsys.workload.acpi_description_table_pointer.rsdt.entries.records16]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=14
sys_int=14

[testsys.workload.acpi_description_table_pointer.xsdt]
type=X86ACPIXSDT
creator_id=0
creator_revision=0
entries=testsys.workload.acpi_description_table_pointer.rsdt.entries
eventq_index=0
oem_id=gem5
oem_revision=0
oem_table_id=

[testsys.workload.e820_table]
type=X86E820Table
children=entries0 entries1 entries2 entries3 entries4
entries=testsys.workload.e820_table.entries0 testsys.workload.e820_table.entries1 testsys.workload.e820_table.entries2 testsys.workload.e820_table.entries3 testsys.workload.e820_table.entries4
eventq_index=0

[testsys.workload.e820_table.entries0]
type=X86E820Entry
addr=0
eventq_index=0
range_type=1
size=654336

[testsys.workload.e820_table.entries1]
type=X86E820Entry
addr=654336
eventq_index=0
range_type=2
size=394240

[testsys.workload.e820_table.entries2]
type=X86E820Entry
addr=1048576
eventq_index=0
range_type=1
size=535822336

[testsys.workload.e820_table.entries3]
type=X86E820Entry
addr=536870912
eventq_index=0
range_type=2
size=2684354560

[testsys.workload.e820_table.entries4]
type=X86E820Entry
addr=4294901760
eventq_index=0
range_type=2
size=65536

[testsys.workload.intel_mp_pointer]
type=X86IntelMPFloatingPointer
default_config=0
eventq_index=0
imcr_present=true
spec_rev=4

[testsys.workload.intel_mp_table]
type=X86IntelMPConfigTable
children=base_entries00 base_entries01 base_entries02 base_entries03 base_entries04 base_entries05 base_entries06 base_entries07 base_entries08 base_entries09 base_entries10 base_entries11 base_entries12 base_entries13 base_entries14 base_entries15 base_entries16 base_entries17 base_entries18 base_entries19 base_entries20 base_entries21 base_entries22 base_entries23 base_entries24 base_entries25 base_entries26 base_entries27 base_entries28 base_entries29 base_entries30 base_entries31 base_entries32 ext_entries
base_entries=testsys.workload.intel_mp_table.base_entries00 testsys.workload.intel_mp_table.base_entries01 testsys.workload.intel_mp_table.base_entries02 testsys.workload.intel_mp_table.base_entries03 testsys.workload.intel_mp_table.base_entries04 testsys.workload.intel_mp_table.base_entries05 testsys.workload.intel_mp_table.base_entries06 testsys.workload.intel_mp_table.base_entries07 testsys.workload.intel_mp_table.base_entries08 testsys.workload.intel_mp_table.base_entries09 testsys.workload.intel_mp_table.base_entries10 testsys.workload.intel_mp_table.base_entries11 testsys.workload.intel_mp_table.base_entries12 testsys.workload.intel_mp_table.base_entries13 testsys.workload.intel_mp_table.base_entries14 testsys.workload.intel_mp_table.base_entries15 testsys.workload.intel_mp_table.base_entries16 testsys.workload.intel_mp_table.base_entries17 testsys.workload.intel_mp_table.base_entries18 testsys.workload.intel_mp_table.base_entries19 testsys.workload.intel_mp_table.base_entries20 testsys.workload.intel_mp_table.base_entries21 testsys.workload.intel_mp_table.base_entries22 testsys.workload.intel_mp_table.base_entries23 testsys.workload.intel_mp_table.base_entries24 testsys.workload.intel_mp_table.base_entries25 testsys.workload.intel_mp_table.base_entries26 testsys.workload.intel_mp_table.base_entries27 testsys.workload.intel_mp_table.base_entries28 testsys.workload.intel_mp_table.base_entries29 testsys.workload.intel_mp_table.base_entries30 testsys.workload.intel_mp_table.base_entries31 testsys.workload.intel_mp_table.base_entries32
eventq_index=0
ext_entries=testsys.workload.intel_mp_table.ext_entries
local_apic=4276092928
oem_id=
oem_table_addr=0
oem_table_size=0
product_id=
spec_rev=4

[testsys.workload.intel_mp_table.base_entries00]
type=X86IntelMPProcessor
bootstrap=true
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=0
local_apic_version=20
model=0
stepping=0

[testsys.workload.intel_mp_table.base_entries01]
type=X86IntelMPIOAPIC
address=4273995776
enable=true
eventq_index=0
id=1
version=17

[testsys.workload.intel_mp_table.base_entries02]
type=X86IntelMPBus
bus_id=0
bus_type=PCI   
eventq_index=0

[testsys.workload.intel_mp_table.base_entries03]
type=X86IntelMPBus
bus_id=1
bus_type=ISA   
eventq_index=0

[testsys.workload.intel_mp_table.base_entries04]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=16
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=0
source_bus_irq=16
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries05]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries06]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=2
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries07]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries08]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=1
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries09]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries10]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=3
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries11]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries12]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=4
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries13]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries14]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=5
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries15]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries16]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=6
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries17]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries18]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=7
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries19]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries20]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=8
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries21]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries22]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=9
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries23]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries24]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=10
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries25]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries26]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=11
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries27]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries28]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=12
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries29]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries30]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=13
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries31]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[testsys.workload.intel_mp_table.base_entries32]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=14
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[testsys.workload.intel_mp_table.ext_entries]
type=X86IntelMPBusHierarchy
bus_id=1
eventq_index=0
parent_bus=0
subtractive_decode=true

[testsys.workload.smbios_table]
type=X86SMBiosSMBiosTable
children=structures
eventq_index=0
major_version=2
minor_version=5
structures=testsys.workload.smbios_table.structures

[testsys.workload.smbios_table.structures]
type=X86SMBiosBiosInformation
characteristic_ext_bytes=
characteristics=
emb_cont_firmware_major=0
emb_cont_firmware_minor=0
eventq_index=0
major=0
minor=0
release_date=06/08/2008
rom_size=0
starting_addr_segment=0
vendor=
version=

