\hypertarget{group___u_s_a_r_t}{}\section{U\+S\+A\+RT}
\label{group___u_s_a_r_t}\index{U\+S\+A\+RT@{U\+S\+A\+RT}}


U\+S\+A\+RT driver modules.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___u_s_a_r_t___exported___constants}{U\+S\+A\+R\+T\+\_\+\+Exported\+\_\+\+Constants}
\item 
\hyperlink{group___u_s_a_r_t___private___functions}{U\+S\+A\+R\+T\+\_\+\+Private\+\_\+\+Functions}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_u_s_a_r_t___init_type_def}{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT Init Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_a_r_t___clock_init_type_def}{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT Clock Init Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_s_a_r_t_ga8d425258898b4af4ebc820f52635fad8}{C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{group___u_s_a_r_t_ga7834b3d9be4875de242f87c12fd79f02}{C\+R2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{group___u_s_a_r_t_ga5c882571db73abc5d1837368a1cb0a64}{C\+R3\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}~((uint16\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE}))
\item 
\#define {\bfseries I\+T\+\_\+\+M\+A\+SK}~((uint16\+\_\+t)0x001\+F)\hypertarget{group___u_s_a_r_t_gacde7fc0e46b3a5fc7e2002b2915884d5}{}\label{group___u_s_a_r_t_gacde7fc0e46b3a5fc7e2002b2915884d5}

\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___u_s_a_r_t_ga2f8e1ce72da21b6539d8e1f299ec3b0d}{U\+S\+A\+R\+T\+\_\+\+De\+Init} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx)
\begin{DoxyCompactList}\small\item\em Deinitializes the U\+S\+A\+R\+Tx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga98da340ea0324002ba1b4263e91ab2ff}{U\+S\+A\+R\+T\+\_\+\+Init} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, \hyperlink{struct_u_s_a_r_t___init_type_def}{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def} $\ast$U\+S\+A\+R\+T\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the U\+S\+A\+R\+Tx peripheral according to the specified parameters in the U\+S\+A\+R\+T\+\_\+\+Init\+Struct . \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga34e1faa2f312496c16cfd05155f4c8b1}{U\+S\+A\+R\+T\+\_\+\+Struct\+Init} (\hyperlink{struct_u_s_a_r_t___init_type_def}{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def} $\ast$U\+S\+A\+R\+T\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each U\+S\+A\+R\+T\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_gadb50c7a2175c91acd3728f8eefd0c63d}{U\+S\+A\+R\+T\+\_\+\+Clock\+Init} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, \hyperlink{struct_u_s_a_r_t___clock_init_type_def}{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def} $\ast$U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the U\+S\+A\+R\+Tx peripheral Clock according to the specified parameters in the U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct . \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga59df27d0adda18b16ee28d47672cc724}{U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init} (\hyperlink{struct_u_s_a_r_t___clock_init_type_def}{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def} $\ast$U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga45e51626739c5f22a6567c8a85d1d85e}{U\+S\+A\+R\+T\+\_\+\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified U\+S\+A\+RT peripheral. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_gaf5da8f2eee8245425584d85d4f62cc33}{U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint8\+\_\+t U\+S\+A\+R\+T\+\_\+\+Prescaler)
\begin{DoxyCompactList}\small\item\em Sets the system clock prescaler. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga3897bab07491d9239f8a238a9a7cddea}{U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s 8x oversampling mode. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga3ed89ea8765d851510cfe90f7d90cbbb}{U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s one bit sampling method. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga0b43d42da9540f446d494bf69823c6fb}{U\+S\+A\+R\+T\+\_\+\+Send\+Data} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t Data)
\begin{DoxyCompactList}\small\item\em Transmits single data through the U\+S\+A\+R\+Tx peripheral. \end{DoxyCompactList}\item 
uint16\+\_\+t \hyperlink{group___u_s_a_r_t_gac67a91845b0b1d54d31bdfb1c5e9867c}{U\+S\+A\+R\+T\+\_\+\+Receive\+Data} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx)
\begin{DoxyCompactList}\small\item\em Returns the most recent received data by the U\+S\+A\+R\+Tx peripheral. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga65ec9928817f3f031dd9a4dfc95d6666}{U\+S\+A\+R\+T\+\_\+\+Set\+Address} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint8\+\_\+t U\+S\+A\+R\+T\+\_\+\+Address)
\begin{DoxyCompactList}\small\item\em Sets the address of the U\+S\+A\+RT node. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga4965417c2412c36e462fcad50a8d5393}{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Wake\+Up)
\begin{DoxyCompactList}\small\item\em Selects the U\+S\+A\+RT Wake\+Up method. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_gac27b78ce445a16fe33851d2f87781c02}{U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Determines if the U\+S\+A\+RT is in mute mode or not. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga7bc2d291831cbc5e53e73337308029b5}{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length)
\begin{DoxyCompactList}\small\item\em Sets the U\+S\+A\+RT L\+IN Break detection length. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga9fdd6296f4ca4acdfcbd58bf56bd4185}{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s L\+IN mode. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga39a3d33e23ee28529fa8f7259ce6811e}{U\+S\+A\+R\+T\+\_\+\+Send\+Break} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx)
\begin{DoxyCompactList}\small\item\em Transmits break characters. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_gaaa23b05fe0e1896bad90da7f82750831}{U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s Half Duplex communication. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_gabd1347e244c623447151ba3a5e986c5f}{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s Smart Card mode. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga62e22f47e38aa53f2edce8771f7a5dfa}{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables N\+A\+CK transmission. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_gac4a35c6acd71ae7e0d67c1f03f0a8777}{U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint8\+\_\+t U\+S\+A\+R\+T\+\_\+\+Guard\+Time)
\begin{DoxyCompactList}\small\item\em Sets the specified U\+S\+A\+RT guard time. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga81a0cd36199040bf6d266b57babd678e}{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Mode)
\begin{DoxyCompactList}\small\item\em Configures the U\+S\+A\+RT\textquotesingle{}s Ir\+DA interface. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_gabff56ebb494fdfadcc6ef4fe9ac8dd24}{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s Ir\+DA interface. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga902857f199ebfba21c63d725354af66f}{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Req, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s D\+MA interface. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga6d8f2dd1f34060ae7e386e3e5d56b6f6}{U\+S\+A\+R\+T\+\_\+\+I\+T\+Config} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified U\+S\+A\+RT interrupts. \end{DoxyCompactList}\item 
Flag\+Status \hyperlink{group___u_s_a_r_t_ga144630722defc9e312f0ad280b68e9da}{U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified U\+S\+A\+RT flag is set or not. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_gad962e148fc466ae1b45b288f6c91d966}{U\+S\+A\+R\+T\+\_\+\+Clear\+Flag} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the U\+S\+A\+R\+Tx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
I\+T\+Status \hyperlink{group___u_s_a_r_t_ga93d8f031241bcdbe938d091a85295445}{U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified U\+S\+A\+RT interrupt has occurred or not. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t_ga1fc25d0338695063be5e50156955d9bc}{U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the U\+S\+A\+R\+Tx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+S\+A\+RT driver modules. 



\subsection{Macro Definition Documentation}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK@{C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}}
\index{C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK@{C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}{CR1_CLEAR_MASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}\hypertarget{group___u_s_a_r_t_ga8d425258898b4af4ebc820f52635fad8}{}\label{group___u_s_a_r_t_ga8d425258898b4af4ebc820f52635fad8}
{\bfseries Value\+:}
\begin{DoxyCode}
((uint16\_t)(\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\_CR1\_M} | \hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\_CR1\_PCE} | \(\backslash\)
                                              \hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\_CR1\_PS} | 
      \hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\_CR1\_TE} | \(\backslash\)
                                              \hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\_CR1\_RE}))
\end{DoxyCode}
$<$ U\+S\+A\+RT C\+R1 register clear Mask (($\sim$(uint16\+\_\+t)0x\+E9\+F3)) U\+S\+A\+RT C\+R2 register clock bits clear Mask (($\sim$(uint16\+\_\+t)0x\+F0\+FF)) \index{U\+S\+A\+RT@{U\+S\+A\+RT}!C\+R2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK@{C\+R2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}}
\index{C\+R2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK@{C\+R2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{C\+R2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}{CR2_CLOCK_CLEAR_MASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}\hypertarget{group___u_s_a_r_t_ga7834b3d9be4875de242f87c12fd79f02}{}\label{group___u_s_a_r_t_ga7834b3d9be4875de242f87c12fd79f02}
{\bfseries Value\+:}
\begin{DoxyCode}
((uint16\_t)(\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\_CR2\_CLKEN} | \hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\_CR2\_CPOL} | \(\backslash\)
                                              \hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\_CR2\_CPHA} | 
      \hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\_CR2\_LBCL}))
\end{DoxyCode}
U\+S\+A\+RT C\+R3 register clear Mask (($\sim$(uint16\+\_\+t)0x\+F\+C\+FF)) \index{U\+S\+A\+RT@{U\+S\+A\+RT}!C\+R3\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK@{C\+R3\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}}
\index{C\+R3\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK@{C\+R3\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{C\+R3\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}{CR3_CLEAR_MASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R3\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK~((uint16\+\_\+t)({\bf U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE} $\vert$ {\bf U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE}))}\hypertarget{group___u_s_a_r_t_ga5c882571db73abc5d1837368a1cb0a64}{}\label{group___u_s_a_r_t_ga5c882571db73abc5d1837368a1cb0a64}
U\+S\+A\+RT Interrupts mask 

\subsection{Function Documentation}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Clear\+Flag@{U\+S\+A\+R\+T\+\_\+\+Clear\+Flag}}
\index{U\+S\+A\+R\+T\+\_\+\+Clear\+Flag@{U\+S\+A\+R\+T\+\_\+\+Clear\+Flag}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Clear\+Flag(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G)}{USART_ClearFlag(USART_TypeDef *USARTx, uint16_t USART_FLAG)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Clear\+Flag (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+F\+L\+AG}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_gad962e148fc466ae1b45b288f6c91d966}{}\label{group___u_s_a_r_t_gad962e148fc466ae1b45b288f6c91d966}


Clears the U\+S\+A\+R\+Tx\textquotesingle{}s pending flags. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+F\+L\+AG} & specifies the flag to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+C\+TS\+: C\+TS Change flag (not available for U\+A\+R\+T4 and U\+A\+R\+T5). \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+L\+BD\+: L\+IN Break detection flag. \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+TC\+: Transmission Complete flag. \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE\+: Receive data register not empty flag.\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
PE (Parity error), FE (Framing error), NE (Noise error), O\+RE (Over\+Run error) and I\+D\+LE (Idle line detected) flags are cleared by software sequence\+: a read operation to U\+S\+A\+R\+T\+\_\+\+SR register (\hyperlink{group___u_s_a_r_t___group9_ga144630722defc9e312f0ad280b68e9da}{U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status()}) followed by a read operation to U\+S\+A\+R\+T\+\_\+\+DR register (\hyperlink{group___u_s_a_r_t___group2_gac67a91845b0b1d54d31bdfb1c5e9867c}{U\+S\+A\+R\+T\+\_\+\+Receive\+Data()}). 

R\+X\+NE flag can be also cleared by a read to the U\+S\+A\+R\+T\+\_\+\+DR register (\hyperlink{group___u_s_a_r_t___group2_gac67a91845b0b1d54d31bdfb1c5e9867c}{U\+S\+A\+R\+T\+\_\+\+Receive\+Data()}). 

TC flag can be also cleared by software sequence\+: a read operation to U\+S\+A\+R\+T\+\_\+\+SR register (\hyperlink{group___u_s_a_r_t___group9_ga144630722defc9e312f0ad280b68e9da}{U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status()}) followed by a write operation to U\+S\+A\+R\+T\+\_\+\+DR register (\hyperlink{group___u_s_a_r_t___group2_ga0b43d42da9540f446d494bf69823c6fb}{U\+S\+A\+R\+T\+\_\+\+Send\+Data()}). 

T\+XE flag is cleared only by a write to the U\+S\+A\+R\+T\+\_\+\+DR register (\hyperlink{group___u_s_a_r_t___group2_ga0b43d42da9540f446d494bf69823c6fb}{U\+S\+A\+R\+T\+\_\+\+Send\+Data()}).
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit@{U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit}}
\index{U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit@{U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+I\+T)}{USART_ClearITPendingBit(USART_TypeDef *USARTx, uint16_t USART_IT)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+IT}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga1fc25d0338695063be5e50156955d9bc}{}\label{group___u_s_a_r_t_ga1fc25d0338695063be5e50156955d9bc}


Clears the U\+S\+A\+R\+Tx\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+IT} & specifies the interrupt pending bit to clear. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS\+: C\+TS change interrupt (not available for U\+A\+R\+T4 and U\+A\+R\+T5) \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD\+: L\+IN Break detection interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC\+: Transmission complete interrupt. \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE\+: Receive Data register not empty interrupt.\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
PE (Parity error), FE (Framing error), NE (Noise error), O\+RE (Over\+Run error) and I\+D\+LE (Idle line detected) pending bits are cleared by software sequence\+: a read operation to U\+S\+A\+R\+T\+\_\+\+SR register (\hyperlink{group___u_s_a_r_t___group9_ga93d8f031241bcdbe938d091a85295445}{U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status()}) followed by a read operation to U\+S\+A\+R\+T\+\_\+\+DR register (\hyperlink{group___u_s_a_r_t___group2_gac67a91845b0b1d54d31bdfb1c5e9867c}{U\+S\+A\+R\+T\+\_\+\+Receive\+Data()}). 

R\+X\+NE pending bit can be also cleared by a read to the U\+S\+A\+R\+T\+\_\+\+DR register (\hyperlink{group___u_s_a_r_t___group2_gac67a91845b0b1d54d31bdfb1c5e9867c}{U\+S\+A\+R\+T\+\_\+\+Receive\+Data()}). 

TC pending bit can be also cleared by software sequence\+: a read operation to U\+S\+A\+R\+T\+\_\+\+SR register (\hyperlink{group___u_s_a_r_t___group9_ga93d8f031241bcdbe938d091a85295445}{U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status()}) followed by a write operation to U\+S\+A\+R\+T\+\_\+\+DR register (\hyperlink{group___u_s_a_r_t___group2_ga0b43d42da9540f446d494bf69823c6fb}{U\+S\+A\+R\+T\+\_\+\+Send\+Data()}). 

T\+XE pending bit is cleared only by a write to the U\+S\+A\+R\+T\+\_\+\+DR register (\hyperlink{group___u_s_a_r_t___group2_ga0b43d42da9540f446d494bf69823c6fb}{U\+S\+A\+R\+T\+\_\+\+Send\+Data()}).
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Clock\+Init@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init}}
\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Clock\+Init(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def $\ast$\+U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct)}{USART_ClockInit(USART_TypeDef *USARTx, USART_ClockInitTypeDef *USART_ClockInitStruct)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Clock\+Init (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def} $\ast$}]{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_gadb50c7a2175c91acd3728f8eefd0c63d}{}\label{group___u_s_a_r_t_gadb50c7a2175c91acd3728f8eefd0c63d}


Initializes the U\+S\+A\+R\+Tx peripheral Clock according to the specified parameters in the U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct . 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3 or 6 to select the U\+S\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct} & pointer to a \hyperlink{struct_u_s_a_r_t___clock_init_type_def}{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def} structure that contains the configuration information for the specified U\+S\+A\+RT peripheral. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
The Smart Card and Synchronous modes are not available for U\+A\+R\+T4 and U\+A\+R\+T5. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init@{U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init}}
\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init@{U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init(\+U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def $\ast$\+U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct)}{USART_ClockStructInit(USART_ClockInitTypeDef *USART_ClockInitStruct)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def} $\ast$}]{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga59df27d0adda18b16ee28d47672cc724}{}\label{group___u_s_a_r_t_ga59df27d0adda18b16ee28d47672cc724}


Fills each U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct} & pointer to a \hyperlink{struct_u_s_a_r_t___clock_init_type_def}{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Cmd(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, Functional\+State New\+State)}{USART_Cmd(USART_TypeDef *USARTx, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga45e51626739c5f22a6567c8a85d1d85e}{}\label{group___u_s_a_r_t_ga45e51626739c5f22a6567c8a85d1d85e}


Enables or disables the specified U\+S\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the U\+S\+A\+R\+Tx peripheral. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+De\+Init@{U\+S\+A\+R\+T\+\_\+\+De\+Init}}
\index{U\+S\+A\+R\+T\+\_\+\+De\+Init@{U\+S\+A\+R\+T\+\_\+\+De\+Init}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+De\+Init(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx)}{USART_DeInit(USART_TypeDef *USARTx)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+De\+Init (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga2f8e1ce72da21b6539d8e1f299ec3b0d}{}\label{group___u_s_a_r_t_ga2f8e1ce72da21b6539d8e1f299ec3b0d}


Deinitializes the U\+S\+A\+R\+Tx peripheral registers to their default reset values. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd@{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd@{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Req, Functional\+State New\+State)}{USART_DMACmd(USART_TypeDef *USARTx, uint16_t USART_DMAReq, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Req, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga902857f199ebfba21c63d725354af66f}{}\label{group___u_s_a_r_t_ga902857f199ebfba21c63d725354af66f}


Enables or disables the U\+S\+A\+RT\textquotesingle{}s D\+MA interface. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Req} & specifies the D\+MA request. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Req\+\_\+\+Tx\+: U\+S\+A\+RT D\+MA transmit request \item U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Req\+\_\+\+Rx\+: U\+S\+A\+RT D\+MA receive request \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the D\+MA Request sources. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status@{U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status}}
\index{U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status@{U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G)}{USART_GetFlagStatus(USART_TypeDef *USARTx, uint16_t USART_FLAG)}}]{\setlength{\rightskip}{0pt plus 5cm}Flag\+Status U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+F\+L\+AG}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga144630722defc9e312f0ad280b68e9da}{}\label{group___u_s_a_r_t_ga144630722defc9e312f0ad280b68e9da}


Checks whether the specified U\+S\+A\+RT flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+F\+L\+AG} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+C\+TS\+: C\+TS Change flag (not available for U\+A\+R\+T4 and U\+A\+R\+T5) \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+L\+BD\+: L\+IN Break detection flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE\+: Transmit data register empty flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+TC\+: Transmission Complete flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE\+: Receive data register not empty flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+I\+D\+LE\+: Idle Line detection flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+O\+RE\+: Over\+Run Error flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+NE\+: Noise Error flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+FE\+: Framing Error flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+PE\+: Parity Error flag \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of U\+S\+A\+R\+T\+\_\+\+F\+L\+AG (S\+ET or R\+E\+S\+ET). \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status@{U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status}}
\index{U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status@{U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+I\+T)}{USART_GetITStatus(USART_TypeDef *USARTx, uint16_t USART_IT)}}]{\setlength{\rightskip}{0pt plus 5cm}I\+T\+Status U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+IT}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga93d8f031241bcdbe938d091a85295445}{}\label{group___u_s_a_r_t_ga93d8f031241bcdbe938d091a85295445}


Checks whether the specified U\+S\+A\+RT interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+IT} & specifies the U\+S\+A\+RT interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS\+: C\+TS change interrupt (not available for U\+A\+R\+T4 and U\+A\+R\+T5) \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD\+: L\+IN Break detection interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE\+: Transmit Data Register empty interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC\+: Transmission complete interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE\+: Receive Data register not empty interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE\+: Idle line detection interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+R\+E\+\_\+\+RX \+: Over\+Run Error interrupt if the R\+X\+N\+E\+IE bit is set \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+R\+E\+\_\+\+ER \+: Over\+Run Error interrupt if the E\+IE bit is set \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+NE\+: Noise Error interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+FE\+: Framing Error interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE\+: Parity Error interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of U\+S\+A\+R\+T\+\_\+\+IT (S\+ET or R\+E\+S\+ET). \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, Functional\+State New\+State)}{USART_HalfDuplexCmd(USART_TypeDef *USARTx, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_gaaa23b05fe0e1896bad90da7f82750831}{}\label{group___u_s_a_r_t_gaaa23b05fe0e1896bad90da7f82750831}


Enables or disables the U\+S\+A\+RT\textquotesingle{}s Half Duplex communication. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the U\+S\+A\+RT Communication. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Init@{U\+S\+A\+R\+T\+\_\+\+Init}}
\index{U\+S\+A\+R\+T\+\_\+\+Init@{U\+S\+A\+R\+T\+\_\+\+Init}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Init(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def $\ast$\+U\+S\+A\+R\+T\+\_\+\+Init\+Struct)}{USART_Init(USART_TypeDef *USARTx, USART_InitTypeDef *USART_InitStruct)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Init (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def} $\ast$}]{U\+S\+A\+R\+T\+\_\+\+Init\+Struct}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga98da340ea0324002ba1b4263e91ab2ff}{}\label{group___u_s_a_r_t_ga98da340ea0324002ba1b4263e91ab2ff}


Initializes the U\+S\+A\+R\+Tx peripheral according to the specified parameters in the U\+S\+A\+R\+T\+\_\+\+Init\+Struct . 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+Init\+Struct} & pointer to a \hyperlink{struct_u_s_a_r_t___init_type_def}{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def} structure that contains the configuration information for the specified U\+S\+A\+RT peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, Functional\+State New\+State)}{USART_IrDACmd(USART_TypeDef *USARTx, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_gabff56ebb494fdfadcc6ef4fe9ac8dd24}{}\label{group___u_s_a_r_t_gabff56ebb494fdfadcc6ef4fe9ac8dd24}


Enables or disables the U\+S\+A\+RT\textquotesingle{}s Ir\+DA interface. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the Ir\+DA mode. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config@{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config}}
\index{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config@{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Mode)}{USART_IrDAConfig(USART_TypeDef *USARTx, uint16_t USART_IrDAMode)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Mode}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga81a0cd36199040bf6d266b57babd678e}{}\label{group___u_s_a_r_t_ga81a0cd36199040bf6d266b57babd678e}


Configures the U\+S\+A\+RT\textquotesingle{}s Ir\+DA interface. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Mode} & specifies the Ir\+DA mode. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Mode\+\_\+\+Low\+Power \item U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Mode\+\_\+\+Normal \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+I\+T\+Config@{U\+S\+A\+R\+T\+\_\+\+I\+T\+Config}}
\index{U\+S\+A\+R\+T\+\_\+\+I\+T\+Config@{U\+S\+A\+R\+T\+\_\+\+I\+T\+Config}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+I\+T\+Config(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+I\+T, Functional\+State New\+State)}{USART_ITConfig(USART_TypeDef *USARTx, uint16_t USART_IT, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+I\+T\+Config (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+IT, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga6d8f2dd1f34060ae7e386e3e5d56b6f6}{}\label{group___u_s_a_r_t_ga6d8f2dd1f34060ae7e386e3e5d56b6f6}


Enables or disables the specified U\+S\+A\+RT interrupts. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+IT} & specifies the U\+S\+A\+RT interrupt sources to be enabled or disabled. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS\+: C\+TS change interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD\+: L\+IN Break detection interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE\+: Transmit Data Register empty interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC\+: Transmission complete interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE\+: Receive Data register not empty interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE\+: Idle line detection interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE\+: Parity Error interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR\+: Error interrupt(\+Frame error, noise error, overrun error) \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified U\+S\+A\+R\+Tx interrupts. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config@{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config}}
\index{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config@{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length)}{USART_LINBreakDetectLengthConfig(USART_TypeDef *USARTx, uint16_t USART_LINBreakDetectLength)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga7bc2d291831cbc5e53e73337308029b5}{}\label{group___u_s_a_r_t_ga7bc2d291831cbc5e53e73337308029b5}


Sets the U\+S\+A\+RT L\+IN Break detection length. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length} & specifies the L\+IN break detection length. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+\_\+10b\+: 10-\/bit break detection \item U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+\_\+11b\+: 11-\/bit break detection \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd@{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd@{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, Functional\+State New\+State)}{USART_LINCmd(USART_TypeDef *USARTx, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga9fdd6296f4ca4acdfcbd58bf56bd4185}{}\label{group___u_s_a_r_t_ga9fdd6296f4ca4acdfcbd58bf56bd4185}


Enables or disables the U\+S\+A\+RT\textquotesingle{}s L\+IN mode. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the U\+S\+A\+RT L\+IN mode. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd@{U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd@{U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, Functional\+State New\+State)}{USART_OneBitMethodCmd(USART_TypeDef *USARTx, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga3ed89ea8765d851510cfe90f7d90cbbb}{}\label{group___u_s_a_r_t_ga3ed89ea8765d851510cfe90f7d90cbbb}


Enables or disables the U\+S\+A\+RT\textquotesingle{}s one bit sampling method. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the U\+S\+A\+RT one bit sampling method. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, Functional\+State New\+State)}{USART_OverSampling8Cmd(USART_TypeDef *USARTx, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga3897bab07491d9239f8a238a9a7cddea}{}\label{group___u_s_a_r_t_ga3897bab07491d9239f8a238a9a7cddea}


Enables or disables the U\+S\+A\+RT\textquotesingle{}s 8x oversampling mode. 

\begin{DoxyNote}{Note}
This function has to be called before calling \hyperlink{group___u_s_a_r_t___group1_ga98da340ea0324002ba1b4263e91ab2ff}{U\+S\+A\+R\+T\+\_\+\+Init()} function in order to have correct baudrate Divider value. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the U\+S\+A\+RT 8x oversampling mode. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Receive\+Data@{U\+S\+A\+R\+T\+\_\+\+Receive\+Data}}
\index{U\+S\+A\+R\+T\+\_\+\+Receive\+Data@{U\+S\+A\+R\+T\+\_\+\+Receive\+Data}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Receive\+Data(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx)}{USART_ReceiveData(USART_TypeDef *USARTx)}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Receive\+Data (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_gac67a91845b0b1d54d31bdfb1c5e9867c}{}\label{group___u_s_a_r_t_gac67a91845b0b1d54d31bdfb1c5e9867c}


Returns the most recent received data by the U\+S\+A\+R\+Tx peripheral. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & received data. \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, Functional\+State New\+State)}{USART_ReceiverWakeUpCmd(USART_TypeDef *USARTx, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_gac27b78ce445a16fe33851d2f87781c02}{}\label{group___u_s_a_r_t_gac27b78ce445a16fe33851d2f87781c02}


Determines if the U\+S\+A\+RT is in mute mode or not. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the U\+S\+A\+RT mute mode. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Send\+Break@{U\+S\+A\+R\+T\+\_\+\+Send\+Break}}
\index{U\+S\+A\+R\+T\+\_\+\+Send\+Break@{U\+S\+A\+R\+T\+\_\+\+Send\+Break}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Send\+Break(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx)}{USART_SendBreak(USART_TypeDef *USARTx)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Send\+Break (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga39a3d33e23ee28529fa8f7259ce6811e}{}\label{group___u_s_a_r_t_ga39a3d33e23ee28529fa8f7259ce6811e}


Transmits break characters. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Send\+Data@{U\+S\+A\+R\+T\+\_\+\+Send\+Data}}
\index{U\+S\+A\+R\+T\+\_\+\+Send\+Data@{U\+S\+A\+R\+T\+\_\+\+Send\+Data}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Send\+Data(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, uint16\+\_\+t Data)}{USART_SendData(USART_TypeDef *USARTx, uint16_t Data)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Send\+Data (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{uint16\+\_\+t}]{Data}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga0b43d42da9540f446d494bf69823c6fb}{}\label{group___u_s_a_r_t_ga0b43d42da9540f446d494bf69823c6fb}


Transmits single data through the U\+S\+A\+R\+Tx peripheral. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em Data} & the data to transmit. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Set\+Address@{U\+S\+A\+R\+T\+\_\+\+Set\+Address}}
\index{U\+S\+A\+R\+T\+\_\+\+Set\+Address@{U\+S\+A\+R\+T\+\_\+\+Set\+Address}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Set\+Address(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, uint8\+\_\+t U\+S\+A\+R\+T\+\_\+\+Address)}{USART_SetAddress(USART_TypeDef *USARTx, uint8_t USART_Address)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Set\+Address (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{uint8\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+Address}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga65ec9928817f3f031dd9a4dfc95d6666}{}\label{group___u_s_a_r_t_ga65ec9928817f3f031dd9a4dfc95d6666}


Sets the address of the U\+S\+A\+RT node. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+Address} & Indicates the address of the U\+S\+A\+RT node. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time@{U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time}}
\index{U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time@{U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, uint8\+\_\+t U\+S\+A\+R\+T\+\_\+\+Guard\+Time)}{USART_SetGuardTime(USART_TypeDef *USARTx, uint8_t USART_GuardTime)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{uint8\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+Guard\+Time}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_gac4a35c6acd71ae7e0d67c1f03f0a8777}{}\label{group___u_s_a_r_t_gac4a35c6acd71ae7e0d67c1f03f0a8777}


Sets the specified U\+S\+A\+RT guard time. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+Guard\+Time} & specifies the guard time. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler@{U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler}}
\index{U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler@{U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, uint8\+\_\+t U\+S\+A\+R\+T\+\_\+\+Prescaler)}{USART_SetPrescaler(USART_TypeDef *USARTx, uint8_t USART_Prescaler)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{uint8\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+Prescaler}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_gaf5da8f2eee8245425584d85d4f62cc33}{}\label{group___u_s_a_r_t_gaf5da8f2eee8245425584d85d4f62cc33}


Sets the system clock prescaler. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+Prescaler} & specifies the prescaler clock. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
The function is used for Ir\+DA mode with U\+A\+R\+T4 and U\+A\+R\+T5. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, Functional\+State New\+State)}{USART_SmartCardCmd(USART_TypeDef *USARTx, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_gabd1347e244c623447151ba3a5e986c5f}{}\label{group___u_s_a_r_t_gabd1347e244c623447151ba3a5e986c5f}


Enables or disables the U\+S\+A\+RT\textquotesingle{}s Smart Card mode. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the Smart Card mode. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, Functional\+State New\+State)}{USART_SmartCardNACKCmd(USART_TypeDef *USARTx, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{Functional\+State}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga62e22f47e38aa53f2edce8771f7a5dfa}{}\label{group___u_s_a_r_t_ga62e22f47e38aa53f2edce8771f7a5dfa}


Enables or disables N\+A\+CK transmission. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the N\+A\+CK transmission. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Struct\+Init@{U\+S\+A\+R\+T\+\_\+\+Struct\+Init}}
\index{U\+S\+A\+R\+T\+\_\+\+Struct\+Init@{U\+S\+A\+R\+T\+\_\+\+Struct\+Init}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Struct\+Init(\+U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def $\ast$\+U\+S\+A\+R\+T\+\_\+\+Init\+Struct)}{USART_StructInit(USART_InitTypeDef *USART_InitStruct)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Struct\+Init (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def} $\ast$}]{U\+S\+A\+R\+T\+\_\+\+Init\+Struct}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga34e1faa2f312496c16cfd05155f4c8b1}{}\label{group___u_s_a_r_t_ga34e1faa2f312496c16cfd05155f4c8b1}


Fills each U\+S\+A\+R\+T\+\_\+\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+T\+\_\+\+Init\+Struct} & pointer to a \hyperlink{struct_u_s_a_r_t___init_type_def}{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config@{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config}}
\index{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config@{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config(\+U\+S\+A\+R\+T\+\_\+\+Type\+Def $\ast$\+U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Wake\+Up)}{USART_WakeUpConfig(USART_TypeDef *USARTx, uint16_t USART_WakeUp)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config (
\begin{DoxyParamCaption}
\item[{{\bf U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx, }
\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+Wake\+Up}
\end{DoxyParamCaption}
)}\hypertarget{group___u_s_a_r_t_ga4965417c2412c36e462fcad50a8d5393}{}\label{group___u_s_a_r_t_ga4965417c2412c36e462fcad50a8d5393}


Selects the U\+S\+A\+RT Wake\+Up method. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+Wake\+Up} & specifies the U\+S\+A\+RT wakeup method. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+\_\+\+Idle\+Line\+: Wake\+Up by an idle line detection \item U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+\_\+\+Address\+Mark\+: Wake\+Up by an address mark \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
