#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr  6 10:46:33 2022
# Process ID: 18312
# Current directory: C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.runs/synth_1
# Command line: vivado.exe -log Digital_Clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Digital_Clock.tcl
# Log file: C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.runs/synth_1/Digital_Clock.vds
# Journal file: C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Digital_Clock.tcl -notrace
Command: synth_design -top Digital_Clock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25944
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1144.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Digital_Clock' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digital_Clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Clock' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Refresh_Counter' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Refresh_Counter.sv:3]
	Parameter WL bound to: 27 - type: integer 
	Parameter MAX bound to: 99999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Refresh_Counter' (1#1) [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Refresh_Counter.sv:3]
WARNING: [Synth 8-7071] port 'counter' of module 'Refresh_Counter' is unconnected for instance 'CLOCK_DELAY' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Clock.sv:30]
WARNING: [Synth 8-7023] instance 'CLOCK_DELAY' of module 'Refresh_Counter' has 3 connections declared, but only 2 given [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Clock.sv:30]
INFO: [Synth 8-6157] synthesizing module 'Time_Counter' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Time_Counter.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Time_Counter' (2#1) [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Time_Counter.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Clock' (3#1) [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Alarm_Setting' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Alarm_Setting.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'Alarm_Setting' (4#1) [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Alarm_Setting.sv:22]
INFO: [Synth 8-6157] synthesizing module 'Mux_2_to_1' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Mux_2_to_1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2_to_1' (5#1) [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Mux_2_to_1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Digit_Display' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Refresh_Counter__parameterized0' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Refresh_Counter.sv:3]
	Parameter WL bound to: 19 - type: integer 
	Parameter MAX bound to: 499999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Refresh_Counter__parameterized0' (5#1) [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Refresh_Counter.sv:3]
WARNING: [Synth 8-7071] port 'counter' of module 'Refresh_Counter' is unconnected for instance 'DELAY' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:36]
WARNING: [Synth 8-7023] instance 'DELAY' of module 'Refresh_Counter' has 3 connections declared, but only 2 given [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:36]
INFO: [Synth 8-6157] synthesizing module 'Refresh_Counter__parameterized1' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Refresh_Counter.sv:3]
	Parameter WL bound to: 2 - type: integer 
	Parameter MAX bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Refresh_Counter__parameterized1' (5#1) [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Refresh_Counter.sv:3]
WARNING: [Synth 8-7071] port 'flag' of module 'Refresh_Counter' is unconnected for instance 'OUTPUT_COUNTER' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:38]
WARNING: [Synth 8-7023] instance 'OUTPUT_COUNTER' of module 'Refresh_Counter' has 3 connections declared, but only 2 given [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:38]
INFO: [Synth 8-6157] synthesizing module 'Mux_4_to_1' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Mux_4_to_1.sv:23]
	Parameter WL bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_4_to_1' (6#1) [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Mux_4_to_1.sv:23]
WARNING: [Synth 8-689] width (36) of port connection 'input_1' does not match port width (8) of module 'Mux_4_to_1' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:42]
WARNING: [Synth 8-689] width (36) of port connection 'input_2' does not match port width (8) of module 'Mux_4_to_1' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:43]
WARNING: [Synth 8-689] width (36) of port connection 'input_3' does not match port width (8) of module 'Mux_4_to_1' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:44]
WARNING: [Synth 8-689] width (36) of port connection 'input_4' does not match port width (8) of module 'Mux_4_to_1' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:45]
WARNING: [Synth 8-689] width (7) of port connection 'mux_output' does not match port width (8) of module 'Mux_4_to_1' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Display_Decoder' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Display_Decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Display_Decoder' (7#1) [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Display_Decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Segment_Decoder' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Segment_Decoder.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Segment_Decoder.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'Segment_Decoder' (8#1) [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Segment_Decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Digit_Display' (9#1) [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Digital_Clock' (10#1) [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digital_Clock.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1188.469 ; gain = 44.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1188.469 ; gain = 44.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1188.469 ; gain = 44.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1188.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/constrs_1/new/Basys_3_Master.xdc]
Finished Parsing XDC File [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/constrs_1/new/Basys_3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/constrs_1/new/Basys_3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Digital_Clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Digital_Clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1296.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1296.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1296.965 ; gain = 152.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1296.965 ; gain = 152.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1296.965 ; gain = 152.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1296.965 ; gain = 152.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1296.965 ; gain = 152.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1296.965 ; gain = 152.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1306.105 ; gain = 161.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1315.953 ; gain = 171.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.953 ; gain = 171.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.953 ; gain = 171.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.953 ; gain = 171.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.953 ; gain = 171.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.953 ; gain = 171.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.953 ; gain = 171.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     6|
|4     |LUT2   |    12|
|5     |LUT3   |    14|
|6     |LUT4   |    23|
|7     |LUT5   |    14|
|8     |LUT6   |    12|
|9     |FDRE   |    87|
|10    |IBUF   |     6|
|11    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.953 ; gain = 171.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1315.953 ; gain = 63.312
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.953 ; gain = 171.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1325.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1325.766 ; gain = 181.621
INFO: [Common 17-1381] The checkpoint 'C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.runs/synth_1/Digital_Clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Digital_Clock_utilization_synth.rpt -pb Digital_Clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  6 10:47:25 2022...
