- ğŸ‘‹ Hi, Iâ€™m @Rajneesh-pine
- ğŸ‘€ Iâ€™m interested in C, CPP, Verilog, System Verilog
- ğŸŒ± Iâ€™m currently learning UVM
- ğŸ’ï¸ Iâ€™m looking to collaborate on good projects in C, CPP, Verilog, System Verilog
- ğŸ“« You can see my LinkedIn profile:https://www.linkedin.com/in/rajneesh-jaiswal-a06291238/

<!---
Rajneesh-pine/Rajneesh-pine is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
