==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.133 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:318:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:325:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.08 seconds. CPU system time: 0.87 seconds. Elapsed time: 10.13 seconds; current allocated memory: 209.834 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:218:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:217:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:206:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:205:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:96:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:85:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:232:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:233:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:256:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:301:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:302:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:303:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_7' (LZW_hybrid_hash_HW.cpp:162:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:162:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_3' (LZW_hybrid_hash_HW.cpp:75:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:75:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:224:0)
INFO: [HLS 214-178] Inlining function 'read_input(char*, unsigned short, hls::stream<char, 0>&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on port 'aximm1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.7 seconds. CPU system time: 0.35 seconds. Elapsed time: 10.58 seconds; current allocated memory: 227.048 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.052 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 239.989 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 249.333 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (LZW_hybrid_hash_HW.cpp:67) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_318_1' (LZW_hybrid_hash_HW.cpp:319) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:43) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_232_1' (LZW_hybrid_hash_HW.cpp:234) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:59) in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_318_1_proc' (LZW_hybrid_hash_HW.cpp:319) to a process function for dataflow in function 'krnl_LZW'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_325_2_proc' (LZW_hybrid_hash_HW.cpp:326) to a process function for dataflow in function 'krnl_LZW'.
WARNING: [HLS 200-805] An internal stream 'outStream_code_flg' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outStream_code' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inStream_in' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:299), detected/extracted 4 process function(s): 
	 'krnl_LZW.entry4'
	 'Loop_VITIS_LOOP_318_1_proc'
	 'Block_krnl_LZW_.exit1_proc'
	 'Loop_VITIS_LOOP_325_2_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_VITIS_LOOP_325_2_proc' (LZW_hybrid_hash_HW.cpp:43:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 285.996 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_4' (LZW_hybrid_hash_HW.cpp:61:15) in function 'compute_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_325_2' (LZW_hybrid_hash_HW.cpp:326:24) in function 'Loop_VITIS_LOOP_325_2_proc' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2 on port 'aximm1'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'aximm1' (LZW_hybrid_hash_HW.cpp:319:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:70:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:78:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:79:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:80:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:168:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:186:59)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:236:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:245:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:249:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:265:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:268:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:273:30)
INFO: [HLS 200-472] Inferring partial write operation for 'input_length_temp' (LZW_hybrid_hash_HW.cpp:321:34)
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_318_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_325_2_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process Loop_VITIS_LOOP_325_2_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.29 seconds; current allocated memory: 348.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'krnl_LZW.entry4' to 'krnl_LZW_entry4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_krnl_LZW_.exit1_proc' to 'Block_krnl_LZW_exit1_proc'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/in' to 'krnl_LZW/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 349.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 350.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_318_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_318_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_318_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 350.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 350.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_krnl_LZW_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 350.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.65 seconds; current allocated memory: 359.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.74 seconds; current allocated memory: 369.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_325_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_325_2_proc' (loop 'VITIS_LOOP_232_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_addr_7_write_ln249', LZW_hybrid_hash_HW.cpp:249) of variable 'or_ln249', LZW_hybrid_hash_HW.cpp:249 on array 'store_array_i' and 'load' operation ('store_array_i_load_3', LZW_hybrid_hash_HW.cpp:249) on array 'store_array_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_232_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_325_2.3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_325_2.4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_325_2.5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 370.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 373.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 373.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 373.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_LZW_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 373.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_318_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_318_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 375.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_krnl_LZW_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.133 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:318:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:325:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.16 seconds. CPU system time: 0.99 seconds. Elapsed time: 11.71 seconds; current allocated memory: 209.834 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:218:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:217:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:206:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:205:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:96:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:85:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:232:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:233:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:256:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:301:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:302:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:303:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_7' (LZW_hybrid_hash_HW.cpp:162:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:162:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_3' (LZW_hybrid_hash_HW.cpp:75:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:75:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:224:0)
INFO: [HLS 214-178] Inlining function 'read_input(char*, unsigned short, hls::stream<char, 0>&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on port 'aximm0'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.48 seconds. CPU system time: 0.31 seconds. Elapsed time: 9.48 seconds; current allocated memory: 227.048 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.132 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:318:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:325:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.02 seconds. CPU system time: 0.89 seconds. Elapsed time: 10.28 seconds; current allocated memory: 209.833 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:218:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:217:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:206:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:205:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:96:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:85:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:232:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:233:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:256:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:301:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:302:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:303:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_7' (LZW_hybrid_hash_HW.cpp:162:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:162:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_3' (LZW_hybrid_hash_HW.cpp:75:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:75:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:224:0)
INFO: [HLS 214-178] Inlining function 'read_input(char*, unsigned short, hls::stream<char, 0>&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on port 'aximm1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.63 seconds. CPU system time: 0.25 seconds. Elapsed time: 9.22 seconds; current allocated memory: 227.048 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.052 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 239.987 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 249.333 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (LZW_hybrid_hash_HW.cpp:67) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_318_1' (LZW_hybrid_hash_HW.cpp:319) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:43) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_232_1' (LZW_hybrid_hash_HW.cpp:234) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:59) in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_318_1_proc' (LZW_hybrid_hash_HW.cpp:319) to a process function for dataflow in function 'krnl_LZW'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_325_2_proc' (LZW_hybrid_hash_HW.cpp:326) to a process function for dataflow in function 'krnl_LZW'.
WARNING: [HLS 200-805] An internal stream 'outStream_code_flg' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outStream_code' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inStream_in' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:299), detected/extracted 4 process function(s): 
	 'krnl_LZW.entry4'
	 'Loop_VITIS_LOOP_318_1_proc'
	 'Block_krnl_LZW_.exit1_proc'
	 'Loop_VITIS_LOOP_325_2_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_VITIS_LOOP_325_2_proc' (LZW_hybrid_hash_HW.cpp:43:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 285.989 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_4' (LZW_hybrid_hash_HW.cpp:61:15) in function 'compute_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_325_2' (LZW_hybrid_hash_HW.cpp:326:24) in function 'Loop_VITIS_LOOP_325_2_proc' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2 on port 'aximm1'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'aximm1' (LZW_hybrid_hash_HW.cpp:319:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:70:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:78:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:79:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:80:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:168:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:186:59)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:236:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:245:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:249:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:265:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:268:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:273:30)
INFO: [HLS 200-472] Inferring partial write operation for 'input_length_temp' (LZW_hybrid_hash_HW.cpp:321:34)
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_318_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_325_2_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process Loop_VITIS_LOOP_325_2_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 348.478 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'krnl_LZW.entry4' to 'krnl_LZW_entry4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_krnl_LZW_.exit1_proc' to 'Block_krnl_LZW_exit1_proc'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/in' to 'krnl_LZW/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 349.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_318_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_318_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_318_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 350.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 350.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_krnl_LZW_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 350.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 359.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.84 seconds; current allocated memory: 369.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_325_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_325_2_proc' (loop 'VITIS_LOOP_232_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_addr_7_write_ln249', LZW_hybrid_hash_HW.cpp:249) of variable 'or_ln249', LZW_hybrid_hash_HW.cpp:249 on array 'store_array_i' and 'load' operation ('store_array_i_load_3', LZW_hybrid_hash_HW.cpp:249) on array 'store_array_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_232_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_325_2.3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_325_2.4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_325_2.5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.57 seconds; current allocated memory: 370.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 373.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 373.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 373.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_LZW_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 373.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_318_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_318_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 375.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_krnl_LZW_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 208.070 MB.
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:318:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:325:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.31 seconds. CPU system time: 0.99 seconds. Elapsed time: 14.13 seconds; current allocated memory: 209.711 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:218:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:217:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:206:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:205:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:96:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:85:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:232:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:233:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:256:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:301:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:302:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:303:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_7' (LZW_hybrid_hash_HW.cpp:162:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:162:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_3' (LZW_hybrid_hash_HW.cpp:75:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:75:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:224:0)
INFO: [HLS 214-178] Inlining function 'read_input(char*, unsigned short, hls::stream<char, 0>&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on port 'aximm1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.26 seconds. CPU system time: 0.26 seconds. Elapsed time: 11.21 seconds; current allocated memory: 227.032 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.036 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 239.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 249.304 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (LZW_hybrid_hash_HW.cpp:67) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_318_1' (LZW_hybrid_hash_HW.cpp:319) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:43) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_232_1' (LZW_hybrid_hash_HW.cpp:234) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:59) in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_318_1_proc' (LZW_hybrid_hash_HW.cpp:319) to a process function for dataflow in function 'krnl_LZW'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_325_2_proc' (LZW_hybrid_hash_HW.cpp:326) to a process function for dataflow in function 'krnl_LZW'.
WARNING: [HLS 200-805] An internal stream 'outStream_code_flg' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outStream_code' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inStream_in' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:299), detected/extracted 4 process function(s): 
	 'krnl_LZW.entry4'
	 'Loop_VITIS_LOOP_318_1_proc'
	 'Block_krnl_LZW_.exit1_proc'
	 'Loop_VITIS_LOOP_325_2_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_VITIS_LOOP_325_2_proc' (LZW_hybrid_hash_HW.cpp:43:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 285.960 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_4' (LZW_hybrid_hash_HW.cpp:61:15) in function 'compute_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_325_2' (LZW_hybrid_hash_HW.cpp:326:24) in function 'Loop_VITIS_LOOP_325_2_proc' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2 on port 'aximm1'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'aximm1' (LZW_hybrid_hash_HW.cpp:319:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:70:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:78:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:79:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:80:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:168:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:186:59)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:236:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:245:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:249:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:265:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:268:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:273:30)
INFO: [HLS 200-472] Inferring partial write operation for 'input_length_temp' (LZW_hybrid_hash_HW.cpp:321:34)
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_318_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_325_2_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process Loop_VITIS_LOOP_325_2_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.8 seconds; current allocated memory: 348.396 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'krnl_LZW.entry4' to 'krnl_LZW_entry4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_krnl_LZW_.exit1_proc' to 'Block_krnl_LZW_exit1_proc'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/in' to 'krnl_LZW/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 349.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 349.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_318_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_318_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_318_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 350.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 350.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_krnl_LZW_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 350.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 350.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.04 seconds; current allocated memory: 359.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 369.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_325_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_325_2_proc' (loop 'VITIS_LOOP_232_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_addr_7_write_ln249', LZW_hybrid_hash_HW.cpp:249) of variable 'or_ln249', LZW_hybrid_hash_HW.cpp:249 on array 'store_array_i' and 'load' operation ('store_array_i_load_3', LZW_hybrid_hash_HW.cpp:249) on array 'store_array_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_232_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_325_2.3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_325_2.4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_325_2.5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 370.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 372.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 373.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 373.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_LZW_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 373.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_318_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_318_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 374.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_krnl_LZW_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.260 MB.
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:318:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:325:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.29 seconds. CPU system time: 0.94 seconds. Elapsed time: 11.44 seconds; current allocated memory: 209.995 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:218:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:217:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:206:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:205:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:96:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:85:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:232:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:233:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:256:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:301:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:302:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:303:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_7' (LZW_hybrid_hash_HW.cpp:162:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:162:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_3' (LZW_hybrid_hash_HW.cpp:75:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:75:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:224:0)
INFO: [HLS 214-178] Inlining function 'read_input(char*, unsigned short, hls::stream<char, 0>&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on port 'aximm1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.76 seconds. CPU system time: 0.24 seconds. Elapsed time: 10.02 seconds; current allocated memory: 227.281 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.286 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 240.220 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 249.551 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (LZW_hybrid_hash_HW.cpp:67) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_318_1' (LZW_hybrid_hash_HW.cpp:319) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:43) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_232_1' (LZW_hybrid_hash_HW.cpp:234) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:59) in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_318_1_proc' (LZW_hybrid_hash_HW.cpp:319) to a process function for dataflow in function 'krnl_LZW'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_325_2_proc' (LZW_hybrid_hash_HW.cpp:326) to a process function for dataflow in function 'krnl_LZW'.
WARNING: [HLS 200-805] An internal stream 'outStream_code_flg' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outStream_code' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inStream_in' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:299), detected/extracted 4 process function(s): 
	 'krnl_LZW.entry4'
	 'Loop_VITIS_LOOP_318_1_proc'
	 'Block_krnl_LZW_.exit1_proc'
	 'Loop_VITIS_LOOP_325_2_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_VITIS_LOOP_325_2_proc' (LZW_hybrid_hash_HW.cpp:43:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 286.211 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_4' (LZW_hybrid_hash_HW.cpp:61:15) in function 'compute_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_325_2' (LZW_hybrid_hash_HW.cpp:326:27) in function 'Loop_VITIS_LOOP_325_2_proc' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2 on port 'aximm1'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'aximm1' (LZW_hybrid_hash_HW.cpp:319:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:70:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:78:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:79:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:80:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:168:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:186:59)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:236:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:245:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:249:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:265:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:268:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:273:30)
INFO: [HLS 200-472] Inferring partial write operation for 'input_length_temp' (LZW_hybrid_hash_HW.cpp:321:34)
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_318_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_325_2_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process Loop_VITIS_LOOP_325_2_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.48 seconds; current allocated memory: 348.697 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'krnl_LZW.entry4' to 'krnl_LZW_entry4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_krnl_LZW_.exit1_proc' to 'Block_krnl_LZW_exit1_proc'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 350.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 350.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_318_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_318_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_318_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 350.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 350.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_krnl_LZW_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 350.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 350.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.76 seconds; current allocated memory: 359.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 369.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_325_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_325_2_proc' (loop 'VITIS_LOOP_232_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_addr_7_write_ln249', LZW_hybrid_hash_HW.cpp:249) of variable 'or_ln249', LZW_hybrid_hash_HW.cpp:249 on array 'store_array_i' and 'load' operation ('store_array_i_load_3', LZW_hybrid_hash_HW.cpp:249) on array 'store_array_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_232_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_325_2.3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_325_2.4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_325_2.5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.06 seconds; current allocated memory: 370.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 373.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 373.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 373.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_LZW_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 373.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_318_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.212 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:318:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:325:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.89 seconds. CPU system time: 0.93 seconds. Elapsed time: 12.63 seconds; current allocated memory: 209.901 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:218:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:217:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:206:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:205:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:96:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:85:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:232:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:233:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:256:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:301:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:302:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:303:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_7' (LZW_hybrid_hash_HW.cpp:162:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:162:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_3' (LZW_hybrid_hash_HW.cpp:75:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:75:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:224:0)
INFO: [HLS 214-178] Inlining function 'read_input(char*, unsigned short, hls::stream<char, 0>&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:318:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:325:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.76 seconds. CPU system time: 0.84 seconds. Elapsed time: 9.91 seconds; current allocated memory: 210.010 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:218:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:217:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:206:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:205:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:96:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:85:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:232:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:233:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:256:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:301:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:302:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:303:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_7' (LZW_hybrid_hash_HW.cpp:162:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:162:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_3' (LZW_hybrid_hash_HW.cpp:75:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:75:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:224:0)
INFO: [HLS 214-178] Inlining function 'read_input(char*, unsigned short, hls::stream<char, 0>&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on port 'aximm1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.14 seconds. CPU system time: 0.26 seconds. Elapsed time: 8.48 seconds; current allocated memory: 227.282 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.286 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 240.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 249.551 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (LZW_hybrid_hash_HW.cpp:67) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_318_1' (LZW_hybrid_hash_HW.cpp:319) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:43) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_232_1' (LZW_hybrid_hash_HW.cpp:234) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:59) in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_318_1_proc' (LZW_hybrid_hash_HW.cpp:319) to a process function for dataflow in function 'krnl_LZW'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_325_2_proc' (LZW_hybrid_hash_HW.cpp:326) to a process function for dataflow in function 'krnl_LZW'.
WARNING: [HLS 200-805] An internal stream 'outStream_code_flg' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outStream_code' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inStream_in' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:299), detected/extracted 4 process function(s): 
	 'krnl_LZW.entry4'
	 'Loop_VITIS_LOOP_318_1_proc'
	 'Block_krnl_LZW_.exit1_proc'
	 'Loop_VITIS_LOOP_325_2_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_VITIS_LOOP_325_2_proc' (LZW_hybrid_hash_HW.cpp:43:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 286.201 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_4' (LZW_hybrid_hash_HW.cpp:61:15) in function 'compute_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_325_2' (LZW_hybrid_hash_HW.cpp:326:27) in function 'Loop_VITIS_LOOP_325_2_proc' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2 on port 'aximm1'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'aximm1' (LZW_hybrid_hash_HW.cpp:319:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:70:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:78:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:79:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:80:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:168:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:186:59)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:236:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:245:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:249:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:265:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:268:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:273:30)
INFO: [HLS 200-472] Inferring partial write operation for 'input_length_temp' (LZW_hybrid_hash_HW.cpp:321:34)
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_318_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_325_2_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process Loop_VITIS_LOOP_325_2_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.18 seconds; current allocated memory: 348.694 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'krnl_LZW.entry4' to 'krnl_LZW_entry4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_krnl_LZW_.exit1_proc' to 'Block_krnl_LZW_exit1_proc'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 350.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 350.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_318_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_318_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_318_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 350.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 350.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_krnl_LZW_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 350.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 350.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.75 seconds; current allocated memory: 359.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 369.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_325_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_325_2_proc' (loop 'VITIS_LOOP_232_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_addr_7_write_ln249', LZW_hybrid_hash_HW.cpp:249) of variable 'or_ln249', LZW_hybrid_hash_HW.cpp:249 on array 'store_array_i' and 'load' operation ('store_array_i_load_3', LZW_hybrid_hash_HW.cpp:249) on array 'store_array_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_232_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_325_2.3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_325_2.4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_325_2.5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.96 seconds; current allocated memory: 370.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 373.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 373.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 373.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_LZW_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 373.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_318_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_318_1_proc'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:320:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:327:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.7 seconds. CPU system time: 0.67 seconds. Elapsed time: 9.35 seconds; current allocated memory: 210.010 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:219:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:218:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:206:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:205:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:96:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:85:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:234:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:235:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:258:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:303:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:304:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:305:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_7' (LZW_hybrid_hash_HW.cpp:162:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:162:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_3' (LZW_hybrid_hash_HW.cpp:75:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:75:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:226:0)
INFO: [HLS 214-178] Inlining function 'read_input(char*, unsigned short, hls::stream<char, 0>&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:302:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on port 'aximm1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.12 seconds. CPU system time: 0.23 seconds. Elapsed time: 8.37 seconds; current allocated memory: 227.280 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 240.222 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 249.554 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (LZW_hybrid_hash_HW.cpp:67) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_320_1' (LZW_hybrid_hash_HW.cpp:321) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:43) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_1' (LZW_hybrid_hash_HW.cpp:236) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:59) in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_320_1_proc' (LZW_hybrid_hash_HW.cpp:321) to a process function for dataflow in function 'krnl_LZW'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_327_2_proc' (LZW_hybrid_hash_HW.cpp:328) to a process function for dataflow in function 'krnl_LZW'.
WARNING: [HLS 200-805] An internal stream 'outStream_code_flg' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outStream_code' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inStream_in' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:301), detected/extracted 4 process function(s): 
	 'krnl_LZW.entry4'
	 'Loop_VITIS_LOOP_320_1_proc'
	 'Block_krnl_LZW_.exit1_proc'
	 'Loop_VITIS_LOOP_327_2_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_VITIS_LOOP_327_2_proc' (LZW_hybrid_hash_HW.cpp:43:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 286.212 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_4' (LZW_hybrid_hash_HW.cpp:61:15) in function 'compute_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_327_2' (LZW_hybrid_hash_HW.cpp:328:27) in function 'Loop_VITIS_LOOP_327_2_proc' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2 on port 'aximm1'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'aximm1' (LZW_hybrid_hash_HW.cpp:321:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:70:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:78:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:79:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:80:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:168:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:186:59)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:262:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:238:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:243:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:247:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:251:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:267:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:270:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:275:30)
INFO: [HLS 200-472] Inferring partial write operation for 'input_length_temp' (LZW_hybrid_hash_HW.cpp:323:34)
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_320_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_327_2_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process Loop_VITIS_LOOP_327_2_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.14 seconds; current allocated memory: 348.711 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'krnl_LZW.entry4' to 'krnl_LZW_entry4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_krnl_LZW_.exit1_proc' to 'Block_krnl_LZW_exit1_proc'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 350.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 350.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_320_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_320_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_320_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 350.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 350.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_krnl_LZW_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 350.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 359.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.77 seconds; current allocated memory: 369.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_327_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_327_2_proc' (loop 'VITIS_LOOP_234_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_addr_7_write_ln251', LZW_hybrid_hash_HW.cpp:251) of variable 'or_ln251', LZW_hybrid_hash_HW.cpp:251 on array 'store_array_i' and 'load' operation ('store_array_i_load_3', LZW_hybrid_hash_HW.cpp:251) on array 'store_array_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_234_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_2.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_327_2.3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_2.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_327_2.4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_2.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_327_2.5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.49 seconds; current allocated memory: 370.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 373.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 373.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 373.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_LZW_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 374.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_320_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 192.256 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:322:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:329:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.29 seconds. CPU system time: 0.93 seconds. Elapsed time: 11.88 seconds; current allocated memory: 194.010 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:219:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:218:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:206:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:205:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:96:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:85:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:233:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:236:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:260:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:257:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:305:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:306:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:307:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_7' (LZW_hybrid_hash_HW.cpp:162:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:162:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_3' (LZW_hybrid_hash_HW.cpp:75:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:75:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:226:0)
INFO: [HLS 214-178] Inlining function 'read_input(char*, unsigned short, hls::stream<char, 0>&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:304:0)
INFO: [HLS 214-178] Inlining function 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:304:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on port 'aximm1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.29 seconds. CPU system time: 0.27 seconds. Elapsed time: 9.22 seconds; current allocated memory: 211.338 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.339 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 224.277 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 233.611 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (LZW_hybrid_hash_HW.cpp:67) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_322_1' (LZW_hybrid_hash_HW.cpp:323) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:43) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_1' (LZW_hybrid_hash_HW.cpp:237) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:59) in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_322_1_proc' (LZW_hybrid_hash_HW.cpp:323) to a process function for dataflow in function 'krnl_LZW'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_329_2_proc' (LZW_hybrid_hash_HW.cpp:330) to a process function for dataflow in function 'krnl_LZW'.
WARNING: [HLS 200-805] An internal stream 'outStream_code_flg' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outStream_code' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inStream_in' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:303), detected/extracted 4 process function(s): 
	 'krnl_LZW.entry4'
	 'Loop_VITIS_LOOP_322_1_proc'
	 'Block_krnl_LZW_.exit1_proc'
	 'Loop_VITIS_LOOP_329_2_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_VITIS_LOOP_329_2_proc' (LZW_hybrid_hash_HW.cpp:43:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 270.279 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_4' (LZW_hybrid_hash_HW.cpp:61:15) in function 'compute_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_329_2' (LZW_hybrid_hash_HW.cpp:330:27) in function 'Loop_VITIS_LOOP_329_2_proc' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2 on port 'aximm1'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'aximm1' (LZW_hybrid_hash_HW.cpp:323:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:70:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:78:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:79:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:80:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:168:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:186:59)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:264:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:239:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:244:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:248:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:252:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:269:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:272:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:277:30)
INFO: [HLS 200-472] Inferring partial write operation for 'input_length_temp' (LZW_hybrid_hash_HW.cpp:325:34)
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_322_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_329_2_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process Loop_VITIS_LOOP_329_2_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.47 seconds; current allocated memory: 332.778 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'krnl_LZW.entry4' to 'krnl_LZW_entry4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_krnl_LZW_.exit1_proc' to 'Block_krnl_LZW_exit1_proc'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 334.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 334.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_322_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_322_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_322_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 334.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 334.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_krnl_LZW_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 334.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 335.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.74 seconds; current allocated memory: 343.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 353.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_329_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_329_2_proc' (loop 'VITIS_LOOP_235_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_addr_7_write_ln252', LZW_hybrid_hash_HW.cpp:252) of variable 'or_ln252', LZW_hybrid_hash_HW.cpp:252 on array 'store_array_i' and 'load' operation ('store_array_i_load_3', LZW_hybrid_hash_HW.cpp:252) on array 'store_array_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_235_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_2.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_329_2.3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_2.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_329_2.4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_2.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_329_2.5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 354.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 357.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 357.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 357.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_LZW_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 358.081 MB.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:322:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:329:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.18 seconds. CPU system time: 0.85 seconds. Elapsed time: 10.73 seconds; current allocated memory: 210.010 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:219:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:218:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:206:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:205:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:96:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:85:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:233:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:236:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:260:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:257:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:305:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:306:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:307:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_7' (LZW_hybrid_hash_HW.cpp:162:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:162:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_3' (LZW_hybrid_hash_HW.cpp:75:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:75:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:226:0)
INFO: [HLS 214-178] Inlining function 'read_input(char*, unsigned short, hls::stream<char, 0>&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:304:0)
INFO: [HLS 214-178] Inlining function 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:304:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on port 'aximm1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.53 seconds. CPU system time: 0.28 seconds. Elapsed time: 8.95 seconds; current allocated memory: 227.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.337 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 240.278 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 249.613 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (LZW_hybrid_hash_HW.cpp:67) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_322_1' (LZW_hybrid_hash_HW.cpp:323) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:43) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_1' (LZW_hybrid_hash_HW.cpp:237) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:59) in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_322_1_proc' (LZW_hybrid_hash_HW.cpp:323) to a process function for dataflow in function 'krnl_LZW'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_329_2_proc' (LZW_hybrid_hash_HW.cpp:330) to a process function for dataflow in function 'krnl_LZW'.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:303), detected/extracted 4 process function(s): 
	 'krnl_LZW.entry4'
	 'Loop_VITIS_LOOP_322_1_proc'
	 'Block_krnl_LZW_.exit1_proc'
	 'Loop_VITIS_LOOP_329_2_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_VITIS_LOOP_329_2_proc' (LZW_hybrid_hash_HW.cpp:43:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 286.277 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_4' (LZW_hybrid_hash_HW.cpp:61:15) in function 'compute_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_329_2' (LZW_hybrid_hash_HW.cpp:330:27) in function 'Loop_VITIS_LOOP_329_2_proc' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2 on port 'aximm1'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'aximm1' (LZW_hybrid_hash_HW.cpp:323:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:70:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:78:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:79:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:80:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:168:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:186:59)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:264:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:239:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:244:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:248:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:252:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:269:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:272:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:277:30)
INFO: [HLS 200-472] Inferring partial write operation for 'input_length_temp' (LZW_hybrid_hash_HW.cpp:325:34)
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_322_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_329_2_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process Loop_VITIS_LOOP_329_2_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.31 seconds; current allocated memory: 348.762 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'krnl_LZW.entry4' to 'krnl_LZW_entry4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_krnl_LZW_.exit1_proc' to 'Block_krnl_LZW_exit1_proc'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 350.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 350.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_322_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_322_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_322_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 350.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 350.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_krnl_LZW_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 350.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 351.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.64 seconds; current allocated memory: 359.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 369.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_329_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_329_2_proc' (loop 'VITIS_LOOP_235_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_addr_7_write_ln252', LZW_hybrid_hash_HW.cpp:252) of variable 'or_ln252', LZW_hybrid_hash_HW.cpp:252 on array 'store_array_i' and 'load' operation ('store_array_i_load_3', LZW_hybrid_hash_HW.cpp:252) on array 'store_array_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_235_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_2.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_329_2.3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_2.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_329_2.4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_2.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_329_2.5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.89 seconds; current allocated memory: 370.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 373.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 373.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 373.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_LZW_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 374.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_322_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_322_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 375.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: LZW_hybrid_hash_HW.cpp:330:43
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:332:13
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:332:54
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:333:21
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:333:51
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:333:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:334:39
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:334:55
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:334:75
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:336:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:337:9
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.75 seconds. CPU system time: 0.73 seconds. Elapsed time: 9.78 seconds; current allocated memory: 210.018 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:219:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:218:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:206:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:205:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:96:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:85:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:233:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:236:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:260:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:257:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:305:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:306:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:307:30)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: LZW_hybrid_hash_HW.cpp:338:43
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:344:20
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:344:52
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:345:21
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:345:51
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:345:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:346:39
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:346:55
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:346:105
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.04 seconds. CPU system time: 0.79 seconds. Elapsed time: 10.1 seconds; current allocated memory: 210.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned int*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:48:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:224:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:223:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:211:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:210:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:101:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:90:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:240:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:243:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:267:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:264:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:313:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:314:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:315:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_7' (LZW_hybrid_hash_HW.cpp:167:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:167:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (LZW_hybrid_hash_HW.cpp:80:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:80:22)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: LZW_hybrid_hash_HW.cpp:338:43
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:344:20
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:344:52
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:345:21
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:345:51
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:345:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:346:39
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:346:55
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:346:105
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.15 seconds. CPU system time: 0.81 seconds. Elapsed time: 10.11 seconds; current allocated memory: 210.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned int*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:48:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:224:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:223:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:211:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:210:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:101:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:90:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:240:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:243:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:267:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:264:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:313:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:314:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:315:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_7' (LZW_hybrid_hash_HW.cpp:167:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:167:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (LZW_hybrid_hash_HW.cpp:80:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:80:22)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: LZW_hybrid_hash_HW.cpp:342:43
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: LZW_hybrid_hash_HW.cpp:348:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:349:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:349:42
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:349:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:350:21
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:350:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:350:52
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:350:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:40
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:56
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:106
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.33 seconds. CPU system time: 0.93 seconds. Elapsed time: 11.04 seconds; current allocated memory: 210.020 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned int*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:48:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:224:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:223:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:211:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:210:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:101:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:90:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:240:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:243:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:267:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:264:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:313:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:314:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:315:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:316:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:348:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:338:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_7' (LZW_hybrid_hash_HW.cpp:167:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:167:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (LZW_hybrid_hash_HW.cpp:80:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:80:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:233:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'mem_rd'(LZW_hybrid_hash_HW.cpp:46:9) has been inferred on port 'aximm0' (LZW_hybrid_hash_HW.cpp:46:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on port 'aximm3'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.76 seconds. CPU system time: 0.27 seconds. Elapsed time: 9.09 seconds; current allocated memory: 227.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.522 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 238.080 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 249.879 MB.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:46) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_242_1' (LZW_hybrid_hash_HW.cpp:244) in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (LZW_hybrid_hash_HW.cpp:72) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:64) in dimension 2 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_342_2 (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0)  of function 'krnl_LZW'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_342_2' (LZW_hybrid_hash_HW.cpp:0:9), detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_342_2.entry6'
	 'Block_entry_proc_proc'
	 'read_input'
	 'compute_LZW'
	 'write_result'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 287.977 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_98_4' (LZW_hybrid_hash_HW.cpp:66:15) in function 'compute_LZW' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2 on port 'aximm3'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:246:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:251:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:255:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:259:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:271:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:276:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:279:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:284:30)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:75:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:83:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:84:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:85:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:173:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:191:59)
WARNING: [HLS 200-1449] Process read_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process read_input has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process write_result has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_342_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_342_2 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.51 seconds; current allocated memory: 382.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_342_2.entry3' to 'dataflow_in_loop_VITIS_LOOP_342_2_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_342_2.entry6' to 'dataflow_in_loop_VITIS_LOOP_342_2_entry6'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_342_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 383.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 384.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_342_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 384.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 384.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 384.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 384.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 384.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 385.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_134_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.68 seconds; current allocated memory: 393.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.86 seconds; current allocated memory: 403.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_242_1'.
WARNING: [HLS 200-880] The II Violation in module 'write_result' (loop 'VITIS_LOOP_242_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_i_i_addr_7_write_ln259', LZW_hybrid_hash_HW.cpp:259->LZW_hybrid_hash_HW.cpp:351->LZW_hybrid_hash_HW.cpp:351) of variable 'or_ln259', LZW_hybrid_hash_HW.cpp:259->LZW_hybrid_hash_HW.cpp:351->LZW_hybrid_hash_HW.cpp:351 on array 'store_array_i_i_i' and 'load' operation ('store_array_i_i_i_load_3', LZW_hybrid_hash_HW.cpp:259->LZW_hybrid_hash_HW.cpp:351->LZW_hybrid_hash_HW.cpp:351) on array 'store_array_i_i_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_242_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.62 seconds; current allocated memory: 405.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 407.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_342_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 407.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 407.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 407.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 407.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_333_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 408.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 408.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_342_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_342_2_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 408.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_342_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_342_2_entry6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 409.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 409.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 410.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_LZW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 423.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 470.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_342_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm3_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm4_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_342_2/m_axi_aximm4_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_342_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 476.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm3_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm4_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_aximm4_ARBURST' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: LZW_hybrid_hash_HW.cpp:342:43
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: LZW_hybrid_hash_HW.cpp:348:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:349:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:349:42
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:349:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:350:21
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:350:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:350:52
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:350:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:40
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:56
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:106
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.75 seconds. CPU system time: 0.9 seconds. Elapsed time: 9.74 seconds; current allocated memory: 210.020 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned int*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:48:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:224:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:223:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:211:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:210:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:101:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:90:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:240:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:243:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:267:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:264:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:313:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:314:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:315:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:316:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:348:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:338:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_7' (LZW_hybrid_hash_HW.cpp:167:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:167:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (LZW_hybrid_hash_HW.cpp:80:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:80:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:233:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.24 seconds. CPU system time: 0.32 seconds. Elapsed time: 8.63 seconds; current allocated memory: 227.518 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.520 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 238.163 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 249.890 MB.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:46) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_242_1' (LZW_hybrid_hash_HW.cpp:244) in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (LZW_hybrid_hash_HW.cpp:72) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:64) in dimension 2 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_342_2 (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0)  of function 'krnl_LZW'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_342_2' (LZW_hybrid_hash_HW.cpp:0:9), detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_342_2.entry6'
	 'Block_entry_proc_proc'
	 'read_input'
	 'compute_LZW'
	 'write_result'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 288.647 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_98_4' (LZW_hybrid_hash_HW.cpp:66:15) in function 'compute_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:246:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:251:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:255:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:259:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:271:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:276:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:279:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:284:30)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:75:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:83:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:84:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:85:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:173:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:191:59)
WARNING: [HLS 200-1449] Process read_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process read_input has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process write_result has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_342_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_342_2 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.36 seconds; current allocated memory: 383.471 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_342_2.entry3' to 'dataflow_in_loop_VITIS_LOOP_342_2_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_342_2.entry6' to 'dataflow_in_loop_VITIS_LOOP_342_2_entry6'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_342_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 384.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 385.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_342_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 385.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 385.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 385.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 385.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 385.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 386.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_134_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 395.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.82 seconds; current allocated memory: 405.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_242_1'.
WARNING: [HLS 200-880] The II Violation in module 'write_result' (loop 'VITIS_LOOP_242_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_i_i_addr_7_write_ln259', LZW_hybrid_hash_HW.cpp:259->LZW_hybrid_hash_HW.cpp:351->LZW_hybrid_hash_HW.cpp:351) of variable 'or_ln259', LZW_hybrid_hash_HW.cpp:259->LZW_hybrid_hash_HW.cpp:351->LZW_hybrid_hash_HW.cpp:351 on array 'store_array_i_i_i' and 'load' operation ('store_array_i_i_i_load_3', LZW_hybrid_hash_HW.cpp:259->LZW_hybrid_hash_HW.cpp:351->LZW_hybrid_hash_HW.cpp:351) on array 'store_array_i_i_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_242_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 406.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 408.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_342_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 408.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 409.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 409.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 409.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_333_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 409.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 410.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_342_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_342_2_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 410.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_342_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_342_2_entry6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 410.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 411.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 412.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_LZW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 425.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.78 seconds; current allocated memory: 473.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_342_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_342_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 479.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 481.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/aximm0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/input_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/send_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/output_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl_LZW' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'input_offset_constprop' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_offset_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'input_length', 'send_data', 'output_length' and 'return' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: LZW_hybrid_hash_HW.cpp:342:43
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: LZW_hybrid_hash_HW.cpp:348:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:349:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:349:42
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:349:61
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:350:21
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:350:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:350:53
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:350:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:57
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:107
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.68 seconds. CPU system time: 0.83 seconds. Elapsed time: 9.71 seconds; current allocated memory: 210.020 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned int*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:48:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:224:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:223:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:211:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:210:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:101:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:90:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:240:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:243:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:267:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:264:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:313:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:314:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:315:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:316:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:348:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:338:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_7' (LZW_hybrid_hash_HW.cpp:167:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:167:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (LZW_hybrid_hash_HW.cpp:80:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:80:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:233:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.37 seconds. CPU system time: 0.25 seconds. Elapsed time: 8.65 seconds; current allocated memory: 227.517 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.518 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 238.163 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 249.892 MB.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:46) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_242_1' (LZW_hybrid_hash_HW.cpp:244) in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (LZW_hybrid_hash_HW.cpp:72) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:64) in dimension 2 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_342_2 (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0)  of function 'krnl_LZW'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_342_2' (LZW_hybrid_hash_HW.cpp:0:9), detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_342_2.entry6'
	 'Block_entry_proc_proc'
	 'read_input'
	 'compute_LZW'
	 'write_result'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 288.646 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_98_4' (LZW_hybrid_hash_HW.cpp:66:15) in function 'compute_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:246:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:251:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:255:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:259:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:271:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:276:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:279:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:284:30)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:75:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:83:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:84:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:85:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:173:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:191:59)
WARNING: [HLS 200-1449] Process read_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process read_input has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process write_result has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_342_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_342_2 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.52 seconds; current allocated memory: 383.459 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_342_2.entry3' to 'dataflow_in_loop_VITIS_LOOP_342_2_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_342_2.entry6' to 'dataflow_in_loop_VITIS_LOOP_342_2_entry6'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_342_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 384.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 385.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_342_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 385.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 385.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 385.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 385.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 385.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 386.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_134_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0 seconds. Elapsed time: 1.81 seconds; current allocated memory: 395.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 405.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_242_1'.
WARNING: [HLS 200-880] The II Violation in module 'write_result' (loop 'VITIS_LOOP_242_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_i_i_addr_7_write_ln259', LZW_hybrid_hash_HW.cpp:259->LZW_hybrid_hash_HW.cpp:351->LZW_hybrid_hash_HW.cpp:351) of variable 'or_ln259', LZW_hybrid_hash_HW.cpp:259->LZW_hybrid_hash_HW.cpp:351->LZW_hybrid_hash_HW.cpp:351 on array 'store_array_i_i_i' and 'load' operation ('store_array_i_i_i_load_3', LZW_hybrid_hash_HW.cpp:259->LZW_hybrid_hash_HW.cpp:351->LZW_hybrid_hash_HW.cpp:351) on array 'store_array_i_i_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_242_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 406.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 408.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_342_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 408.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 409.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 409.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 409.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_333_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 409.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 410.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_342_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_342_2_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 410.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_342_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_342_2_entry6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 410.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 411.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 412.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_LZW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 425.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.61 seconds; current allocated memory: 473.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_342_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_342_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 479.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 481.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/aximm0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/input_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/send_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/output_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl_LZW' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'input_offset_constprop' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_offset_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'input_length', 'send_data', 'output_length' and 'return' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: LZW_hybrid_hash_HW.cpp:344:43
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: LZW_hybrid_hash_HW.cpp:350:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:42
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:61
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:352:21
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:352:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:352:53
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:352:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:57
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:107
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.88 seconds. CPU system time: 0.88 seconds. Elapsed time: 10.04 seconds; current allocated memory: 210.020 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned int*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:48:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:225:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:224:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:212:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:211:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:102:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:90:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:241:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:245:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:269:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:266:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:315:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:316:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:317:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:318:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:350:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:340:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_7' (LZW_hybrid_hash_HW.cpp:168:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:168:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (LZW_hybrid_hash_HW.cpp:80:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:80:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:234:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.33 seconds. CPU system time: 0.3 seconds. Elapsed time: 8.59 seconds; current allocated memory: 227.518 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.519 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 238.158 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 249.894 MB.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:46) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_1' (LZW_hybrid_hash_HW.cpp:246) in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (LZW_hybrid_hash_HW.cpp:72) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:64) in dimension 2 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_344_2 (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0)  of function 'krnl_LZW'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_344_2' (LZW_hybrid_hash_HW.cpp:0:9), detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_344_2.entry6'
	 'Block_entry_proc_proc'
	 'read_input'
	 'compute_LZW'
	 'write_result'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 288.643 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_99_4' (LZW_hybrid_hash_HW.cpp:66:15) in function 'compute_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:248:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:253:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:257:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:261:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:273:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:278:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:281:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:286:30)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:75:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:83:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:84:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:85:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:174:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:192:59)
WARNING: [HLS 200-1449] Process read_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process read_input has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process write_result has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_344_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_344_2 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.35 seconds; current allocated memory: 383.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_344_2.entry3' to 'dataflow_in_loop_VITIS_LOOP_344_2_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_344_2.entry6' to 'dataflow_in_loop_VITIS_LOOP_344_2_entry6'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_344_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 385.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 385.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_344_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 385.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 385.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 385.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 385.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 386.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 386.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.6 seconds; current allocated memory: 395.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 405.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_244_1'.
WARNING: [HLS 200-880] The II Violation in module 'write_result' (loop 'VITIS_LOOP_244_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_i_i_addr_7_write_ln261', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:353) of variable 'or_ln261', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:353 on array 'store_array_i_i_i' and 'load' operation ('store_array_i_i_i_load_3', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:353) on array 'store_array_i_i_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_244_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.64 seconds; current allocated memory: 406.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 408.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_344_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 409.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 409.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 409.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 409.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_335_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 409.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 410.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_344_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_344_2_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 410.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_344_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_344_2_entry6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 411.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 411.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 413.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_LZW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 425.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.84 seconds; current allocated memory: 473.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_344_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_344_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 480.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 481.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/aximm0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/input_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/send_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/output_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl_LZW' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'input_offset_constprop' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_offset_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'input_length', 'send_data', 'output_length' and 'return' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: LZW_hybrid_hash_HW.cpp:344:43
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: LZW_hybrid_hash_HW.cpp:350:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:42
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:351:61
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:352:21
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:352:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:352:53
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:352:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:57
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:107
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.58 seconds. CPU system time: 0.82 seconds. Elapsed time: 9.49 seconds; current allocated memory: 210.020 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned int*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:48:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:225:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:224:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:212:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:211:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:102:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:90:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:241:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:245:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:269:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:266:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:315:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:316:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:317:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:318:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:350:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:340:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_7' (LZW_hybrid_hash_HW.cpp:168:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:168:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (LZW_hybrid_hash_HW.cpp:80:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:80:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:234:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.23 seconds. CPU system time: 0.26 seconds. Elapsed time: 8.47 seconds; current allocated memory: 227.519 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.520 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 238.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 249.889 MB.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:46) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_1' (LZW_hybrid_hash_HW.cpp:246) in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (LZW_hybrid_hash_HW.cpp:72) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:64) in dimension 2 automatically.
WARNING: [HLS 200-805] An internal stream 'outStream_code_flg' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outStream_code' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inStream_in_length' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inStream_in' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_344_2 (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0)  of function 'krnl_LZW'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_344_2' (LZW_hybrid_hash_HW.cpp:0:9), detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_344_2.entry6'
	 'Block_entry_proc_proc'
	 'read_input'
	 'compute_LZW'
	 'write_result'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 288.645 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_99_4' (LZW_hybrid_hash_HW.cpp:66:15) in function 'compute_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:248:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:253:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:257:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:261:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:273:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:278:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:281:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:286:30)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:75:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:83:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:84:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:85:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:174:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:192:59)
WARNING: [HLS 200-1449] Process read_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process read_input has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process write_result has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_344_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_344_2 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.35 seconds; current allocated memory: 383.775 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_344_2.entry3' to 'dataflow_in_loop_VITIS_LOOP_344_2_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_344_2.entry6' to 'dataflow_in_loop_VITIS_LOOP_344_2_entry6'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_344_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 385.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 385.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_344_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 385.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 385.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 385.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 385.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 386.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 386.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0 seconds. Elapsed time: 1.57 seconds; current allocated memory: 395.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.84 seconds; current allocated memory: 405.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_244_1'.
WARNING: [HLS 200-880] The II Violation in module 'write_result' (loop 'VITIS_LOOP_244_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_i_i_addr_7_write_ln261', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:353) of variable 'or_ln261', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:353 on array 'store_array_i_i_i' and 'load' operation ('store_array_i_i_i_load_3', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:353) on array 'store_array_i_i_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_244_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.63 seconds; current allocated memory: 406.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 408.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_344_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 409.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 409.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 409.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 409.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_335_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 409.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 410.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_344_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_344_2_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 410.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_344_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_344_2_entry6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 411.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 411.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 413.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_LZW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 425.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 473.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_344_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_344_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 480.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 481.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: LZW_hybrid_hash_HW.cpp:345:43
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: LZW_hybrid_hash_HW.cpp:351:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:352:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:352:42
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:352:61
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:21
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:53
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:57
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:107
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:336:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:345:5
WARNING: [HLS 200-471] Dataflow form checks found 15 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.78 seconds. CPU system time: 0.79 seconds. Elapsed time: 9.7 seconds; current allocated memory: 210.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned int*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:48:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:225:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:224:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:212:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:211:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:102:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:90:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:241:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:245:38)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:339:2
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: LZW_hybrid_hash_HW.cpp:346:43
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: LZW_hybrid_hash_HW.cpp:352:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:42
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:61
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:21
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:53
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:57
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:107
WARNING: [HLS 200-471] Dataflow form checks found 14 issue(s) in file LZW_hybrid_hash_HW.cpp
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.63 seconds. CPU system time: 0.79 seconds. Elapsed time: 9.61 seconds; current allocated memory: 210.022 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned int*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:48:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:225:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:224:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:212:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:211:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:102:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:90:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:241:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:245:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:269:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: LZW_hybrid_hash_HW.cpp:341:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: LZW_hybrid_hash_HW.cpp:346:43
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: LZW_hybrid_hash_HW.cpp:352:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:42
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:61
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:21
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:53
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:57
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:107
WARNING: [HLS 200-471] Dataflow form checks found 14 issue(s) in file LZW_hybrid_hash_HW.cpp
WARNING: [HLS 207-5334] Only for-loops and functions support the dataflow: LZW_hybrid_hash_HW.cpp:341:9
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.54 seconds. CPU system time: 0.83 seconds. Elapsed time: 9.48 seconds; current allocated memory: 210.022 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned int*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:48:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:225:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:224:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:212:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:211:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:102:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:90:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:241:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:245:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:269:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:266:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:315:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:316:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:317:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:318:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:352:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:342:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_7' (LZW_hybrid_hash_HW.cpp:168:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:168:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (LZW_hybrid_hash_HW.cpp:80:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:80:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:234:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.35 seconds. CPU system time: 0.25 seconds. Elapsed time: 8.5 seconds; current allocated memory: 227.552 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.553 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 238.169 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 249.916 MB.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:46) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_1' (LZW_hybrid_hash_HW.cpp:246) in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (LZW_hybrid_hash_HW.cpp:72) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_336_1' (LZW_hybrid_hash_HW.cpp:330) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:64) in dimension 2 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_346_2 (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0)  of function 'krnl_LZW'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_346_2' (LZW_hybrid_hash_HW.cpp:0:9), detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_346_2.entry6'
	 'Block_entry_proc_proc'
	 'read_input'
	 'compute_LZW'
	 'write_result'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 288.669 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_99_4' (LZW_hybrid_hash_HW.cpp:66:15) in function 'compute_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:248:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:253:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:257:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:261:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:273:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:278:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:281:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:286:30)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:75:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:83:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:84:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:85:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:174:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:192:59)
WARNING: [HLS 200-1449] Process read_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process read_input has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process write_result has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_346_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_346_2 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.65 seconds; current allocated memory: 383.804 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_346_2.entry3' to 'dataflow_in_loop_VITIS_LOOP_346_2_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_346_2.entry6' to 'dataflow_in_loop_VITIS_LOOP_346_2_entry6'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_346_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 385.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 385.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_346_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 385.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 385.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 385.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 385.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 386.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 386.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0 seconds. Elapsed time: 1.73 seconds; current allocated memory: 395.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.15 seconds; current allocated memory: 405.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_244_1'.
WARNING: [HLS 200-880] The II Violation in module 'write_result' (loop 'VITIS_LOOP_244_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_i_i_addr_7_write_ln261', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:355->LZW_hybrid_hash_HW.cpp:355) of variable 'or_ln261', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:355->LZW_hybrid_hash_HW.cpp:355 on array 'store_array_i_i_i' and 'load' operation ('store_array_i_i_i_load_3', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:355->LZW_hybrid_hash_HW.cpp:355) on array 'store_array_i_i_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_244_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 406.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 408.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_346_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 409.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 409.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 409.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 409.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_336_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_336_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 409.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 410.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_346_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_346_2_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 410.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_346_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_346_2_entry6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 411.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 411.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 413.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_LZW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 425.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.52 seconds; current allocated memory: 473.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_346_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_346_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 480.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 481.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/aximm0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/input_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/send_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/output_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl_LZW' to 's_axilite & ap_ctrl_chain'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: LZW_hybrid_hash_HW.cpp:341:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: LZW_hybrid_hash_HW.cpp:346:43
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: LZW_hybrid_hash_HW.cpp:352:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:42
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:61
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:21
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:53
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:57
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:107
WARNING: [HLS 200-471] Dataflow form checks found 14 issue(s) in file LZW_hybrid_hash_HW.cpp
WARNING: [HLS 207-5334] Only for-loops and functions support the dataflow: LZW_hybrid_hash_HW.cpp:341:9
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.75 seconds. CPU system time: 0.79 seconds. Elapsed time: 9.86 seconds; current allocated memory: 210.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned int*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:48:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:225:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:224:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:212:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:211:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:102:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:90:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:241:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:245:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:269:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:266:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:315:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:316:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:317:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:318:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:352:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:342:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_7' (LZW_hybrid_hash_HW.cpp:168:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:168:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (LZW_hybrid_hash_HW.cpp:80:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:80:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:234:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.17 seconds. CPU system time: 0.28 seconds. Elapsed time: 8.52 seconds; current allocated memory: 227.552 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 227.553 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 238.170 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 249.912 MB.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:46) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_1' (LZW_hybrid_hash_HW.cpp:246) in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (LZW_hybrid_hash_HW.cpp:72) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_336_1' (LZW_hybrid_hash_HW.cpp:330) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:64) in dimension 2 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_346_2 (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0)  of function 'krnl_LZW'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_346_2' (LZW_hybrid_hash_HW.cpp:0:9), detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_346_2.entry6'
	 'Block_entry_proc_proc'
	 'read_input'
	 'compute_LZW'
	 'write_result'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 288.669 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_99_4' (LZW_hybrid_hash_HW.cpp:66:15) in function 'compute_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:248:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:253:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:257:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:261:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:273:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:278:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:281:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:286:30)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:75:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:83:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:84:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:85:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:174:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:192:59)
WARNING: [HLS 200-1449] Process read_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process read_input has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process write_result has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_346_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_346_2 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.36 seconds; current allocated memory: 383.798 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_346_2.entry3' to 'dataflow_in_loop_VITIS_LOOP_346_2_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_346_2.entry6' to 'dataflow_in_loop_VITIS_LOOP_346_2_entry6'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_346_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 385.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 385.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_346_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 385.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 385.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 385.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 385.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 386.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 386.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0 seconds. Elapsed time: 1.61 seconds; current allocated memory: 395.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.71 seconds; current allocated memory: 405.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_244_1'.
WARNING: [HLS 200-880] The II Violation in module 'write_result' (loop 'VITIS_LOOP_244_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_i_i_addr_7_write_ln261', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:355->LZW_hybrid_hash_HW.cpp:355) of variable 'or_ln261', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:355->LZW_hybrid_hash_HW.cpp:355 on array 'store_array_i_i_i' and 'load' operation ('store_array_i_i_i_load_3', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:355->LZW_hybrid_hash_HW.cpp:355) on array 'store_array_i_i_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_244_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 406.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 408.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_346_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 409.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 409.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 409.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 409.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_336_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_336_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 409.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 410.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_346_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_346_2_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 410.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_346_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_346_2_entry6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 411.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 411.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 413.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_LZW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 425.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.76 seconds; current allocated memory: 473.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_346_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_346_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 480.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 481.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/aximm0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/input_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/send_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/output_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl_LZW' to 's_axilite & ap_ctrl_chain'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.212 MB.
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.61 seconds. CPU system time: 0.65 seconds. Elapsed time: 11.46 seconds; current allocated memory: 209.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_5' (LZW_hybrid_hash_HW.cpp:92:26) in function 'krnl_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:92:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_6' (LZW_hybrid_hash_HW.cpp:100:27) in function 'krnl_LZW' completely with a factor of 72 (LZW_hybrid_hash_HW.cpp:100:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_8' (LZW_hybrid_hash_HW.cpp:132:31) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:132:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_10' (LZW_hybrid_hash_HW.cpp:192:36) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:192:36)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.8 seconds. CPU system time: 0.19 seconds. Elapsed time: 8.72 seconds; current allocated memory: 226.106 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 226.107 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 239.396 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 248.678 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (LZW_hybrid_hash_HW.cpp:65) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (LZW_hybrid_hash_HW.cpp:84) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_9' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:76) in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:37)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.65 seconds; current allocated memory: 288.434 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_124_7' (LZW_hybrid_hash_HW.cpp:78:19) in function 'krnl_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_71_2' (LZW_hybrid_hash_HW.cpp:71:30) in function 'krnl_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:87:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:95:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:96:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:97:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:102:24)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:198:53)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:216:63)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:237:36)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:242:40)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:246:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:250:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:270:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:275:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:278:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:283:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.69 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.85 seconds; current allocated memory: 308.261 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.269 MB.
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.9 seconds. CPU system time: 1.02 seconds. Elapsed time: 10.16 seconds; current allocated memory: 209.943 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_5' (LZW_hybrid_hash_HW.cpp:92:26) in function 'krnl_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:92:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_6' (LZW_hybrid_hash_HW.cpp:100:27) in function 'krnl_LZW' completely with a factor of 72 (LZW_hybrid_hash_HW.cpp:100:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_10' (LZW_hybrid_hash_HW.cpp:192:36) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:192:36)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.42 seconds. CPU system time: 0.23 seconds. Elapsed time: 9.8 seconds; current allocated memory: 226.183 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 226.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 239.458 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 248.741 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (LZW_hybrid_hash_HW.cpp:65) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (LZW_hybrid_hash_HW.cpp:84) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_9' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:76) in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:37)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.89 seconds; current allocated memory: 288.502 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_124_7' (LZW_hybrid_hash_HW.cpp:78:19) in function 'krnl_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_71_2' (LZW_hybrid_hash_HW.cpp:71:30) in function 'krnl_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:87:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:95:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:96:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:97:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:102:24)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:198:53)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:216:63)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:237:36)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:242:40)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:246:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:250:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:270:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:275:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:278:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:283:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.09 seconds; current allocated memory: 308.357 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_65_1'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.260 MB.
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.03 seconds. CPU system time: 0.73 seconds. Elapsed time: 9.93 seconds; current allocated memory: 209.944 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_8' (LZW_hybrid_hash_HW.cpp:132:31) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:132:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_10' (LZW_hybrid_hash_HW.cpp:192:36) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:192:36)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.03 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.66 seconds; current allocated memory: 212.253 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.254 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 221.908 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 232.908 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (LZW_hybrid_hash_HW.cpp:65) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (LZW_hybrid_hash_HW.cpp:84) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_5' (LZW_hybrid_hash_HW.cpp:92) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_6' (LZW_hybrid_hash_HW.cpp:100) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_9' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.6' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.7' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:76) in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:37)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 267.416 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_124_7' (LZW_hybrid_hash_HW.cpp:78:19) in function 'krnl_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_71_2' (LZW_hybrid_hash_HW.cpp:71:30) in function 'krnl_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:87:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:95:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:96:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:97:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:102:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:198:53)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:216:63)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:237:36)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:242:40)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:246:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:250:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:270:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:275:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:278:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:283:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 269.693 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
INFO: [HLS 200-1470]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.260 MB.
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.78 seconds. CPU system time: 0.84 seconds. Elapsed time: 9.71 seconds; current allocated memory: 209.944 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_5' (LZW_hybrid_hash_HW.cpp:92:26) in function 'krnl_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:92:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_8' (LZW_hybrid_hash_HW.cpp:132:31) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:132:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_10' (LZW_hybrid_hash_HW.cpp:192:36) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:192:36)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.88 seconds. CPU system time: 0.25 seconds. Elapsed time: 8.65 seconds; current allocated memory: 226.183 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 226.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 239.412 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 248.697 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (LZW_hybrid_hash_HW.cpp:65) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (LZW_hybrid_hash_HW.cpp:84) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_6' (LZW_hybrid_hash_HW.cpp:100) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_9' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.6' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:76) in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:37)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.01 seconds; current allocated memory: 288.185 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_124_7' (LZW_hybrid_hash_HW.cpp:78:19) in function 'krnl_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_71_2' (LZW_hybrid_hash_HW.cpp:71:30) in function 'krnl_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:87:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:95:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:96:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:97:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:102:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:198:53)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:216:63)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:237:36)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:242:40)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:246:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:250:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:270:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:275:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:278:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:283:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.79 seconds; current allocated memory: 306.698 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.260 MB.
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.58 seconds. CPU system time: 0.77 seconds. Elapsed time: 9.4 seconds; current allocated memory: 209.943 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_6' (LZW_hybrid_hash_HW.cpp:100:27) in function 'krnl_LZW' completely with a factor of 72 (LZW_hybrid_hash_HW.cpp:100:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_8' (LZW_hybrid_hash_HW.cpp:132:31) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:132:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_10' (LZW_hybrid_hash_HW.cpp:192:36) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:192:36)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.93 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.61 seconds; current allocated memory: 212.237 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.239 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 222.050 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 232.976 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (LZW_hybrid_hash_HW.cpp:65) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (LZW_hybrid_hash_HW.cpp:84) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_5' (LZW_hybrid_hash_HW.cpp:92) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_9' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.6' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:76) in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:37)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 267.763 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_124_7' (LZW_hybrid_hash_HW.cpp:78:19) in function 'krnl_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_71_2' (LZW_hybrid_hash_HW.cpp:71:30) in function 'krnl_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:87:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:95:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:96:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:97:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:102:24)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:198:53)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:216:63)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:237:36)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:242:40)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:246:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:250:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:270:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:275:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:278:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:283:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 270.921 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.269 MB.
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.69 seconds. CPU system time: 0.85 seconds. Elapsed time: 13.59 seconds; current allocated memory: 209.943 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_6' (LZW_hybrid_hash_HW.cpp:100:27) in function 'krnl_LZW' completely with a factor of 72 (LZW_hybrid_hash_HW.cpp:100:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_8' (LZW_hybrid_hash_HW.cpp:132:31) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:132:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_10' (LZW_hybrid_hash_HW.cpp:192:36) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:192:36)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 128 has been inferred on port 'gmem' (LZW_hybrid_hash_HW.cpp:65:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.99 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.63 seconds; current allocated memory: 212.239 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.239 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 222.046 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.988 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (LZW_hybrid_hash_HW.cpp:65) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (LZW_hybrid_hash_HW.cpp:84) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_5' (LZW_hybrid_hash_HW.cpp:92) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_9' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.6' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:76) in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:37)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 267.837 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_124_7' (LZW_hybrid_hash_HW.cpp:78:19) in function 'krnl_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_71_2' (LZW_hybrid_hash_HW.cpp:71:30) in function 'krnl_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:87:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:95:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:96:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:97:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:102:24)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:198:53)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:216:63)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:237:36)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:242:40)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:246:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:250:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:270:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:275:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:278:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:283:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 270.983 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.260 MB.
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.18 seconds. CPU system time: 0.98 seconds. Elapsed time: 14.33 seconds; current allocated memory: 209.943 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_8' (LZW_hybrid_hash_HW.cpp:132:31) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:132:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_10' (LZW_hybrid_hash_HW.cpp:192:36) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:192:36)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 128 has been inferred on port 'gmem' (LZW_hybrid_hash_HW.cpp:65:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.17 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.54 seconds; current allocated memory: 212.253 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.254 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 221.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 232.926 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (LZW_hybrid_hash_HW.cpp:65) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (LZW_hybrid_hash_HW.cpp:84) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_5' (LZW_hybrid_hash_HW.cpp:92) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_6' (LZW_hybrid_hash_HW.cpp:100) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_9' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.6' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.7' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:76) in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:37)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 267.429 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_124_7' (LZW_hybrid_hash_HW.cpp:78:19) in function 'krnl_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_71_2' (LZW_hybrid_hash_HW.cpp:71:30) in function 'krnl_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:87:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:95:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:96:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:97:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:102:35)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:198:53)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:216:63)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:237:36)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:242:40)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:246:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:250:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:270:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:275:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:278:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:283:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 269.743 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.260 MB.
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.38 seconds. CPU system time: 0.91 seconds. Elapsed time: 9.52 seconds; current allocated memory: 209.944 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_6' (LZW_hybrid_hash_HW.cpp:100:27) in function 'krnl_LZW' completely with a factor of 72 (LZW_hybrid_hash_HW.cpp:100:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_8' (LZW_hybrid_hash_HW.cpp:132:31) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:132:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_10' (LZW_hybrid_hash_HW.cpp:192:36) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:192:36)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of length 175 and bit width 16 in loop 'VITIS_LOOP_65_1'(LZW_hybrid_hash_HW.cpp:65:22) has been inferred on port 'gmem' (LZW_hybrid_hash_HW.cpp:65:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.92 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.53 seconds; current allocated memory: 212.239 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.240 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 222.042 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 232.967 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (LZW_hybrid_hash_HW.cpp:65) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (LZW_hybrid_hash_HW.cpp:84) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_5' (LZW_hybrid_hash_HW.cpp:92) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_9' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.6' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:76) in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:37)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 267.544 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_124_7' (LZW_hybrid_hash_HW.cpp:78:19) in function 'krnl_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_71_2' (LZW_hybrid_hash_HW.cpp:71:30) in function 'krnl_LZW' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2 on port 'gmem'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:87:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:95:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:96:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:97:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:102:24)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:198:53)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:216:63)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:237:36)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:242:40)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:246:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:250:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:270:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:275:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:278:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:283:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 270.369 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 208.260 MB.
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.48 seconds. CPU system time: 0.78 seconds. Elapsed time: 9.87 seconds; current allocated memory: 209.943 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_6' (LZW_hybrid_hash_HW.cpp:100:27) in function 'krnl_LZW' completely with a factor of 72 (LZW_hybrid_hash_HW.cpp:100:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_8' (LZW_hybrid_hash_HW.cpp:132:31) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:132:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_10' (LZW_hybrid_hash_HW.cpp:192:36) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:192:36)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of length 185 and bit width 16 in loop 'VITIS_LOOP_65_1'(LZW_hybrid_hash_HW.cpp:65:22) has been inferred on port 'gmem' (LZW_hybrid_hash_HW.cpp:65:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.89 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.53 seconds; current allocated memory: 212.239 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.240 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 222.044 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 232.966 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (LZW_hybrid_hash_HW.cpp:65) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (LZW_hybrid_hash_HW.cpp:84) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_5' (LZW_hybrid_hash_HW.cpp:92) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_9' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.6' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:76) in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:37)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 267.543 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_124_7' (LZW_hybrid_hash_HW.cpp:78:19) in function 'krnl_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_71_2' (LZW_hybrid_hash_HW.cpp:71:30) in function 'krnl_LZW' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2 on port 'gmem'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:87:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:95:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:96:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:97:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:102:24)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:198:53)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:216:63)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:237:36)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:242:40)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:246:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:250:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:270:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:275:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:278:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:283:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 270.369 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.259 MB.
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.2 seconds. CPU system time: 0.94 seconds. Elapsed time: 11 seconds; current allocated memory: 209.943 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_6' (LZW_hybrid_hash_HW.cpp:100:27) in function 'krnl_LZW' completely with a factor of 72 (LZW_hybrid_hash_HW.cpp:100:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_8' (LZW_hybrid_hash_HW.cpp:132:31) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:132:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_10' (LZW_hybrid_hash_HW.cpp:192:36) in function 'krnl_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:192:36)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 64 has been inferred on port 'gmem' (LZW_hybrid_hash_HW.cpp:65:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.13 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.89 seconds; current allocated memory: 212.238 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.239 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 222.038 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 232.972 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (LZW_hybrid_hash_HW.cpp:65) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (LZW_hybrid_hash_HW.cpp:84) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_5' (LZW_hybrid_hash_HW.cpp:92) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_9' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.6' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:76) in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:37)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 267.824 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_124_7' (LZW_hybrid_hash_HW.cpp:78:19) in function 'krnl_LZW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_71_2' (LZW_hybrid_hash_HW.cpp:71:30) in function 'krnl_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:87:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:95:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:96:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:97:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:102:24)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:198:53)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:216:63)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:237:36)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:242:40)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:246:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:250:42)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:270:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:275:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:278:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array' (LZW_hybrid_hash_HW.cpp:283:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 270.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
