PROJECT: pll_sensor_clk
		working_path: "/home/andy/Downloads/tmp/raw_colorbar_gen/clarity/PLL/pll_sensor_clk/syn_results"
		module: pll_sensor_clk
		verilog_file_list: "/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/ecp5um.v" "/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v" "/home/andy/Downloads/tmp/raw_colorbar_gen/clarity/PLL/pll_sensor_clk/pll_sensor_clk.v"
		vlog_std_v2001: true
		constraint_file_name: "/home/andy/Downloads/tmp/raw_colorbar_gen/clarity/PLL/pll_sensor_clk/pll_sensor_clk.fdc"
		suffix_name: edn
		output_file_name: pll_sensor_clk
		write_prf: true
		disable_io_insertion: true
		force_gsr: false
		frequency: 100
		fanout_limit: 50
		retiming: false
		pipe: false
		part: LFE5UM-85F
		speed_grade: 8
		
