0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/imports/sources_1/imports/downloads/lab2_2_1_partA_tb.v,1585182133,verilog,,,,lab2_2_1_partA_tb,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/imports/sources_1/imports/new/bcdto7segment_dataflow.v,1580396437,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/new/c_counter_binary_0.v,,bcdto7segment_dataflow,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/imports/sources_1/new/lab2_2_1.v,1585183495,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/imports/sources_1/imports/downloads/lab2_2_1_partA_tb.v,,lab2_2_1,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/new/c_counter_binary_0.v,1585178900,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/imports/sources_1/new/lab2_2_1.v,,c_counter_binary_0,,,,,,,,
