
PPM_standalone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c84  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000028c  08009e84  08009e84  00019e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a110  0800a110  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a110  0800a110  0001a110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a118  0800a118  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a118  0800a118  0001a118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a11c  0800a11c  0001a11c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a120  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0005a834  200001e4  0800a304  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2005aa18  0800a304  0002aa18  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000158f4  00000000  00000000  00020212  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002881  00000000  00000000  00035b06  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001510  00000000  00000000  00038388  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013c8  00000000  00000000  00039898  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000297be  00000000  00000000  0003ac60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fa0d  00000000  00000000  0006441e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00103860  00000000  00000000  00073e2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017768b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f0c  00000000  00000000  00177708  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e4 	.word	0x200001e4
 800021c:	00000000 	.word	0x00000000
 8000220:	08009e6c 	.word	0x08009e6c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e8 	.word	0x200001e8
 800023c:	08009e6c 	.word	0x08009e6c

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b972 	b.w	800060c <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9e08      	ldr	r6, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	4688      	mov	r8, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	d14b      	bne.n	80003e6 <__udivmoddi4+0xa6>
 800034e:	428a      	cmp	r2, r1
 8000350:	4615      	mov	r5, r2
 8000352:	d967      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000354:	fab2 f282 	clz	r2, r2
 8000358:	b14a      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035a:	f1c2 0720 	rsb	r7, r2, #32
 800035e:	fa01 f302 	lsl.w	r3, r1, r2
 8000362:	fa20 f707 	lsr.w	r7, r0, r7
 8000366:	4095      	lsls	r5, r2
 8000368:	ea47 0803 	orr.w	r8, r7, r3
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbb8 f7fe 	udiv	r7, r8, lr
 8000378:	fa1f fc85 	uxth.w	ip, r5
 800037c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000380:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000384:	fb07 f10c 	mul.w	r1, r7, ip
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18eb      	adds	r3, r5, r3
 800038e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000392:	f080 811b 	bcs.w	80005cc <__udivmoddi4+0x28c>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8118 	bls.w	80005cc <__udivmoddi4+0x28c>
 800039c:	3f02      	subs	r7, #2
 800039e:	442b      	add	r3, r5
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80003a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b4:	45a4      	cmp	ip, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	192c      	adds	r4, r5, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8107 	bcs.w	80005d0 <__udivmoddi4+0x290>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	f240 8104 	bls.w	80005d0 <__udivmoddi4+0x290>
 80003c8:	3802      	subs	r0, #2
 80003ca:	442c      	add	r4, r5
 80003cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003d0:	eba4 040c 	sub.w	r4, r4, ip
 80003d4:	2700      	movs	r7, #0
 80003d6:	b11e      	cbz	r6, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c6 4300 	strd	r4, r3, [r6]
 80003e0:	4639      	mov	r1, r7
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0xbe>
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	f000 80eb 	beq.w	80005c6 <__udivmoddi4+0x286>
 80003f0:	2700      	movs	r7, #0
 80003f2:	e9c6 0100 	strd	r0, r1, [r6]
 80003f6:	4638      	mov	r0, r7
 80003f8:	4639      	mov	r1, r7
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f783 	clz	r7, r3
 8000402:	2f00      	cmp	r7, #0
 8000404:	d147      	bne.n	8000496 <__udivmoddi4+0x156>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0xd0>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80fa 	bhi.w	8000604 <__udivmoddi4+0x2c4>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0303 	sbc.w	r3, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	4698      	mov	r8, r3
 800041a:	2e00      	cmp	r6, #0
 800041c:	d0e0      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800041e:	e9c6 4800 	strd	r4, r8, [r6]
 8000422:	e7dd      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000424:	b902      	cbnz	r2, 8000428 <__udivmoddi4+0xe8>
 8000426:	deff      	udf	#255	; 0xff
 8000428:	fab2 f282 	clz	r2, r2
 800042c:	2a00      	cmp	r2, #0
 800042e:	f040 808f 	bne.w	8000550 <__udivmoddi4+0x210>
 8000432:	1b49      	subs	r1, r1, r5
 8000434:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000438:	fa1f f885 	uxth.w	r8, r5
 800043c:	2701      	movs	r7, #1
 800043e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000442:	0c23      	lsrs	r3, r4, #16
 8000444:	fb0e 111c 	mls	r1, lr, ip, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb08 f10c 	mul.w	r1, r8, ip
 8000450:	4299      	cmp	r1, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x124>
 8000454:	18eb      	adds	r3, r5, r3
 8000456:	f10c 30ff 	add.w	r0, ip, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x122>
 800045c:	4299      	cmp	r1, r3
 800045e:	f200 80cd 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 8000462:	4684      	mov	ip, r0
 8000464:	1a59      	subs	r1, r3, r1
 8000466:	b2a3      	uxth	r3, r4
 8000468:	fbb1 f0fe 	udiv	r0, r1, lr
 800046c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000470:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000474:	fb08 f800 	mul.w	r8, r8, r0
 8000478:	45a0      	cmp	r8, r4
 800047a:	d907      	bls.n	800048c <__udivmoddi4+0x14c>
 800047c:	192c      	adds	r4, r5, r4
 800047e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000482:	d202      	bcs.n	800048a <__udivmoddi4+0x14a>
 8000484:	45a0      	cmp	r8, r4
 8000486:	f200 80b6 	bhi.w	80005f6 <__udivmoddi4+0x2b6>
 800048a:	4618      	mov	r0, r3
 800048c:	eba4 0408 	sub.w	r4, r4, r8
 8000490:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000494:	e79f      	b.n	80003d6 <__udivmoddi4+0x96>
 8000496:	f1c7 0c20 	rsb	ip, r7, #32
 800049a:	40bb      	lsls	r3, r7
 800049c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80004a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80004a4:	fa01 f407 	lsl.w	r4, r1, r7
 80004a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80004ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80004b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80004b4:	4325      	orrs	r5, r4
 80004b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80004ba:	0c2c      	lsrs	r4, r5, #16
 80004bc:	fb08 3319 	mls	r3, r8, r9, r3
 80004c0:	fa1f fa8e 	uxth.w	sl, lr
 80004c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004c8:	fb09 f40a 	mul.w	r4, r9, sl
 80004cc:	429c      	cmp	r4, r3
 80004ce:	fa02 f207 	lsl.w	r2, r2, r7
 80004d2:	fa00 f107 	lsl.w	r1, r0, r7
 80004d6:	d90b      	bls.n	80004f0 <__udivmoddi4+0x1b0>
 80004d8:	eb1e 0303 	adds.w	r3, lr, r3
 80004dc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e0:	f080 8087 	bcs.w	80005f2 <__udivmoddi4+0x2b2>
 80004e4:	429c      	cmp	r4, r3
 80004e6:	f240 8084 	bls.w	80005f2 <__udivmoddi4+0x2b2>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4473      	add	r3, lr
 80004f0:	1b1b      	subs	r3, r3, r4
 80004f2:	b2ad      	uxth	r5, r5
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3310 	mls	r3, r8, r0, r3
 80004fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000500:	fb00 fa0a 	mul.w	sl, r0, sl
 8000504:	45a2      	cmp	sl, r4
 8000506:	d908      	bls.n	800051a <__udivmoddi4+0x1da>
 8000508:	eb1e 0404 	adds.w	r4, lr, r4
 800050c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000510:	d26b      	bcs.n	80005ea <__udivmoddi4+0x2aa>
 8000512:	45a2      	cmp	sl, r4
 8000514:	d969      	bls.n	80005ea <__udivmoddi4+0x2aa>
 8000516:	3802      	subs	r0, #2
 8000518:	4474      	add	r4, lr
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	fba0 8902 	umull	r8, r9, r0, r2
 8000522:	eba4 040a 	sub.w	r4, r4, sl
 8000526:	454c      	cmp	r4, r9
 8000528:	46c2      	mov	sl, r8
 800052a:	464b      	mov	r3, r9
 800052c:	d354      	bcc.n	80005d8 <__udivmoddi4+0x298>
 800052e:	d051      	beq.n	80005d4 <__udivmoddi4+0x294>
 8000530:	2e00      	cmp	r6, #0
 8000532:	d069      	beq.n	8000608 <__udivmoddi4+0x2c8>
 8000534:	ebb1 050a 	subs.w	r5, r1, sl
 8000538:	eb64 0403 	sbc.w	r4, r4, r3
 800053c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000540:	40fd      	lsrs	r5, r7
 8000542:	40fc      	lsrs	r4, r7
 8000544:	ea4c 0505 	orr.w	r5, ip, r5
 8000548:	e9c6 5400 	strd	r5, r4, [r6]
 800054c:	2700      	movs	r7, #0
 800054e:	e747      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000550:	f1c2 0320 	rsb	r3, r2, #32
 8000554:	fa20 f703 	lsr.w	r7, r0, r3
 8000558:	4095      	lsls	r5, r2
 800055a:	fa01 f002 	lsl.w	r0, r1, r2
 800055e:	fa21 f303 	lsr.w	r3, r1, r3
 8000562:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000566:	4338      	orrs	r0, r7
 8000568:	0c01      	lsrs	r1, r0, #16
 800056a:	fbb3 f7fe 	udiv	r7, r3, lr
 800056e:	fa1f f885 	uxth.w	r8, r5
 8000572:	fb0e 3317 	mls	r3, lr, r7, r3
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb07 f308 	mul.w	r3, r7, r8
 800057e:	428b      	cmp	r3, r1
 8000580:	fa04 f402 	lsl.w	r4, r4, r2
 8000584:	d907      	bls.n	8000596 <__udivmoddi4+0x256>
 8000586:	1869      	adds	r1, r5, r1
 8000588:	f107 3cff 	add.w	ip, r7, #4294967295
 800058c:	d22f      	bcs.n	80005ee <__udivmoddi4+0x2ae>
 800058e:	428b      	cmp	r3, r1
 8000590:	d92d      	bls.n	80005ee <__udivmoddi4+0x2ae>
 8000592:	3f02      	subs	r7, #2
 8000594:	4429      	add	r1, r5
 8000596:	1acb      	subs	r3, r1, r3
 8000598:	b281      	uxth	r1, r0
 800059a:	fbb3 f0fe 	udiv	r0, r3, lr
 800059e:	fb0e 3310 	mls	r3, lr, r0, r3
 80005a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005a6:	fb00 f308 	mul.w	r3, r0, r8
 80005aa:	428b      	cmp	r3, r1
 80005ac:	d907      	bls.n	80005be <__udivmoddi4+0x27e>
 80005ae:	1869      	adds	r1, r5, r1
 80005b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80005b4:	d217      	bcs.n	80005e6 <__udivmoddi4+0x2a6>
 80005b6:	428b      	cmp	r3, r1
 80005b8:	d915      	bls.n	80005e6 <__udivmoddi4+0x2a6>
 80005ba:	3802      	subs	r0, #2
 80005bc:	4429      	add	r1, r5
 80005be:	1ac9      	subs	r1, r1, r3
 80005c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005c4:	e73b      	b.n	800043e <__udivmoddi4+0xfe>
 80005c6:	4637      	mov	r7, r6
 80005c8:	4630      	mov	r0, r6
 80005ca:	e709      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005cc:	4607      	mov	r7, r0
 80005ce:	e6e7      	b.n	80003a0 <__udivmoddi4+0x60>
 80005d0:	4618      	mov	r0, r3
 80005d2:	e6fb      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d4:	4541      	cmp	r1, r8
 80005d6:	d2ab      	bcs.n	8000530 <__udivmoddi4+0x1f0>
 80005d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005dc:	eb69 020e 	sbc.w	r2, r9, lr
 80005e0:	3801      	subs	r0, #1
 80005e2:	4613      	mov	r3, r2
 80005e4:	e7a4      	b.n	8000530 <__udivmoddi4+0x1f0>
 80005e6:	4660      	mov	r0, ip
 80005e8:	e7e9      	b.n	80005be <__udivmoddi4+0x27e>
 80005ea:	4618      	mov	r0, r3
 80005ec:	e795      	b.n	800051a <__udivmoddi4+0x1da>
 80005ee:	4667      	mov	r7, ip
 80005f0:	e7d1      	b.n	8000596 <__udivmoddi4+0x256>
 80005f2:	4681      	mov	r9, r0
 80005f4:	e77c      	b.n	80004f0 <__udivmoddi4+0x1b0>
 80005f6:	3802      	subs	r0, #2
 80005f8:	442c      	add	r4, r5
 80005fa:	e747      	b.n	800048c <__udivmoddi4+0x14c>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	442b      	add	r3, r5
 8000602:	e72f      	b.n	8000464 <__udivmoddi4+0x124>
 8000604:	4638      	mov	r0, r7
 8000606:	e708      	b.n	800041a <__udivmoddi4+0xda>
 8000608:	4637      	mov	r7, r6
 800060a:	e6e9      	b.n	80003e0 <__udivmoddi4+0xa0>

0800060c <__aeabi_idiv0>:
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop

08000610 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000610:	b580      	push	{r7, lr}
 8000612:	b088      	sub	sp, #32
 8000614:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000616:	f002 fd34 	bl	8003082 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800061a:	f000 f8a3 	bl	8000764 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800061e:	f000 feed 	bl	80013fc <MX_GPIO_Init>
	MX_DMA_Init();
 8000622:	f000 feb1 	bl	8001388 <MX_DMA_Init>
	MX_ADC1_Init();
 8000626:	f000 f93f 	bl	80008a8 <MX_ADC1_Init>
	MX_SPI1_Init();
 800062a:	f000 fa0f 	bl	8000a4c <MX_SPI1_Init>
	MX_TIM1_Init();
 800062e:	f000 fa85 	bl	8000b3c <MX_TIM1_Init>
	MX_TIM2_Init();
 8000632:	f000 fb43 	bl	8000cbc <MX_TIM2_Init>
	MX_TIM3_Init();
 8000636:	f000 fb95 	bl	8000d64 <MX_TIM3_Init>
	MX_TIM4_Init();
 800063a:	f000 fc0b 	bl	8000e54 <MX_TIM4_Init>
	MX_TIM8_Init();
 800063e:	f000 fce7 	bl	8001010 <MX_TIM8_Init>
	MX_UART5_Init();
 8000642:	f000 fdb1 	bl	80011a8 <MX_UART5_Init>
	MX_USART1_UART_Init();
 8000646:	f000 fe0f 	bl	8001268 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 800064a:	f000 fe3d 	bl	80012c8 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 800064e:	f000 fe6b 	bl	8001328 <MX_USART3_UART_Init>
	MX_I2C1_Init();
 8000652:	f000 f97b 	bl	800094c <MX_I2C1_Init>
	MX_I2C3_Init();
 8000656:	f000 f9b9 	bl	80009cc <MX_I2C3_Init>
	MX_SPI4_Init();
 800065a:	f000 fa31 	bl	8000ac0 <MX_SPI4_Init>
	MX_TIM5_Init();
 800065e:	f000 fc53 	bl	8000f08 <MX_TIM5_Init>
	MX_UART7_Init();
 8000662:	f000 fdd1 	bl	8001208 <MX_UART7_Init>
	MX_TIM6_Init();
 8000666:	f000 fc9d 	bl	8000fa4 <MX_TIM6_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart3, buffer_uart_rx, 1);
 800066a:	2201      	movs	r2, #1
 800066c:	4939      	ldr	r1, [pc, #228]	; (8000754 <main+0x144>)
 800066e:	483a      	ldr	r0, [pc, #232]	; (8000758 <main+0x148>)
 8000670:	f007 ff90 	bl	8008594 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim5);
 8000674:	4839      	ldr	r0, [pc, #228]	; (800075c <main+0x14c>)
 8000676:	f005 fff5 	bl	8006664 <HAL_TIM_Base_Start_IT>
	char msg_buffers[25];
	uint16_t index = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	83fb      	strh	r3, [r7, #30]
	switchingCircuitIdle();
 800067e:	f001 f8b3 	bl	80017e8 <switchingCircuitIdle>
	// visualise
	set_LED1(0, 0, 0);
 8000682:	2200      	movs	r2, #0
 8000684:	2100      	movs	r1, #0
 8000686:	2000      	movs	r0, #0
 8000688:	f001 f854 	bl	8001734 <set_LED1>
	HAL_Delay(1000);
 800068c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000690:	f002 fd54 	bl	800313c <HAL_Delay>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		parseText();
 8000694:	f001 fb30 	bl	8001cf8 <parseText>

		// if new measurement technique was updated - change state regarding to the update
		if (state.measureTechniqueUpdated && !state.extAdcMeasuring && !state.intAdcMeasuring && !state.compMeasuring && !state.extAdcReadyToSend && !state.intAdcReadyToSend
 8000698:	4b31      	ldr	r3, [pc, #196]	; (8000760 <main+0x150>)
 800069a:	7c1b      	ldrb	r3, [r3, #16]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d019      	beq.n	80006d4 <main+0xc4>
 80006a0:	4b2f      	ldr	r3, [pc, #188]	; (8000760 <main+0x150>)
 80006a2:	799b      	ldrb	r3, [r3, #6]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d115      	bne.n	80006d4 <main+0xc4>
 80006a8:	4b2d      	ldr	r3, [pc, #180]	; (8000760 <main+0x150>)
 80006aa:	79db      	ldrb	r3, [r3, #7]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d111      	bne.n	80006d4 <main+0xc4>
 80006b0:	4b2b      	ldr	r3, [pc, #172]	; (8000760 <main+0x150>)
 80006b2:	7a1b      	ldrb	r3, [r3, #8]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d10d      	bne.n	80006d4 <main+0xc4>
 80006b8:	4b29      	ldr	r3, [pc, #164]	; (8000760 <main+0x150>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d109      	bne.n	80006d4 <main+0xc4>
 80006c0:	4b27      	ldr	r3, [pc, #156]	; (8000760 <main+0x150>)
 80006c2:	785b      	ldrb	r3, [r3, #1]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d105      	bne.n	80006d4 <main+0xc4>
				&& !state.compReadyToSend) {
 80006c8:	4b25      	ldr	r3, [pc, #148]	; (8000760 <main+0x150>)
 80006ca:	789b      	ldrb	r3, [r3, #2]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d101      	bne.n	80006d4 <main+0xc4>
			updateState();
 80006d0:	f001 fed8 	bl	8002484 <updateState>
		}
		if (state.preparedToRunPolarizationPhase && !state.extAdcMeasuring && !state.intAdcMeasuring && !state.compMeasuring && !state.extAdcReadyToSend && !state.intAdcReadyToSend
 80006d4:	4b22      	ldr	r3, [pc, #136]	; (8000760 <main+0x150>)
 80006d6:	7c5b      	ldrb	r3, [r3, #17]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d01a      	beq.n	8000712 <main+0x102>
 80006dc:	4b20      	ldr	r3, [pc, #128]	; (8000760 <main+0x150>)
 80006de:	799b      	ldrb	r3, [r3, #6]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d116      	bne.n	8000712 <main+0x102>
 80006e4:	4b1e      	ldr	r3, [pc, #120]	; (8000760 <main+0x150>)
 80006e6:	79db      	ldrb	r3, [r3, #7]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d112      	bne.n	8000712 <main+0x102>
 80006ec:	4b1c      	ldr	r3, [pc, #112]	; (8000760 <main+0x150>)
 80006ee:	7a1b      	ldrb	r3, [r3, #8]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d10e      	bne.n	8000712 <main+0x102>
 80006f4:	4b1a      	ldr	r3, [pc, #104]	; (8000760 <main+0x150>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d10a      	bne.n	8000712 <main+0x102>
 80006fc:	4b18      	ldr	r3, [pc, #96]	; (8000760 <main+0x150>)
 80006fe:	785b      	ldrb	r3, [r3, #1]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d106      	bne.n	8000712 <main+0x102>
				&& !state.compReadyToSend) {
 8000704:	4b16      	ldr	r3, [pc, #88]	; (8000760 <main+0x150>)
 8000706:	789b      	ldrb	r3, [r3, #2]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d102      	bne.n	8000712 <main+0x102>
			runMeasurementMethod();
 800070c:	f000 ff08 	bl	8001520 <runMeasurementMethod>
				&& !state.compReadyToSend) {
 8000710:	e01f      	b.n	8000752 <main+0x142>
		}
		//idle state - if no method is active and there are no data to be sent
		else if (!state.extAdcActiveState && !state.intAdcActiveState && !state.compActiveState && !state.extAdcReadyToSend && !state.intAdcReadyToSend && !state.compReadyToSend) {
 8000712:	4b13      	ldr	r3, [pc, #76]	; (8000760 <main+0x150>)
 8000714:	78db      	ldrb	r3, [r3, #3]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d119      	bne.n	800074e <main+0x13e>
 800071a:	4b11      	ldr	r3, [pc, #68]	; (8000760 <main+0x150>)
 800071c:	791b      	ldrb	r3, [r3, #4]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d115      	bne.n	800074e <main+0x13e>
 8000722:	4b0f      	ldr	r3, [pc, #60]	; (8000760 <main+0x150>)
 8000724:	795b      	ldrb	r3, [r3, #5]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d111      	bne.n	800074e <main+0x13e>
 800072a:	4b0d      	ldr	r3, [pc, #52]	; (8000760 <main+0x150>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d10d      	bne.n	800074e <main+0x13e>
 8000732:	4b0b      	ldr	r3, [pc, #44]	; (8000760 <main+0x150>)
 8000734:	785b      	ldrb	r3, [r3, #1]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d109      	bne.n	800074e <main+0x13e>
 800073a:	4b09      	ldr	r3, [pc, #36]	; (8000760 <main+0x150>)
 800073c:	789b      	ldrb	r3, [r3, #2]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d105      	bne.n	800074e <main+0x13e>
			set_LED1(0, 0, 0);
 8000742:	2200      	movs	r2, #0
 8000744:	2100      	movs	r1, #0
 8000746:	2000      	movs	r0, #0
 8000748:	f000 fff4 	bl	8001734 <set_LED1>
 800074c:	e001      	b.n	8000752 <main+0x142>
		} else {
			sendMeasuredData();
 800074e:	f001 fd27 	bl	80021a0 <sendMeasuredData>
	while (1) {
 8000752:	e79f      	b.n	8000694 <main+0x84>
 8000754:	20004310 	.word	0x20004310
 8000758:	20004244 	.word	0x20004244
 800075c:	2002f424 	.word	0x2002f424
 8000760:	2002f4a4 	.word	0x2002f4a4

08000764 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000764:	b580      	push	{r7, lr}
 8000766:	b0b8      	sub	sp, #224	; 0xe0
 8000768:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800076a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800076e:	2234      	movs	r2, #52	; 0x34
 8000770:	2100      	movs	r1, #0
 8000772:	4618      	mov	r0, r3
 8000774:	f008 fe44 	bl	8009400 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000778:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	605a      	str	r2, [r3, #4]
 8000782:	609a      	str	r2, [r3, #8]
 8000784:	60da      	str	r2, [r3, #12]
 8000786:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8000788:	f107 0308 	add.w	r3, r7, #8
 800078c:	2290      	movs	r2, #144	; 0x90
 800078e:	2100      	movs	r1, #0
 8000790:	4618      	mov	r0, r3
 8000792:	f008 fe35 	bl	8009400 <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8000796:	f004 f895 	bl	80048c4 <HAL_PWR_EnableBkUpAccess>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800079a:	4b40      	ldr	r3, [pc, #256]	; (800089c <SystemClock_Config+0x138>)
 800079c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800079e:	4a3f      	ldr	r2, [pc, #252]	; (800089c <SystemClock_Config+0x138>)
 80007a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007a4:	6413      	str	r3, [r2, #64]	; 0x40
 80007a6:	4b3d      	ldr	r3, [pc, #244]	; (800089c <SystemClock_Config+0x138>)
 80007a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ae:	607b      	str	r3, [r7, #4]
 80007b0:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007b2:	4b3b      	ldr	r3, [pc, #236]	; (80008a0 <SystemClock_Config+0x13c>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	4a3a      	ldr	r2, [pc, #232]	; (80008a0 <SystemClock_Config+0x13c>)
 80007b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007bc:	6013      	str	r3, [r2, #0]
 80007be:	4b38      	ldr	r3, [pc, #224]	; (80008a0 <SystemClock_Config+0x13c>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007c6:	603b      	str	r3, [r7, #0]
 80007c8:	683b      	ldr	r3, [r7, #0]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007ca:	2301      	movs	r3, #1
 80007cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007d8:	2302      	movs	r3, #2
 80007da:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 5;
 80007e6:	2305      	movs	r3, #5
 80007e8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 216;
 80007ec:	23d8      	movs	r3, #216	; 0xd8
 80007ee:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007f2:	2302      	movs	r3, #2
 80007f4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 2;
 80007f8:	2302      	movs	r3, #2
 80007fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80007fe:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000802:	4618      	mov	r0, r3
 8000804:	f004 f8be 	bl	8004984 <HAL_RCC_OscConfig>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <SystemClock_Config+0xae>
		Error_Handler();
 800080e:	f001 fe59 	bl	80024c4 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8000812:	f004 f867 	bl	80048e4 <HAL_PWREx_EnableOverDrive>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <SystemClock_Config+0xbc>
		Error_Handler();
 800081c:	f001 fe52 	bl	80024c4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000820:	230f      	movs	r3, #15
 8000822:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000826:	2302      	movs	r3, #2
 8000828:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800082c:	2300      	movs	r3, #0
 800082e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000832:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000836:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800083a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800083e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 8000842:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000846:	2107      	movs	r1, #7
 8000848:	4618      	mov	r0, r3
 800084a:	f004 fb49 	bl	8004ee0 <HAL_RCC_ClockConfig>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <SystemClock_Config+0xf4>
		Error_Handler();
 8000854:	f001 fe36 	bl	80024c4 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_TIM | RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART5 | RCC_PERIPHCLK_UART7 | RCC_PERIPHCLK_I2C1
 8000858:	4b12      	ldr	r3, [pc, #72]	; (80008a4 <SystemClock_Config+0x140>)
 800085a:	60bb      	str	r3, [r7, #8]
			| RCC_PERIPHCLK_I2C3;
	PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800085c:	2300      	movs	r3, #0
 800085e:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000860:	2300      	movs	r3, #0
 8000862:	653b      	str	r3, [r7, #80]	; 0x50
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000864:	2300      	movs	r3, #0
 8000866:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8000868:	2300      	movs	r3, #0
 800086a:	65fb      	str	r3, [r7, #92]	; 0x5c
	PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 800086c:	2300      	movs	r3, #0
 800086e:	667b      	str	r3, [r7, #100]	; 0x64
	PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000870:	2300      	movs	r3, #0
 8000872:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8000874:	2300      	movs	r3, #0
 8000876:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8000878:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800087c:	643b      	str	r3, [r7, #64]	; 0x40

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 800087e:	f107 0308 	add.w	r3, r7, #8
 8000882:	4618      	mov	r0, r3
 8000884:	f004 fcfe 	bl	8005284 <HAL_RCCEx_PeriphCLKConfig>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <SystemClock_Config+0x12e>
		Error_Handler();
 800088e:	f001 fe19 	bl	80024c4 <Error_Handler>
	}
}
 8000892:	bf00      	nop
 8000894:	37e0      	adds	r7, #224	; 0xe0
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40023800 	.word	0x40023800
 80008a0:	40007000 	.word	0x40007000
 80008a4:	000155d0 	.word	0x000155d0

080008a8 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b084      	sub	sp, #16
 80008ac:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80008ae:	463b      	mov	r3, r7
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
 80008b4:	605a      	str	r2, [r3, #4]
 80008b6:	609a      	str	r2, [r3, #8]
 80008b8:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80008ba:	4b22      	ldr	r3, [pc, #136]	; (8000944 <MX_ADC1_Init+0x9c>)
 80008bc:	4a22      	ldr	r2, [pc, #136]	; (8000948 <MX_ADC1_Init+0xa0>)
 80008be:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008c0:	4b20      	ldr	r3, [pc, #128]	; (8000944 <MX_ADC1_Init+0x9c>)
 80008c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80008c6:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008c8:	4b1e      	ldr	r3, [pc, #120]	; (8000944 <MX_ADC1_Init+0x9c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008ce:	4b1d      	ldr	r3, [pc, #116]	; (8000944 <MX_ADC1_Init+0x9c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80008d4:	4b1b      	ldr	r3, [pc, #108]	; (8000944 <MX_ADC1_Init+0x9c>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008da:	4b1a      	ldr	r3, [pc, #104]	; (8000944 <MX_ADC1_Init+0x9c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80008e2:	4b18      	ldr	r3, [pc, #96]	; (8000944 <MX_ADC1_Init+0x9c>)
 80008e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80008e8:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T6_TRGO;
 80008ea:	4b16      	ldr	r3, [pc, #88]	; (8000944 <MX_ADC1_Init+0x9c>)
 80008ec:	f04f 6250 	mov.w	r2, #218103808	; 0xd000000
 80008f0:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008f2:	4b14      	ldr	r3, [pc, #80]	; (8000944 <MX_ADC1_Init+0x9c>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 80008f8:	4b12      	ldr	r3, [pc, #72]	; (8000944 <MX_ADC1_Init+0x9c>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80008fe:	4b11      	ldr	r3, [pc, #68]	; (8000944 <MX_ADC1_Init+0x9c>)
 8000900:	2200      	movs	r2, #0
 8000902:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000906:	4b0f      	ldr	r3, [pc, #60]	; (8000944 <MX_ADC1_Init+0x9c>)
 8000908:	2201      	movs	r2, #1
 800090a:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 800090c:	480d      	ldr	r0, [pc, #52]	; (8000944 <MX_ADC1_Init+0x9c>)
 800090e:	f002 fc37 	bl	8003180 <HAL_ADC_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_ADC1_Init+0x74>
		Error_Handler();
 8000918:	f001 fdd4 	bl	80024c4 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 800091c:	2300      	movs	r3, #0
 800091e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000920:	2301      	movs	r3, #1
 8000922:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000924:	2301      	movs	r3, #1
 8000926:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000928:	463b      	mov	r3, r7
 800092a:	4619      	mov	r1, r3
 800092c:	4805      	ldr	r0, [pc, #20]	; (8000944 <MX_ADC1_Init+0x9c>)
 800092e:	f002 fd6d 	bl	800340c <HAL_ADC_ConfigChannel>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_ADC1_Init+0x94>
		Error_Handler();
 8000938:	f001 fdc4 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800093c:	bf00      	nop
 800093e:	3710      	adds	r7, #16
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	2002f538 	.word	0x2002f538
 8000948:	40012000 	.word	0x40012000

0800094c <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000950:	4b1b      	ldr	r3, [pc, #108]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000952:	4a1c      	ldr	r2, [pc, #112]	; (80009c4 <MX_I2C1_Init+0x78>)
 8000954:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x20404768;
 8000956:	4b1a      	ldr	r3, [pc, #104]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000958:	4a1b      	ldr	r2, [pc, #108]	; (80009c8 <MX_I2C1_Init+0x7c>)
 800095a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 800095c:	4b18      	ldr	r3, [pc, #96]	; (80009c0 <MX_I2C1_Init+0x74>)
 800095e:	2200      	movs	r2, #0
 8000960:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000962:	4b17      	ldr	r3, [pc, #92]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000964:	2201      	movs	r2, #1
 8000966:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000968:	4b15      	ldr	r3, [pc, #84]	; (80009c0 <MX_I2C1_Init+0x74>)
 800096a:	2200      	movs	r2, #0
 800096c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800096e:	4b14      	ldr	r3, [pc, #80]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000970:	2200      	movs	r2, #0
 8000972:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000974:	4b12      	ldr	r3, [pc, #72]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000976:	2200      	movs	r2, #0
 8000978:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800097a:	4b11      	ldr	r3, [pc, #68]	; (80009c0 <MX_I2C1_Init+0x74>)
 800097c:	2200      	movs	r2, #0
 800097e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000980:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000982:	2200      	movs	r2, #0
 8000984:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000986:	480e      	ldr	r0, [pc, #56]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000988:	f003 fe74 	bl	8004674 <HAL_I2C_Init>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8000992:	f001 fd97 	bl	80024c4 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 8000996:	2100      	movs	r1, #0
 8000998:	4809      	ldr	r0, [pc, #36]	; (80009c0 <MX_I2C1_Init+0x74>)
 800099a:	f003 fefb 	bl	8004794 <HAL_I2CEx_ConfigAnalogFilter>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_I2C1_Init+0x5c>
		Error_Handler();
 80009a4:	f001 fd8e 	bl	80024c4 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 80009a8:	2100      	movs	r1, #0
 80009aa:	4805      	ldr	r0, [pc, #20]	; (80009c0 <MX_I2C1_Init+0x74>)
 80009ac:	f003 ff3d 	bl	800482a <HAL_I2CEx_ConfigDigitalFilter>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_I2C1_Init+0x6e>
		Error_Handler();
 80009b6:	f001 fd85 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	200042c4 	.word	0x200042c4
 80009c4:	40005400 	.word	0x40005400
 80009c8:	20404768 	.word	0x20404768

080009cc <MX_I2C3_Init>:
/**
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void) {
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
	/* USER CODE END I2C3_Init 0 */

	/* USER CODE BEGIN I2C3_Init 1 */

	/* USER CODE END I2C3_Init 1 */
	hi2c3.Instance = I2C3;
 80009d0:	4b1b      	ldr	r3, [pc, #108]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009d2:	4a1c      	ldr	r2, [pc, #112]	; (8000a44 <MX_I2C3_Init+0x78>)
 80009d4:	601a      	str	r2, [r3, #0]
	hi2c3.Init.Timing = 0x20404768;
 80009d6:	4b1a      	ldr	r3, [pc, #104]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009d8:	4a1b      	ldr	r2, [pc, #108]	; (8000a48 <MX_I2C3_Init+0x7c>)
 80009da:	605a      	str	r2, [r3, #4]
	hi2c3.Init.OwnAddress1 = 0;
 80009dc:	4b18      	ldr	r3, [pc, #96]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009de:	2200      	movs	r2, #0
 80009e0:	609a      	str	r2, [r3, #8]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009e2:	4b17      	ldr	r3, [pc, #92]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009e4:	2201      	movs	r2, #1
 80009e6:	60da      	str	r2, [r3, #12]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009e8:	4b15      	ldr	r3, [pc, #84]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	611a      	str	r2, [r3, #16]
	hi2c3.Init.OwnAddress2 = 0;
 80009ee:	4b14      	ldr	r3, [pc, #80]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009f4:	4b12      	ldr	r3, [pc, #72]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009fa:	4b11      	ldr	r3, [pc, #68]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a00:	4b0f      	ldr	r3, [pc, #60]	; (8000a40 <MX_I2C3_Init+0x74>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK) {
 8000a06:	480e      	ldr	r0, [pc, #56]	; (8000a40 <MX_I2C3_Init+0x74>)
 8000a08:	f003 fe34 	bl	8004674 <HAL_I2C_Init>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_I2C3_Init+0x4a>
		Error_Handler();
 8000a12:	f001 fd57 	bl	80024c4 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 8000a16:	2100      	movs	r1, #0
 8000a18:	4809      	ldr	r0, [pc, #36]	; (8000a40 <MX_I2C3_Init+0x74>)
 8000a1a:	f003 febb 	bl	8004794 <HAL_I2CEx_ConfigAnalogFilter>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_I2C3_Init+0x5c>
		Error_Handler();
 8000a24:	f001 fd4e 	bl	80024c4 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK) {
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4805      	ldr	r0, [pc, #20]	; (8000a40 <MX_I2C3_Init+0x74>)
 8000a2c:	f003 fefd 	bl	800482a <HAL_I2CEx_ConfigDigitalFilter>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_I2C3_Init+0x6e>
		Error_Handler();
 8000a36:	f001 fd45 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C3_Init 2 */

	/* USER CODE END I2C3_Init 2 */

}
 8000a3a:	bf00      	nop
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	20004098 	.word	0x20004098
 8000a44:	40005c00 	.word	0x40005c00
 8000a48:	20404768 	.word	0x20404768

08000a4c <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000a50:	4b19      	ldr	r3, [pc, #100]	; (8000ab8 <MX_SPI1_Init+0x6c>)
 8000a52:	4a1a      	ldr	r2, [pc, #104]	; (8000abc <MX_SPI1_Init+0x70>)
 8000a54:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_SLAVE;
 8000a56:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <MX_SPI1_Init+0x6c>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000a5c:	4b16      	ldr	r3, [pc, #88]	; (8000ab8 <MX_SPI1_Init+0x6c>)
 8000a5e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a62:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000a64:	4b14      	ldr	r3, [pc, #80]	; (8000ab8 <MX_SPI1_Init+0x6c>)
 8000a66:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8000a6a:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a6c:	4b12      	ldr	r3, [pc, #72]	; (8000ab8 <MX_SPI1_Init+0x6c>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a72:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <MX_SPI1_Init+0x6c>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8000a78:	4b0f      	ldr	r3, [pc, #60]	; (8000ab8 <MX_SPI1_Init+0x6c>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	619a      	str	r2, [r3, #24]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	; (8000ab8 <MX_SPI1_Init+0x6c>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a84:	4b0c      	ldr	r3, [pc, #48]	; (8000ab8 <MX_SPI1_Init+0x6c>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a8a:	4b0b      	ldr	r3, [pc, #44]	; (8000ab8 <MX_SPI1_Init+0x6c>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 8000a90:	4b09      	ldr	r3, [pc, #36]	; (8000ab8 <MX_SPI1_Init+0x6c>)
 8000a92:	2207      	movs	r2, #7
 8000a94:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a96:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <MX_SPI1_Init+0x6c>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	631a      	str	r2, [r3, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000a9c:	4b06      	ldr	r3, [pc, #24]	; (8000ab8 <MX_SPI1_Init+0x6c>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000aa2:	4805      	ldr	r0, [pc, #20]	; (8000ab8 <MX_SPI1_Init+0x6c>)
 8000aa4:	f005 f814 	bl	8005ad0 <HAL_SPI_Init>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_SPI1_Init+0x66>
		Error_Handler();
 8000aae:	f001 fd09 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	2002f77c 	.word	0x2002f77c
 8000abc:	40013000 	.word	0x40013000

08000ac0 <MX_SPI4_Init>:
/**
 * @brief SPI4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI4_Init(void) {
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI4_Init 1 */

	/* USER CODE END SPI4_Init 1 */
	/* SPI4 parameter configuration*/
	hspi4.Instance = SPI4;
 8000ac4:	4b1b      	ldr	r3, [pc, #108]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000ac6:	4a1c      	ldr	r2, [pc, #112]	; (8000b38 <MX_SPI4_Init+0x78>)
 8000ac8:	601a      	str	r2, [r3, #0]
	hspi4.Init.Mode = SPI_MODE_MASTER;
 8000aca:	4b1a      	ldr	r3, [pc, #104]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000acc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ad0:	605a      	str	r2, [r3, #4]
	hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000ad2:	4b18      	ldr	r3, [pc, #96]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	609a      	str	r2, [r3, #8]
	hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8000ad8:	4b16      	ldr	r3, [pc, #88]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000ada:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000ade:	60da      	str	r2, [r3, #12]
	hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ae0:	4b14      	ldr	r3, [pc, #80]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	611a      	str	r2, [r3, #16]
	hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ae6:	4b13      	ldr	r3, [pc, #76]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	615a      	str	r2, [r3, #20]
	hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000aec:	4b11      	ldr	r3, [pc, #68]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000aee:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000af2:	619a      	str	r2, [r3, #24]
	hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000af4:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	61da      	str	r2, [r3, #28]
	hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000afa:	4b0e      	ldr	r3, [pc, #56]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	621a      	str	r2, [r3, #32]
	hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b00:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	625a      	str	r2, [r3, #36]	; 0x24
	hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b06:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	629a      	str	r2, [r3, #40]	; 0x28
	hspi4.Init.CRCPolynomial = 7;
 8000b0c:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000b0e:	2207      	movs	r2, #7
 8000b10:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b12:	4b08      	ldr	r3, [pc, #32]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	631a      	str	r2, [r3, #48]	; 0x30
	hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b18:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000b1a:	2208      	movs	r2, #8
 8000b1c:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi4) != HAL_OK) {
 8000b1e:	4805      	ldr	r0, [pc, #20]	; (8000b34 <MX_SPI4_Init+0x74>)
 8000b20:	f004 ffd6 	bl	8005ad0 <HAL_SPI_Init>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_SPI4_Init+0x6e>
		Error_Handler();
 8000b2a:	f001 fccb 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI4_Init 2 */

	/* USER CODE END SPI4_Init 2 */

}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	2002f600 	.word	0x2002f600
 8000b38:	40013400 	.word	0x40013400

08000b3c <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b09a      	sub	sp, #104	; 0x68
 8000b40:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000b42:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000b46:	2200      	movs	r2, #0
 8000b48:	601a      	str	r2, [r3, #0]
 8000b4a:	605a      	str	r2, [r3, #4]
 8000b4c:	609a      	str	r2, [r3, #8]
 8000b4e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000b50:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	605a      	str	r2, [r3, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000b5c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
 8000b64:	605a      	str	r2, [r3, #4]
 8000b66:	609a      	str	r2, [r3, #8]
 8000b68:	60da      	str	r2, [r3, #12]
 8000b6a:	611a      	str	r2, [r3, #16]
 8000b6c:	615a      	str	r2, [r3, #20]
 8000b6e:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8000b70:	1d3b      	adds	r3, r7, #4
 8000b72:	222c      	movs	r2, #44	; 0x2c
 8000b74:	2100      	movs	r1, #0
 8000b76:	4618      	mov	r0, r3
 8000b78:	f008 fc42 	bl	8009400 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000b7c:	4b4d      	ldr	r3, [pc, #308]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000b7e:	4a4e      	ldr	r2, [pc, #312]	; (8000cb8 <MX_TIM1_Init+0x17c>)
 8000b80:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8000b82:	4b4c      	ldr	r3, [pc, #304]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b88:	4b4a      	ldr	r3, [pc, #296]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 4898 - 1;
 8000b8e:	4b49      	ldr	r3, [pc, #292]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000b90:	f241 3221 	movw	r2, #4897	; 0x1321
 8000b94:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b96:	4b47      	ldr	r3, [pc, #284]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000b9c:	4b45      	ldr	r3, [pc, #276]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ba2:	4b44      	ldr	r3, [pc, #272]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8000ba8:	4842      	ldr	r0, [pc, #264]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000baa:	f005 fd30 	bl	800660e <HAL_TIM_Base_Init>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_TIM1_Init+0x7c>
		Error_Handler();
 8000bb4:	f001 fc86 	bl	80024c4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bbc:	65bb      	str	r3, [r7, #88]	; 0x58
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8000bbe:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	483b      	ldr	r0, [pc, #236]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000bc6:	f006 fbbb 	bl	8007340 <HAL_TIM_ConfigClockSource>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_TIM1_Init+0x98>
		Error_Handler();
 8000bd0:	f001 fc78 	bl	80024c4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8000bd4:	4837      	ldr	r0, [pc, #220]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000bd6:	f005 fd9a 	bl	800670e <HAL_TIM_PWM_Init>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_TIM1_Init+0xa8>
		Error_Handler();
 8000be0:	f001 fc70 	bl	80024c4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000be4:	2320      	movs	r3, #32
 8000be6:	64fb      	str	r3, [r7, #76]	; 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000be8:	2300      	movs	r3, #0
 8000bea:	653b      	str	r3, [r7, #80]	; 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000bec:	2380      	movs	r3, #128	; 0x80
 8000bee:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 8000bf0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	482f      	ldr	r0, [pc, #188]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000bf8:	f007 fac2 	bl	8008180 <HAL_TIMEx_MasterConfigSynchronization>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_TIM1_Init+0xca>
		Error_Handler();
 8000c02:	f001 fc5f 	bl	80024c4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000c06:	2370      	movs	r3, #112	; 0x70
 8000c08:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.Pulse = 864 + 10;
 8000c0a:	f240 336a 	movw	r3, #874	; 0x36a
 8000c0e:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000c10:	2302      	movs	r3, #2
 8000c12:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c14:	2300      	movs	r3, #0
 8000c16:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 8000c1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c20:	647b      	str	r3, [r7, #68]	; 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c22:	2300      	movs	r3, #0
 8000c24:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8000c26:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4821      	ldr	r0, [pc, #132]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000c30:	f006 fa6e 	bl	8007110 <HAL_TIM_PWM_ConfigChannel>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_TIM1_Init+0x102>
		Error_Handler();
 8000c3a:	f001 fc43 	bl	80024c4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c3e:	2360      	movs	r3, #96	; 0x60
 8000c40:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.Pulse = 3000;
 8000c42:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000c46:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8000c48:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c4c:	2204      	movs	r2, #4
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4818      	ldr	r0, [pc, #96]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000c52:	f006 fa5d 	bl	8007110 <HAL_TIM_PWM_ConfigChannel>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <MX_TIM1_Init+0x124>
		Error_Handler();
 8000c5c:	f001 fc32 	bl	80024c4 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c60:	2300      	movs	r3, #0
 8000c62:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c64:	2300      	movs	r3, #0
 8000c66:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c70:	2300      	movs	r3, #0
 8000c72:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c78:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000c82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000c86:	627b      	str	r3, [r7, #36]	; 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	62bb      	str	r3, [r7, #40]	; 0x28
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK) {
 8000c90:	1d3b      	adds	r3, r7, #4
 8000c92:	4619      	mov	r1, r3
 8000c94:	4807      	ldr	r0, [pc, #28]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000c96:	f007 fb01 	bl	800829c <HAL_TIMEx_ConfigBreakDeadTime>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <MX_TIM1_Init+0x168>
		Error_Handler();
 8000ca0:	f001 fc10 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8000ca4:	4803      	ldr	r0, [pc, #12]	; (8000cb4 <MX_TIM1_Init+0x178>)
 8000ca6:	f001 ff25 	bl	8002af4 <HAL_TIM_MspPostInit>

}
 8000caa:	bf00      	nop
 8000cac:	3768      	adds	r7, #104	; 0x68
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	2002f73c 	.word	0x2002f73c
 8000cb8:	40010000 	.word	0x40010000

08000cbc <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b088      	sub	sp, #32
 8000cc0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000cc2:	f107 0314 	add.w	r3, r7, #20
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	605a      	str	r2, [r3, #4]
 8000ccc:	609a      	str	r2, [r3, #8]
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8000cce:	1d3b      	adds	r3, r7, #4
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000cda:	4b21      	ldr	r3, [pc, #132]	; (8000d60 <MX_TIM2_Init+0xa4>)
 8000cdc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ce0:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000ce2:	4b1f      	ldr	r3, [pc, #124]	; (8000d60 <MX_TIM2_Init+0xa4>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce8:	4b1d      	ldr	r3, [pc, #116]	; (8000d60 <MX_TIM2_Init+0xa4>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 0xffffffff;
 8000cee:	4b1c      	ldr	r3, [pc, #112]	; (8000d60 <MX_TIM2_Init+0xa4>)
 8000cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8000cf4:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cf6:	4b1a      	ldr	r3, [pc, #104]	; (8000d60 <MX_TIM2_Init+0xa4>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cfc:	4b18      	ldr	r3, [pc, #96]	; (8000d60 <MX_TIM2_Init+0xa4>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&htim2) != HAL_OK) {
 8000d02:	4817      	ldr	r0, [pc, #92]	; (8000d60 <MX_TIM2_Init+0xa4>)
 8000d04:	f005 fe52 	bl	80069ac <HAL_TIM_IC_Init>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <MX_TIM2_Init+0x56>
		Error_Handler();
 8000d0e:	f001 fbd9 	bl	80024c4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d12:	2300      	movs	r3, #0
 8000d14:	617b      	str	r3, [r7, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61fb      	str	r3, [r7, #28]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8000d1a:	f107 0314 	add.w	r3, r7, #20
 8000d1e:	4619      	mov	r1, r3
 8000d20:	480f      	ldr	r0, [pc, #60]	; (8000d60 <MX_TIM2_Init+0xa4>)
 8000d22:	f007 fa2d 	bl	8008180 <HAL_TIMEx_MasterConfigSynchronization>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_TIM2_Init+0x74>
		Error_Handler();
 8000d2c:	f001 fbca 	bl	80024c4 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000d30:	2300      	movs	r3, #0
 8000d32:	607b      	str	r3, [r7, #4]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000d34:	2301      	movs	r3, #1
 8000d36:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60fb      	str	r3, [r7, #12]
	sConfigIC.ICFilter = 0;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8000d40:	1d3b      	adds	r3, r7, #4
 8000d42:	2200      	movs	r2, #0
 8000d44:	4619      	mov	r1, r3
 8000d46:	4806      	ldr	r0, [pc, #24]	; (8000d60 <MX_TIM2_Init+0xa4>)
 8000d48:	f006 f945 	bl	8006fd6 <HAL_TIM_IC_ConfigChannel>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_TIM2_Init+0x9a>
		Error_Handler();
 8000d52:	f001 fbb7 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000d56:	bf00      	nop
 8000d58:	3720      	adds	r7, #32
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	2002f7e0 	.word	0x2002f7e0

08000d64 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b090      	sub	sp, #64	; 0x40
 8000d68:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8000d6a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	605a      	str	r2, [r3, #4]
 8000d74:	609a      	str	r2, [r3, #8]
 8000d76:	60da      	str	r2, [r3, #12]
 8000d78:	611a      	str	r2, [r3, #16]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000d7a:	f107 0320 	add.w	r3, r7, #32
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	605a      	str	r2, [r3, #4]
 8000d84:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000d86:	1d3b      	adds	r3, r7, #4
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	605a      	str	r2, [r3, #4]
 8000d8e:	609a      	str	r2, [r3, #8]
 8000d90:	60da      	str	r2, [r3, #12]
 8000d92:	611a      	str	r2, [r3, #16]
 8000d94:	615a      	str	r2, [r3, #20]
 8000d96:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8000d98:	4b2c      	ldr	r3, [pc, #176]	; (8000e4c <MX_TIM3_Init+0xe8>)
 8000d9a:	4a2d      	ldr	r2, [pc, #180]	; (8000e50 <MX_TIM3_Init+0xec>)
 8000d9c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8000d9e:	4b2b      	ldr	r3, [pc, #172]	; (8000e4c <MX_TIM3_Init+0xe8>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000da4:	4b29      	ldr	r3, [pc, #164]	; (8000e4c <MX_TIM3_Init+0xe8>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 0;
 8000daa:	4b28      	ldr	r3, [pc, #160]	; (8000e4c <MX_TIM3_Init+0xe8>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000db0:	4b26      	ldr	r3, [pc, #152]	; (8000e4c <MX_TIM3_Init+0xe8>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000db6:	4b25      	ldr	r3, [pc, #148]	; (8000e4c <MX_TIM3_Init+0xe8>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8000dbc:	4823      	ldr	r0, [pc, #140]	; (8000e4c <MX_TIM3_Init+0xe8>)
 8000dbe:	f005 fc26 	bl	800660e <HAL_TIM_Base_Init>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_TIM3_Init+0x68>
		Error_Handler();
 8000dc8:	f001 fb7c 	bl	80024c4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8000dcc:	481f      	ldr	r0, [pc, #124]	; (8000e4c <MX_TIM3_Init+0xe8>)
 8000dce:	f005 fc9e 	bl	800670e <HAL_TIM_PWM_Init>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_TIM3_Init+0x78>
		Error_Handler();
 8000dd8:	f001 fb74 	bl	80024c4 <Error_Handler>
	}
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	62fb      	str	r3, [r7, #44]	; 0x2c
	sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	633b      	str	r3, [r7, #48]	; 0x30
	if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK) {
 8000de4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000de8:	4619      	mov	r1, r3
 8000dea:	4818      	ldr	r0, [pc, #96]	; (8000e4c <MX_TIM3_Init+0xe8>)
 8000dec:	f006 fb62 	bl	80074b4 <HAL_TIM_SlaveConfigSynchro>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <MX_TIM3_Init+0x96>
		Error_Handler();
 8000df6:	f001 fb65 	bl	80024c4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) {
 8000e02:	f107 0320 	add.w	r3, r7, #32
 8000e06:	4619      	mov	r1, r3
 8000e08:	4810      	ldr	r0, [pc, #64]	; (8000e4c <MX_TIM3_Init+0xe8>)
 8000e0a:	f007 f9b9 	bl	8008180 <HAL_TIMEx_MasterConfigSynchronization>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d001      	beq.n	8000e18 <MX_TIM3_Init+0xb4>
		Error_Handler();
 8000e14:	f001 fb56 	bl	80024c4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e18:	2360      	movs	r3, #96	; 0x60
 8000e1a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e20:	2300      	movs	r3, #0
 8000e22:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e24:	2300      	movs	r3, #0
 8000e26:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8000e28:	1d3b      	adds	r3, r7, #4
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	4807      	ldr	r0, [pc, #28]	; (8000e4c <MX_TIM3_Init+0xe8>)
 8000e30:	f006 f96e 	bl	8007110 <HAL_TIM_PWM_ConfigChannel>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_TIM3_Init+0xda>
		Error_Handler();
 8000e3a:	f001 fb43 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8000e3e:	4803      	ldr	r0, [pc, #12]	; (8000e4c <MX_TIM3_Init+0xe8>)
 8000e40:	f001 fe58 	bl	8002af4 <HAL_TIM_MspPostInit>

}
 8000e44:	bf00      	nop
 8000e46:	3740      	adds	r7, #64	; 0x40
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	2002f464 	.word	0x2002f464
 8000e50:	40000400 	.word	0x40000400

08000e54 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b08a      	sub	sp, #40	; 0x28
 8000e58:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000e5a:	f107 031c 	add.w	r3, r7, #28
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	605a      	str	r2, [r3, #4]
 8000e64:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000e66:	463b      	mov	r3, r7
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]
 8000e72:	611a      	str	r2, [r3, #16]
 8000e74:	615a      	str	r2, [r3, #20]
 8000e76:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8000e78:	4b21      	ldr	r3, [pc, #132]	; (8000f00 <MX_TIM4_Init+0xac>)
 8000e7a:	4a22      	ldr	r2, [pc, #136]	; (8000f04 <MX_TIM4_Init+0xb0>)
 8000e7c:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 8000e7e:	4b20      	ldr	r3, [pc, #128]	; (8000f00 <MX_TIM4_Init+0xac>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e84:	4b1e      	ldr	r3, [pc, #120]	; (8000f00 <MX_TIM4_Init+0xac>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 0;
 8000e8a:	4b1d      	ldr	r3, [pc, #116]	; (8000f00 <MX_TIM4_Init+0xac>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e90:	4b1b      	ldr	r3, [pc, #108]	; (8000f00 <MX_TIM4_Init+0xac>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e96:	4b1a      	ldr	r3, [pc, #104]	; (8000f00 <MX_TIM4_Init+0xac>)
 8000e98:	2280      	movs	r2, #128	; 0x80
 8000e9a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 8000e9c:	4818      	ldr	r0, [pc, #96]	; (8000f00 <MX_TIM4_Init+0xac>)
 8000e9e:	f005 fc36 	bl	800670e <HAL_TIM_PWM_Init>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_TIM4_Init+0x58>
		Error_Handler();
 8000ea8:	f001 fb0c 	bl	80024c4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000eac:	2320      	movs	r3, #32
 8000eae:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK) {
 8000eb4:	f107 031c 	add.w	r3, r7, #28
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4811      	ldr	r0, [pc, #68]	; (8000f00 <MX_TIM4_Init+0xac>)
 8000ebc:	f007 f960 	bl	8008180 <HAL_TIMEx_MasterConfigSynchronization>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <MX_TIM4_Init+0x76>
		Error_Handler();
 8000ec6:	f001 fafd 	bl	80024c4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000eca:	2360      	movs	r3, #96	; 0x60
 8000ecc:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8000eda:	463b      	mov	r3, r7
 8000edc:	2200      	movs	r2, #0
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4807      	ldr	r0, [pc, #28]	; (8000f00 <MX_TIM4_Init+0xac>)
 8000ee2:	f006 f915 	bl	8007110 <HAL_TIM_PWM_ConfigChannel>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_TIM4_Init+0x9c>
		Error_Handler();
 8000eec:	f001 faea 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8000ef0:	4803      	ldr	r0, [pc, #12]	; (8000f00 <MX_TIM4_Init+0xac>)
 8000ef2:	f001 fdff 	bl	8002af4 <HAL_TIM_MspPostInit>

}
 8000ef6:	bf00      	nop
 8000ef8:	3728      	adds	r7, #40	; 0x28
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20004204 	.word	0x20004204
 8000f04:	40000800 	.word	0x40000800

08000f08 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b088      	sub	sp, #32
 8000f0c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000f0e:	f107 0310 	add.w	r3, r7, #16
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
 8000f1a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000f1c:	1d3b      	adds	r3, r7, #4
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8000f26:	4b1d      	ldr	r3, [pc, #116]	; (8000f9c <MX_TIM5_Init+0x94>)
 8000f28:	4a1d      	ldr	r2, [pc, #116]	; (8000fa0 <MX_TIM5_Init+0x98>)
 8000f2a:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 0;
 8000f2c:	4b1b      	ldr	r3, [pc, #108]	; (8000f9c <MX_TIM5_Init+0x94>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f32:	4b1a      	ldr	r3, [pc, #104]	; (8000f9c <MX_TIM5_Init+0x94>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 2160 - 1;
 8000f38:	4b18      	ldr	r3, [pc, #96]	; (8000f9c <MX_TIM5_Init+0x94>)
 8000f3a:	f640 026f 	movw	r2, #2159	; 0x86f
 8000f3e:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f40:	4b16      	ldr	r3, [pc, #88]	; (8000f9c <MX_TIM5_Init+0x94>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f46:	4b15      	ldr	r3, [pc, #84]	; (8000f9c <MX_TIM5_Init+0x94>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 8000f4c:	4813      	ldr	r0, [pc, #76]	; (8000f9c <MX_TIM5_Init+0x94>)
 8000f4e:	f005 fb5e 	bl	800660e <HAL_TIM_Base_Init>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_TIM5_Init+0x54>
		Error_Handler();
 8000f58:	f001 fab4 	bl	80024c4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f60:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 8000f62:	f107 0310 	add.w	r3, r7, #16
 8000f66:	4619      	mov	r1, r3
 8000f68:	480c      	ldr	r0, [pc, #48]	; (8000f9c <MX_TIM5_Init+0x94>)
 8000f6a:	f006 f9e9 	bl	8007340 <HAL_TIM_ConfigClockSource>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <MX_TIM5_Init+0x70>
		Error_Handler();
 8000f74:	f001 faa6 	bl	80024c4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK) {
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	4619      	mov	r1, r3
 8000f84:	4805      	ldr	r0, [pc, #20]	; (8000f9c <MX_TIM5_Init+0x94>)
 8000f86:	f007 f8fb 	bl	8008180 <HAL_TIMEx_MasterConfigSynchronization>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_TIM5_Init+0x8c>
		Error_Handler();
 8000f90:	f001 fa98 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8000f94:	bf00      	nop
 8000f96:	3720      	adds	r7, #32
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	2002f424 	.word	0x2002f424
 8000fa0:	40000c00 	.word	0x40000c00

08000fa4 <MX_TIM6_Init>:
/**
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM6_Init 0 */

	/* USER CODE END TIM6_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM6_Init 1 */

	/* USER CODE END TIM6_Init 1 */
	htim6.Instance = TIM6;
 8000fb4:	4b14      	ldr	r3, [pc, #80]	; (8001008 <MX_TIM6_Init+0x64>)
 8000fb6:	4a15      	ldr	r2, [pc, #84]	; (800100c <MX_TIM6_Init+0x68>)
 8000fb8:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 0;
 8000fba:	4b13      	ldr	r3, [pc, #76]	; (8001008 <MX_TIM6_Init+0x64>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fc0:	4b11      	ldr	r3, [pc, #68]	; (8001008 <MX_TIM6_Init+0x64>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 4898 - 1;
 8000fc6:	4b10      	ldr	r3, [pc, #64]	; (8001008 <MX_TIM6_Init+0x64>)
 8000fc8:	f241 3221 	movw	r2, #4897	; 0x1321
 8000fcc:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fce:	4b0e      	ldr	r3, [pc, #56]	; (8001008 <MX_TIM6_Init+0x64>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 8000fd4:	480c      	ldr	r0, [pc, #48]	; (8001008 <MX_TIM6_Init+0x64>)
 8000fd6:	f005 fb1a 	bl	800660e <HAL_TIM_Base_Init>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_TIM6_Init+0x40>
		Error_Handler();
 8000fe0:	f001 fa70 	bl	80024c4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000fe4:	2320      	movs	r3, #32
 8000fe6:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK) {
 8000fec:	1d3b      	adds	r3, r7, #4
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4805      	ldr	r0, [pc, #20]	; (8001008 <MX_TIM6_Init+0x64>)
 8000ff2:	f007 f8c5 	bl	8008180 <HAL_TIMEx_MasterConfigSynchronization>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_TIM6_Init+0x5c>
		Error_Handler();
 8000ffc:	f001 fa62 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM6_Init 2 */

	/* USER CODE END TIM6_Init 2 */

}
 8001000:	bf00      	nop
 8001002:	3710      	adds	r7, #16
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	2002f6f8 	.word	0x2002f6f8
 800100c:	40001000 	.word	0x40001000

08001010 <MX_TIM8_Init>:
/**
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b09e      	sub	sp, #120	; 0x78
 8001014:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001016:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	605a      	str	r2, [r3, #4]
 8001020:	609a      	str	r2, [r3, #8]
 8001022:	60da      	str	r2, [r3, #12]
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8001024:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
 8001030:	60da      	str	r2, [r3, #12]
 8001032:	611a      	str	r2, [r3, #16]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001034:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001040:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	605a      	str	r2, [r3, #4]
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	60da      	str	r2, [r3, #12]
 800104e:	611a      	str	r2, [r3, #16]
 8001050:	615a      	str	r2, [r3, #20]
 8001052:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001054:	463b      	mov	r3, r7
 8001056:	222c      	movs	r2, #44	; 0x2c
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f008 f9d0 	bl	8009400 <memset>

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 8001060:	4b4f      	ldr	r3, [pc, #316]	; (80011a0 <MX_TIM8_Init+0x190>)
 8001062:	4a50      	ldr	r2, [pc, #320]	; (80011a4 <MX_TIM8_Init+0x194>)
 8001064:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 8001066:	4b4e      	ldr	r3, [pc, #312]	; (80011a0 <MX_TIM8_Init+0x190>)
 8001068:	2200      	movs	r2, #0
 800106a:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800106c:	4b4c      	ldr	r3, [pc, #304]	; (80011a0 <MX_TIM8_Init+0x190>)
 800106e:	2200      	movs	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 108 - 1;
 8001072:	4b4b      	ldr	r3, [pc, #300]	; (80011a0 <MX_TIM8_Init+0x190>)
 8001074:	226b      	movs	r2, #107	; 0x6b
 8001076:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001078:	4b49      	ldr	r3, [pc, #292]	; (80011a0 <MX_TIM8_Init+0x190>)
 800107a:	2200      	movs	r2, #0
 800107c:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 24;
 800107e:	4b48      	ldr	r3, [pc, #288]	; (80011a0 <MX_TIM8_Init+0x190>)
 8001080:	2218      	movs	r2, #24
 8001082:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001084:	4b46      	ldr	r3, [pc, #280]	; (80011a0 <MX_TIM8_Init+0x190>)
 8001086:	2200      	movs	r2, #0
 8001088:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim8) != HAL_OK) {
 800108a:	4845      	ldr	r0, [pc, #276]	; (80011a0 <MX_TIM8_Init+0x190>)
 800108c:	f005 fabf 	bl	800660e <HAL_TIM_Base_Init>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_TIM8_Init+0x8a>
		Error_Handler();
 8001096:	f001 fa15 	bl	80024c4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800109a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800109e:	66bb      	str	r3, [r7, #104]	; 0x68
	if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK) {
 80010a0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80010a4:	4619      	mov	r1, r3
 80010a6:	483e      	ldr	r0, [pc, #248]	; (80011a0 <MX_TIM8_Init+0x190>)
 80010a8:	f006 f94a 	bl	8007340 <HAL_TIM_ConfigClockSource>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_TIM8_Init+0xa6>
		Error_Handler();
 80010b2:	f001 fa07 	bl	80024c4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim8) != HAL_OK) {
 80010b6:	483a      	ldr	r0, [pc, #232]	; (80011a0 <MX_TIM8_Init+0x190>)
 80010b8:	f005 fb29 	bl	800670e <HAL_TIM_PWM_Init>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_TIM8_Init+0xb6>
		Error_Handler();
 80010c2:	f001 f9ff 	bl	80024c4 <Error_Handler>
	}
	if (HAL_TIM_OnePulse_Init(&htim8, TIM_OPMODE_SINGLE) != HAL_OK) {
 80010c6:	2108      	movs	r1, #8
 80010c8:	4835      	ldr	r0, [pc, #212]	; (80011a0 <MX_TIM8_Init+0x190>)
 80010ca:	f005 fe1f 	bl	8006d0c <HAL_TIM_OnePulse_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_TIM8_Init+0xc8>
		Error_Handler();
 80010d4:	f001 f9f6 	bl	80024c4 <Error_Handler>
	}
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 80010d8:	2306      	movs	r3, #6
 80010da:	657b      	str	r3, [r7, #84]	; 0x54
	sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80010dc:	2300      	movs	r3, #0
 80010de:	65bb      	str	r3, [r7, #88]	; 0x58
	if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK) {
 80010e0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80010e4:	4619      	mov	r1, r3
 80010e6:	482e      	ldr	r0, [pc, #184]	; (80011a0 <MX_TIM8_Init+0x190>)
 80010e8:	f006 f9e4 	bl	80074b4 <HAL_TIM_SlaveConfigSynchro>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_TIM8_Init+0xe6>
		Error_Handler();
 80010f2:	f001 f9e7 	bl	80024c4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f6:	2300      	movs	r3, #0
 80010f8:	64bb      	str	r3, [r7, #72]	; 0x48
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010fa:	2300      	movs	r3, #0
 80010fc:	64fb      	str	r3, [r7, #76]	; 0x4c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010fe:	2300      	movs	r3, #0
 8001100:	653b      	str	r3, [r7, #80]	; 0x50
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK) {
 8001102:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001106:	4619      	mov	r1, r3
 8001108:	4825      	ldr	r0, [pc, #148]	; (80011a0 <MX_TIM8_Init+0x190>)
 800110a:	f007 f839 	bl	8008180 <HAL_TIMEx_MasterConfigSynchronization>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_TIM8_Init+0x108>
		Error_Handler();
 8001114:	f001 f9d6 	bl	80024c4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001118:	2370      	movs	r3, #112	; 0x70
 800111a:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.Pulse = 54;
 800111c:	2336      	movs	r3, #54	; 0x36
 800111e:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001120:	2300      	movs	r3, #0
 8001122:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001124:	2300      	movs	r3, #0
 8001126:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001128:	2300      	movs	r3, #0
 800112a:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800112c:	2300      	movs	r3, #0
 800112e:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001130:	2300      	movs	r3, #0
 8001132:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8001134:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001138:	2200      	movs	r2, #0
 800113a:	4619      	mov	r1, r3
 800113c:	4818      	ldr	r0, [pc, #96]	; (80011a0 <MX_TIM8_Init+0x190>)
 800113e:	f005 ffe7 	bl	8007110 <HAL_TIM_PWM_ConfigChannel>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <MX_TIM8_Init+0x13c>
		Error_Handler();
 8001148:	f001 f9bc 	bl	80024c4 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800114c:	2300      	movs	r3, #0
 800114e:	603b      	str	r3, [r7, #0]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001150:	2300      	movs	r3, #0
 8001152:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001154:	2300      	movs	r3, #0
 8001156:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.DeadTime = 0;
 8001158:	2300      	movs	r3, #0
 800115a:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800115c:	2300      	movs	r3, #0
 800115e:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001160:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001164:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakFilter = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800116a:	2300      	movs	r3, #0
 800116c:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800116e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001172:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Filter = 0;
 8001174:	2300      	movs	r3, #0
 8001176:	627b      	str	r3, [r7, #36]	; 0x24
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001178:	2300      	movs	r3, #0
 800117a:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK) {
 800117c:	463b      	mov	r3, r7
 800117e:	4619      	mov	r1, r3
 8001180:	4807      	ldr	r0, [pc, #28]	; (80011a0 <MX_TIM8_Init+0x190>)
 8001182:	f007 f88b 	bl	800829c <HAL_TIMEx_ConfigBreakDeadTime>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_TIM8_Init+0x180>
		Error_Handler();
 800118c:	f001 f99a 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */
	HAL_TIM_MspPostInit(&htim8);
 8001190:	4803      	ldr	r0, [pc, #12]	; (80011a0 <MX_TIM8_Init+0x190>)
 8001192:	f001 fcaf 	bl	8002af4 <HAL_TIM_MspPostInit>

}
 8001196:	bf00      	nop
 8001198:	3778      	adds	r7, #120	; 0x78
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	200041c4 	.word	0x200041c4
 80011a4:	40010400 	.word	0x40010400

080011a8 <MX_UART5_Init>:
/**
 * @brief UART5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART5_Init(void) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
	/* USER CODE END UART5_Init 0 */

	/* USER CODE BEGIN UART5_Init 1 */

	/* USER CODE END UART5_Init 1 */
	huart5.Instance = UART5;
 80011ac:	4b14      	ldr	r3, [pc, #80]	; (8001200 <MX_UART5_Init+0x58>)
 80011ae:	4a15      	ldr	r2, [pc, #84]	; (8001204 <MX_UART5_Init+0x5c>)
 80011b0:	601a      	str	r2, [r3, #0]
	huart5.Init.BaudRate = 115200;
 80011b2:	4b13      	ldr	r3, [pc, #76]	; (8001200 <MX_UART5_Init+0x58>)
 80011b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011b8:	605a      	str	r2, [r3, #4]
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80011ba:	4b11      	ldr	r3, [pc, #68]	; (8001200 <MX_UART5_Init+0x58>)
 80011bc:	2200      	movs	r2, #0
 80011be:	609a      	str	r2, [r3, #8]
	huart5.Init.StopBits = UART_STOPBITS_1;
 80011c0:	4b0f      	ldr	r3, [pc, #60]	; (8001200 <MX_UART5_Init+0x58>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	60da      	str	r2, [r3, #12]
	huart5.Init.Parity = UART_PARITY_NONE;
 80011c6:	4b0e      	ldr	r3, [pc, #56]	; (8001200 <MX_UART5_Init+0x58>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	611a      	str	r2, [r3, #16]
	huart5.Init.Mode = UART_MODE_TX_RX;
 80011cc:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <MX_UART5_Init+0x58>)
 80011ce:	220c      	movs	r2, #12
 80011d0:	615a      	str	r2, [r3, #20]
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d2:	4b0b      	ldr	r3, [pc, #44]	; (8001200 <MX_UART5_Init+0x58>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	619a      	str	r2, [r3, #24]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80011d8:	4b09      	ldr	r3, [pc, #36]	; (8001200 <MX_UART5_Init+0x58>)
 80011da:	2200      	movs	r2, #0
 80011dc:	61da      	str	r2, [r3, #28]
	huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011de:	4b08      	ldr	r3, [pc, #32]	; (8001200 <MX_UART5_Init+0x58>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	621a      	str	r2, [r3, #32]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011e4:	4b06      	ldr	r3, [pc, #24]	; (8001200 <MX_UART5_Init+0x58>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 80011ea:	4805      	ldr	r0, [pc, #20]	; (8001200 <MX_UART5_Init+0x58>)
 80011ec:	f007 f8f2 	bl	80083d4 <HAL_UART_Init>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_UART5_Init+0x52>
		Error_Handler();
 80011f6:	f001 f965 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN UART5_Init 2 */

	/* USER CODE END UART5_Init 2 */

}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	2002f4b8 	.word	0x2002f4b8
 8001204:	40005000 	.word	0x40005000

08001208 <MX_UART7_Init>:
/**
 * @brief UART7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART7_Init(void) {
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
	/* USER CODE END UART7_Init 0 */

	/* USER CODE BEGIN UART7_Init 1 */

	/* USER CODE END UART7_Init 1 */
	huart7.Instance = UART7;
 800120c:	4b14      	ldr	r3, [pc, #80]	; (8001260 <MX_UART7_Init+0x58>)
 800120e:	4a15      	ldr	r2, [pc, #84]	; (8001264 <MX_UART7_Init+0x5c>)
 8001210:	601a      	str	r2, [r3, #0]
	huart7.Init.BaudRate = 115200;
 8001212:	4b13      	ldr	r3, [pc, #76]	; (8001260 <MX_UART7_Init+0x58>)
 8001214:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001218:	605a      	str	r2, [r3, #4]
	huart7.Init.WordLength = UART_WORDLENGTH_8B;
 800121a:	4b11      	ldr	r3, [pc, #68]	; (8001260 <MX_UART7_Init+0x58>)
 800121c:	2200      	movs	r2, #0
 800121e:	609a      	str	r2, [r3, #8]
	huart7.Init.StopBits = UART_STOPBITS_1;
 8001220:	4b0f      	ldr	r3, [pc, #60]	; (8001260 <MX_UART7_Init+0x58>)
 8001222:	2200      	movs	r2, #0
 8001224:	60da      	str	r2, [r3, #12]
	huart7.Init.Parity = UART_PARITY_NONE;
 8001226:	4b0e      	ldr	r3, [pc, #56]	; (8001260 <MX_UART7_Init+0x58>)
 8001228:	2200      	movs	r2, #0
 800122a:	611a      	str	r2, [r3, #16]
	huart7.Init.Mode = UART_MODE_TX_RX;
 800122c:	4b0c      	ldr	r3, [pc, #48]	; (8001260 <MX_UART7_Init+0x58>)
 800122e:	220c      	movs	r2, #12
 8001230:	615a      	str	r2, [r3, #20]
	huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001232:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <MX_UART7_Init+0x58>)
 8001234:	2200      	movs	r2, #0
 8001236:	619a      	str	r2, [r3, #24]
	huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001238:	4b09      	ldr	r3, [pc, #36]	; (8001260 <MX_UART7_Init+0x58>)
 800123a:	2200      	movs	r2, #0
 800123c:	61da      	str	r2, [r3, #28]
	huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800123e:	4b08      	ldr	r3, [pc, #32]	; (8001260 <MX_UART7_Init+0x58>)
 8001240:	2200      	movs	r2, #0
 8001242:	621a      	str	r2, [r3, #32]
	huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001244:	4b06      	ldr	r3, [pc, #24]	; (8001260 <MX_UART7_Init+0x58>)
 8001246:	2200      	movs	r2, #0
 8001248:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart7) != HAL_OK) {
 800124a:	4805      	ldr	r0, [pc, #20]	; (8001260 <MX_UART7_Init+0x58>)
 800124c:	f007 f8c2 	bl	80083d4 <HAL_UART_Init>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_UART7_Init+0x52>
		Error_Handler();
 8001256:	f001 f935 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN UART7_Init 2 */

	/* USER CODE END UART7_Init 2 */

}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20004144 	.word	0x20004144
 8001264:	40007800 	.word	0x40007800

08001268 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800126c:	4b14      	ldr	r3, [pc, #80]	; (80012c0 <MX_USART1_UART_Init+0x58>)
 800126e:	4a15      	ldr	r2, [pc, #84]	; (80012c4 <MX_USART1_UART_Init+0x5c>)
 8001270:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001272:	4b13      	ldr	r3, [pc, #76]	; (80012c0 <MX_USART1_UART_Init+0x58>)
 8001274:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001278:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800127a:	4b11      	ldr	r3, [pc, #68]	; (80012c0 <MX_USART1_UART_Init+0x58>)
 800127c:	2200      	movs	r2, #0
 800127e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001280:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <MX_USART1_UART_Init+0x58>)
 8001282:	2200      	movs	r2, #0
 8001284:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001286:	4b0e      	ldr	r3, [pc, #56]	; (80012c0 <MX_USART1_UART_Init+0x58>)
 8001288:	2200      	movs	r2, #0
 800128a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800128c:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <MX_USART1_UART_Init+0x58>)
 800128e:	220c      	movs	r2, #12
 8001290:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001292:	4b0b      	ldr	r3, [pc, #44]	; (80012c0 <MX_USART1_UART_Init+0x58>)
 8001294:	2200      	movs	r2, #0
 8001296:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001298:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <MX_USART1_UART_Init+0x58>)
 800129a:	2200      	movs	r2, #0
 800129c:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800129e:	4b08      	ldr	r3, [pc, #32]	; (80012c0 <MX_USART1_UART_Init+0x58>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012a4:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <MX_USART1_UART_Init+0x58>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80012aa:	4805      	ldr	r0, [pc, #20]	; (80012c0 <MX_USART1_UART_Init+0x58>)
 80012ac:	f007 f892 	bl	80083d4 <HAL_UART_Init>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_USART1_UART_Init+0x52>
		Error_Handler();
 80012b6:	f001 f905 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	2002f580 	.word	0x2002f580
 80012c4:	40011000 	.word	0x40011000

080012c8 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80012cc:	4b14      	ldr	r3, [pc, #80]	; (8001320 <MX_USART2_UART_Init+0x58>)
 80012ce:	4a15      	ldr	r2, [pc, #84]	; (8001324 <MX_USART2_UART_Init+0x5c>)
 80012d0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80012d2:	4b13      	ldr	r3, [pc, #76]	; (8001320 <MX_USART2_UART_Init+0x58>)
 80012d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012d8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012da:	4b11      	ldr	r3, [pc, #68]	; (8001320 <MX_USART2_UART_Init+0x58>)
 80012dc:	2200      	movs	r2, #0
 80012de:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80012e0:	4b0f      	ldr	r3, [pc, #60]	; (8001320 <MX_USART2_UART_Init+0x58>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80012e6:	4b0e      	ldr	r3, [pc, #56]	; (8001320 <MX_USART2_UART_Init+0x58>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80012ec:	4b0c      	ldr	r3, [pc, #48]	; (8001320 <MX_USART2_UART_Init+0x58>)
 80012ee:	220c      	movs	r2, #12
 80012f0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012f2:	4b0b      	ldr	r3, [pc, #44]	; (8001320 <MX_USART2_UART_Init+0x58>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012f8:	4b09      	ldr	r3, [pc, #36]	; (8001320 <MX_USART2_UART_Init+0x58>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012fe:	4b08      	ldr	r3, [pc, #32]	; (8001320 <MX_USART2_UART_Init+0x58>)
 8001300:	2200      	movs	r2, #0
 8001302:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001304:	4b06      	ldr	r3, [pc, #24]	; (8001320 <MX_USART2_UART_Init+0x58>)
 8001306:	2200      	movs	r2, #0
 8001308:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800130a:	4805      	ldr	r0, [pc, #20]	; (8001320 <MX_USART2_UART_Init+0x58>)
 800130c:	f007 f862 	bl	80083d4 <HAL_UART_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8001316:	f001 f8d5 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	2002f820 	.word	0x2002f820
 8001324:	40004400 	.word	0x40004400

08001328 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 800132c:	4b13      	ldr	r3, [pc, #76]	; (800137c <MX_USART3_UART_Init+0x54>)
 800132e:	4a14      	ldr	r2, [pc, #80]	; (8001380 <MX_USART3_UART_Init+0x58>)
 8001330:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 2000000;
 8001332:	4b12      	ldr	r3, [pc, #72]	; (800137c <MX_USART3_UART_Init+0x54>)
 8001334:	4a13      	ldr	r2, [pc, #76]	; (8001384 <MX_USART3_UART_Init+0x5c>)
 8001336:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001338:	4b10      	ldr	r3, [pc, #64]	; (800137c <MX_USART3_UART_Init+0x54>)
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800133e:	4b0f      	ldr	r3, [pc, #60]	; (800137c <MX_USART3_UART_Init+0x54>)
 8001340:	2200      	movs	r2, #0
 8001342:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001344:	4b0d      	ldr	r3, [pc, #52]	; (800137c <MX_USART3_UART_Init+0x54>)
 8001346:	2200      	movs	r2, #0
 8001348:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 800134a:	4b0c      	ldr	r3, [pc, #48]	; (800137c <MX_USART3_UART_Init+0x54>)
 800134c:	220c      	movs	r2, #12
 800134e:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001350:	4b0a      	ldr	r3, [pc, #40]	; (800137c <MX_USART3_UART_Init+0x54>)
 8001352:	2200      	movs	r2, #0
 8001354:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001356:	4b09      	ldr	r3, [pc, #36]	; (800137c <MX_USART3_UART_Init+0x54>)
 8001358:	2200      	movs	r2, #0
 800135a:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800135c:	4b07      	ldr	r3, [pc, #28]	; (800137c <MX_USART3_UART_Init+0x54>)
 800135e:	2200      	movs	r2, #0
 8001360:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001362:	4b06      	ldr	r3, [pc, #24]	; (800137c <MX_USART3_UART_Init+0x54>)
 8001364:	2200      	movs	r2, #0
 8001366:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8001368:	4804      	ldr	r0, [pc, #16]	; (800137c <MX_USART3_UART_Init+0x54>)
 800136a:	f007 f833 	bl	80083d4 <HAL_UART_Init>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <MX_USART3_UART_Init+0x50>
		Error_Handler();
 8001374:	f001 f8a6 	bl	80024c4 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001378:	bf00      	nop
 800137a:	bd80      	pop	{r7, pc}
 800137c:	20004244 	.word	0x20004244
 8001380:	40004800 	.word	0x40004800
 8001384:	001e8480 	.word	0x001e8480

08001388 <MX_DMA_Init>:

/** 
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800138e:	4b1a      	ldr	r3, [pc, #104]	; (80013f8 <MX_DMA_Init+0x70>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	4a19      	ldr	r2, [pc, #100]	; (80013f8 <MX_DMA_Init+0x70>)
 8001394:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001398:	6313      	str	r3, [r2, #48]	; 0x30
 800139a:	4b17      	ldr	r3, [pc, #92]	; (80013f8 <MX_DMA_Init+0x70>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013a2:	607b      	str	r3, [r7, #4]
 80013a4:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 80013a6:	4b14      	ldr	r3, [pc, #80]	; (80013f8 <MX_DMA_Init+0x70>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	4a13      	ldr	r2, [pc, #76]	; (80013f8 <MX_DMA_Init+0x70>)
 80013ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013b0:	6313      	str	r3, [r2, #48]	; 0x30
 80013b2:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <MX_DMA_Init+0x70>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013ba:	603b      	str	r3, [r7, #0]
 80013bc:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80013be:	2200      	movs	r2, #0
 80013c0:	2100      	movs	r1, #0
 80013c2:	2010      	movs	r0, #16
 80013c4:	f002 fbc3 	bl	8003b4e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80013c8:	2010      	movs	r0, #16
 80013ca:	f002 fbdc 	bl	8003b86 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80013ce:	2200      	movs	r2, #0
 80013d0:	2100      	movs	r1, #0
 80013d2:	2038      	movs	r0, #56	; 0x38
 80013d4:	f002 fbbb 	bl	8003b4e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80013d8:	2038      	movs	r0, #56	; 0x38
 80013da:	f002 fbd4 	bl	8003b86 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 80013de:	2200      	movs	r2, #0
 80013e0:	2100      	movs	r1, #0
 80013e2:	203c      	movs	r0, #60	; 0x3c
 80013e4:	f002 fbb3 	bl	8003b4e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80013e8:	203c      	movs	r0, #60	; 0x3c
 80013ea:	f002 fbcc 	bl	8003b86 <HAL_NVIC_EnableIRQ>

}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40023800 	.word	0x40023800

080013fc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08c      	sub	sp, #48	; 0x30
 8001400:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001402:	f107 031c 	add.w	r3, r7, #28
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]
 800140e:	60da      	str	r2, [r3, #12]
 8001410:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001412:	4b40      	ldr	r3, [pc, #256]	; (8001514 <MX_GPIO_Init+0x118>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	4a3f      	ldr	r2, [pc, #252]	; (8001514 <MX_GPIO_Init+0x118>)
 8001418:	f043 0310 	orr.w	r3, r3, #16
 800141c:	6313      	str	r3, [r2, #48]	; 0x30
 800141e:	4b3d      	ldr	r3, [pc, #244]	; (8001514 <MX_GPIO_Init+0x118>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	f003 0310 	and.w	r3, r3, #16
 8001426:	61bb      	str	r3, [r7, #24]
 8001428:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800142a:	4b3a      	ldr	r3, [pc, #232]	; (8001514 <MX_GPIO_Init+0x118>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	4a39      	ldr	r2, [pc, #228]	; (8001514 <MX_GPIO_Init+0x118>)
 8001430:	f043 0304 	orr.w	r3, r3, #4
 8001434:	6313      	str	r3, [r2, #48]	; 0x30
 8001436:	4b37      	ldr	r3, [pc, #220]	; (8001514 <MX_GPIO_Init+0x118>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	f003 0304 	and.w	r3, r3, #4
 800143e:	617b      	str	r3, [r7, #20]
 8001440:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001442:	4b34      	ldr	r3, [pc, #208]	; (8001514 <MX_GPIO_Init+0x118>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001446:	4a33      	ldr	r2, [pc, #204]	; (8001514 <MX_GPIO_Init+0x118>)
 8001448:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800144c:	6313      	str	r3, [r2, #48]	; 0x30
 800144e:	4b31      	ldr	r3, [pc, #196]	; (8001514 <MX_GPIO_Init+0x118>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800145a:	4b2e      	ldr	r3, [pc, #184]	; (8001514 <MX_GPIO_Init+0x118>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	4a2d      	ldr	r2, [pc, #180]	; (8001514 <MX_GPIO_Init+0x118>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	6313      	str	r3, [r2, #48]	; 0x30
 8001466:	4b2b      	ldr	r3, [pc, #172]	; (8001514 <MX_GPIO_Init+0x118>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001472:	4b28      	ldr	r3, [pc, #160]	; (8001514 <MX_GPIO_Init+0x118>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	4a27      	ldr	r2, [pc, #156]	; (8001514 <MX_GPIO_Init+0x118>)
 8001478:	f043 0302 	orr.w	r3, r3, #2
 800147c:	6313      	str	r3, [r2, #48]	; 0x30
 800147e:	4b25      	ldr	r3, [pc, #148]	; (8001514 <MX_GPIO_Init+0x118>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	f003 0302 	and.w	r3, r3, #2
 8001486:	60bb      	str	r3, [r7, #8]
 8001488:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800148a:	4b22      	ldr	r3, [pc, #136]	; (8001514 <MX_GPIO_Init+0x118>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	4a21      	ldr	r2, [pc, #132]	; (8001514 <MX_GPIO_Init+0x118>)
 8001490:	f043 0308 	orr.w	r3, r3, #8
 8001494:	6313      	str	r3, [r2, #48]	; 0x30
 8001496:	4b1f      	ldr	r3, [pc, #124]	; (8001514 <MX_GPIO_Init+0x118>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149a:	f003 0308 	and.w	r3, r3, #8
 800149e:	607b      	str	r3, [r7, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SN6505_EN_GPIO_Port, SN6505_EN_Pin, GPIO_PIN_RESET);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2108      	movs	r1, #8
 80014a6:	481c      	ldr	r0, [pc, #112]	; (8001518 <MX_GPIO_Init+0x11c>)
 80014a8:	f003 f8ca 	bl	8004640 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 80014ac:	2200      	movs	r2, #0
 80014ae:	f64e 717f 	movw	r1, #61311	; 0xef7f
 80014b2:	481a      	ldr	r0, [pc, #104]	; (800151c <MX_GPIO_Init+0x120>)
 80014b4:	f003 f8c4 	bl	8004640 <HAL_GPIO_WritePin>
			LED1_R_Pin | LED1_G_Pin | LED1_B_Pin | SN6505_END11_Pin | LED2_Pin | LED3_Pin | LED4_Pin | Switches_driver_enable_Pin | S1_Pin | S2_Pin | S3_Pin | S4_Pin | S5_Pin | S6_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pin : SN6505_EN_Pin */
	GPIO_InitStruct.Pin = SN6505_EN_Pin;
 80014b8:	2308      	movs	r3, #8
 80014ba:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014bc:	2301      	movs	r3, #1
 80014be:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c4:	2300      	movs	r3, #0
 80014c6:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(SN6505_EN_GPIO_Port, &GPIO_InitStruct);
 80014c8:	f107 031c 	add.w	r3, r7, #28
 80014cc:	4619      	mov	r1, r3
 80014ce:	4812      	ldr	r0, [pc, #72]	; (8001518 <MX_GPIO_Init+0x11c>)
 80014d0:	f002 ff0c 	bl	80042ec <HAL_GPIO_Init>

	/*Configure GPIO pins : LED1_R_Pin LED1_G_Pin LED1_B_Pin SN6505_END11_Pin
	 LED2_Pin LED3_Pin LED4_Pin Switches_driver_enable_Pin
	 S1_Pin S2_Pin S3_Pin S4_Pin
	 S5_Pin S6_Pin */
	GPIO_InitStruct.Pin = LED1_R_Pin | LED1_G_Pin | LED1_B_Pin | SN6505_END11_Pin | LED2_Pin | LED3_Pin | LED4_Pin | Switches_driver_enable_Pin | S1_Pin | S2_Pin | S3_Pin | S4_Pin | S5_Pin | S6_Pin;
 80014d4:	f64e 737f 	movw	r3, #61311	; 0xef7f
 80014d8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014da:	2301      	movs	r3, #1
 80014dc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e2:	2300      	movs	r3, #0
 80014e4:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014e6:	f107 031c 	add.w	r3, r7, #28
 80014ea:	4619      	mov	r1, r3
 80014ec:	480b      	ldr	r0, [pc, #44]	; (800151c <MX_GPIO_Init+0x120>)
 80014ee:	f002 fefd 	bl	80042ec <HAL_GPIO_Init>

	/*Configure GPIO pins : BTN1_Pin BTN2_Pin */
	GPIO_InitStruct.Pin = BTN1_Pin | BTN2_Pin;
 80014f2:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80014f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014f8:	2300      	movs	r3, #0
 80014fa:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	2300      	movs	r3, #0
 80014fe:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001500:	f107 031c 	add.w	r3, r7, #28
 8001504:	4619      	mov	r1, r3
 8001506:	4804      	ldr	r0, [pc, #16]	; (8001518 <MX_GPIO_Init+0x11c>)
 8001508:	f002 fef0 	bl	80042ec <HAL_GPIO_Init>

}
 800150c:	bf00      	nop
 800150e:	3730      	adds	r7, #48	; 0x30
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40023800 	.word	0x40023800
 8001518:	40020800 	.word	0x40020800
 800151c:	40020c00 	.word	0x40020c00

08001520 <runMeasurementMethod>:

/* USER CODE BEGIN 4 */

void runMeasurementMethod() {
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0

	//if measurement method is set, run the polarization sequence
	if ((state.remainingMeasurements > 0) || (state.remainingMeasurements == -1) && ((state.extAdcActiveState == 1) || (state.intAdcActiveState == 1) || (state.compActiveState == 1))) {
 8001524:	4b16      	ldr	r3, [pc, #88]	; (8001580 <runMeasurementMethod+0x60>)
 8001526:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800152a:	2b00      	cmp	r3, #0
 800152c:	dc11      	bgt.n	8001552 <runMeasurementMethod+0x32>
 800152e:	4b14      	ldr	r3, [pc, #80]	; (8001580 <runMeasurementMethod+0x60>)
 8001530:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001538:	d11f      	bne.n	800157a <runMeasurementMethod+0x5a>
 800153a:	4b11      	ldr	r3, [pc, #68]	; (8001580 <runMeasurementMethod+0x60>)
 800153c:	78db      	ldrb	r3, [r3, #3]
 800153e:	2b01      	cmp	r3, #1
 8001540:	d007      	beq.n	8001552 <runMeasurementMethod+0x32>
 8001542:	4b0f      	ldr	r3, [pc, #60]	; (8001580 <runMeasurementMethod+0x60>)
 8001544:	791b      	ldrb	r3, [r3, #4]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d003      	beq.n	8001552 <runMeasurementMethod+0x32>
 800154a:	4b0d      	ldr	r3, [pc, #52]	; (8001580 <runMeasurementMethod+0x60>)
 800154c:	795b      	ldrb	r3, [r3, #5]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d113      	bne.n	800157a <runMeasurementMethod+0x5a>
		runPolarizationSequence();
 8001552:	f000 f817 	bl	8001584 <runPolarizationSequence>

		if (state.intAdcActiveState == 1) {
 8001556:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <runMeasurementMethod+0x60>)
 8001558:	791b      	ldrb	r3, [r3, #4]
 800155a:	2b01      	cmp	r3, #1
 800155c:	d101      	bne.n	8001562 <runMeasurementMethod+0x42>
			measureWithInternalADC();
 800155e:	f000 f9e5 	bl	800192c <measureWithInternalADC>
		}
		if (state.extAdcActiveState == 1) {
 8001562:	4b07      	ldr	r3, [pc, #28]	; (8001580 <runMeasurementMethod+0x60>)
 8001564:	78db      	ldrb	r3, [r3, #3]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d101      	bne.n	800156e <runMeasurementMethod+0x4e>
			measureWithExternalADC();
 800156a:	f000 f9af 	bl	80018cc <measureWithExternalADC>
		}
		if (state.compActiveState == 1) {
 800156e:	4b04      	ldr	r3, [pc, #16]	; (8001580 <runMeasurementMethod+0x60>)
 8001570:	795b      	ldrb	r3, [r3, #5]
 8001572:	2b01      	cmp	r3, #1
 8001574:	d101      	bne.n	800157a <runMeasurementMethod+0x5a>
			measureWithComparator();
 8001576:	f000 f9fd 	bl	8001974 <measureWithComparator>
		}
	}
}
 800157a:	bf00      	nop
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	2002f4a4 	.word	0x2002f4a4

08001584 <runPolarizationSequence>:

void runPolarizationSequence() {
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0

	//polarization phase will be ready after measurements
	state.preparedToRunPolarizationPhase = 0;
 8001588:	4b67      	ldr	r3, [pc, #412]	; (8001728 <runPolarizationSequence+0x1a4>)
 800158a:	2200      	movs	r2, #0
 800158c:	745a      	strb	r2, [r3, #17]
	// visualise
	set_LED1(1, 1, 1);
 800158e:	2201      	movs	r2, #1
 8001590:	2101      	movs	r1, #1
 8001592:	2001      	movs	r0, #1
 8001594:	f000 f8ce 	bl	8001734 <set_LED1>
	//run sequnece T2 - prepare for polarization
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 1);
 8001598:	2201      	movs	r2, #1
 800159a:	2102      	movs	r1, #2
 800159c:	4863      	ldr	r0, [pc, #396]	; (800172c <runPolarizationSequence+0x1a8>)
 800159e:	f003 f84f 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2104      	movs	r1, #4
 80015a6:	4861      	ldr	r0, [pc, #388]	; (800172c <runPolarizationSequence+0x1a8>)
 80015a8:	f003 f84a 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 80015ac:	2201      	movs	r2, #1
 80015ae:	2108      	movs	r1, #8
 80015b0:	485e      	ldr	r0, [pc, #376]	; (800172c <runPolarizationSequence+0x1a8>)
 80015b2:	f003 f845 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 80015b6:	2200      	movs	r2, #0
 80015b8:	2110      	movs	r1, #16
 80015ba:	485c      	ldr	r0, [pc, #368]	; (800172c <runPolarizationSequence+0x1a8>)
 80015bc:	f003 f840 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 80015c0:	2200      	movs	r2, #0
 80015c2:	2120      	movs	r1, #32
 80015c4:	4859      	ldr	r0, [pc, #356]	; (800172c <runPolarizationSequence+0x1a8>)
 80015c6:	f003 f83b 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 80015ca:	2201      	movs	r2, #1
 80015cc:	2140      	movs	r1, #64	; 0x40
 80015ce:	4857      	ldr	r0, [pc, #348]	; (800172c <runPolarizationSequence+0x1a8>)
 80015d0:	f003 f836 	bl	8004640 <HAL_GPIO_WritePin>
	delay_ms(5);
 80015d4:	2005      	movs	r0, #5
 80015d6:	f000 f961 	bl	800189c <delay_ms>

	//run sequnece T3 - Polarization phase
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 1);
 80015da:	2201      	movs	r2, #1
 80015dc:	2102      	movs	r1, #2
 80015de:	4853      	ldr	r0, [pc, #332]	; (800172c <runPolarizationSequence+0x1a8>)
 80015e0:	f003 f82e 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 80015e4:	2200      	movs	r2, #0
 80015e6:	2104      	movs	r1, #4
 80015e8:	4850      	ldr	r0, [pc, #320]	; (800172c <runPolarizationSequence+0x1a8>)
 80015ea:	f003 f829 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 80015ee:	2201      	movs	r2, #1
 80015f0:	2108      	movs	r1, #8
 80015f2:	484e      	ldr	r0, [pc, #312]	; (800172c <runPolarizationSequence+0x1a8>)
 80015f4:	f003 f824 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 1);
 80015f8:	2201      	movs	r2, #1
 80015fa:	2110      	movs	r1, #16
 80015fc:	484b      	ldr	r0, [pc, #300]	; (800172c <runPolarizationSequence+0x1a8>)
 80015fe:	f003 f81f 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 8001602:	2200      	movs	r2, #0
 8001604:	2120      	movs	r1, #32
 8001606:	4849      	ldr	r0, [pc, #292]	; (800172c <runPolarizationSequence+0x1a8>)
 8001608:	f003 f81a 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 800160c:	2201      	movs	r2, #1
 800160e:	2140      	movs	r1, #64	; 0x40
 8001610:	4846      	ldr	r0, [pc, #280]	; (800172c <runPolarizationSequence+0x1a8>)
 8001612:	f003 f815 	bl	8004640 <HAL_GPIO_WritePin>
	delay_ms(polarizationTime);
 8001616:	4b46      	ldr	r3, [pc, #280]	; (8001730 <runPolarizationSequence+0x1ac>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4618      	mov	r0, r3
 800161c:	f000 f93e 	bl	800189c <delay_ms>

	//run sequnece T4 - Coil discharge
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 8001620:	2200      	movs	r2, #0
 8001622:	2102      	movs	r1, #2
 8001624:	4841      	ldr	r0, [pc, #260]	; (800172c <runPolarizationSequence+0x1a8>)
 8001626:	f003 f80b 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 800162a:	2200      	movs	r2, #0
 800162c:	2104      	movs	r1, #4
 800162e:	483f      	ldr	r0, [pc, #252]	; (800172c <runPolarizationSequence+0x1a8>)
 8001630:	f003 f806 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 8001634:	2201      	movs	r2, #1
 8001636:	2108      	movs	r1, #8
 8001638:	483c      	ldr	r0, [pc, #240]	; (800172c <runPolarizationSequence+0x1a8>)
 800163a:	f003 f801 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 800163e:	2200      	movs	r2, #0
 8001640:	2110      	movs	r1, #16
 8001642:	483a      	ldr	r0, [pc, #232]	; (800172c <runPolarizationSequence+0x1a8>)
 8001644:	f002 fffc 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 8001648:	2200      	movs	r2, #0
 800164a:	2120      	movs	r1, #32
 800164c:	4837      	ldr	r0, [pc, #220]	; (800172c <runPolarizationSequence+0x1a8>)
 800164e:	f002 fff7 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 8001652:	2201      	movs	r2, #1
 8001654:	2140      	movs	r1, #64	; 0x40
 8001656:	4835      	ldr	r0, [pc, #212]	; (800172c <runPolarizationSequence+0x1a8>)
 8001658:	f002 fff2 	bl	8004640 <HAL_GPIO_WritePin>
	delay_us(200);
 800165c:	20c8      	movs	r0, #200	; 0xc8
 800165e:	f000 f909 	bl	8001874 <delay_us>

	//run sequnece T5 - Coil discharge
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 8001662:	2200      	movs	r2, #0
 8001664:	2102      	movs	r1, #2
 8001666:	4831      	ldr	r0, [pc, #196]	; (800172c <runPolarizationSequence+0x1a8>)
 8001668:	f002 ffea 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 800166c:	2200      	movs	r2, #0
 800166e:	2104      	movs	r1, #4
 8001670:	482e      	ldr	r0, [pc, #184]	; (800172c <runPolarizationSequence+0x1a8>)
 8001672:	f002 ffe5 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 8001676:	2201      	movs	r2, #1
 8001678:	2108      	movs	r1, #8
 800167a:	482c      	ldr	r0, [pc, #176]	; (800172c <runPolarizationSequence+0x1a8>)
 800167c:	f002 ffe0 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 8001680:	2200      	movs	r2, #0
 8001682:	2110      	movs	r1, #16
 8001684:	4829      	ldr	r0, [pc, #164]	; (800172c <runPolarizationSequence+0x1a8>)
 8001686:	f002 ffdb 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 1);
 800168a:	2201      	movs	r2, #1
 800168c:	2120      	movs	r1, #32
 800168e:	4827      	ldr	r0, [pc, #156]	; (800172c <runPolarizationSequence+0x1a8>)
 8001690:	f002 ffd6 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 8001694:	2201      	movs	r2, #1
 8001696:	2140      	movs	r1, #64	; 0x40
 8001698:	4824      	ldr	r0, [pc, #144]	; (800172c <runPolarizationSequence+0x1a8>)
 800169a:	f002 ffd1 	bl	8004640 <HAL_GPIO_WritePin>
	delay_ms(10);
 800169e:	200a      	movs	r0, #10
 80016a0:	f000 f8fc 	bl	800189c <delay_ms>

	//run sequnece T6 - wait before measuring
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 80016a4:	2200      	movs	r2, #0
 80016a6:	2102      	movs	r1, #2
 80016a8:	4820      	ldr	r0, [pc, #128]	; (800172c <runPolarizationSequence+0x1a8>)
 80016aa:	f002 ffc9 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 80016ae:	2200      	movs	r2, #0
 80016b0:	2104      	movs	r1, #4
 80016b2:	481e      	ldr	r0, [pc, #120]	; (800172c <runPolarizationSequence+0x1a8>)
 80016b4:	f002 ffc4 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 80016b8:	2201      	movs	r2, #1
 80016ba:	2108      	movs	r1, #8
 80016bc:	481b      	ldr	r0, [pc, #108]	; (800172c <runPolarizationSequence+0x1a8>)
 80016be:	f002 ffbf 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2110      	movs	r1, #16
 80016c6:	4819      	ldr	r0, [pc, #100]	; (800172c <runPolarizationSequence+0x1a8>)
 80016c8:	f002 ffba 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 1);
 80016cc:	2201      	movs	r2, #1
 80016ce:	2120      	movs	r1, #32
 80016d0:	4816      	ldr	r0, [pc, #88]	; (800172c <runPolarizationSequence+0x1a8>)
 80016d2:	f002 ffb5 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 0);
 80016d6:	2200      	movs	r2, #0
 80016d8:	2140      	movs	r1, #64	; 0x40
 80016da:	4814      	ldr	r0, [pc, #80]	; (800172c <runPolarizationSequence+0x1a8>)
 80016dc:	f002 ffb0 	bl	8004640 <HAL_GPIO_WritePin>
	delay_ms(5);
 80016e0:	2005      	movs	r0, #5
 80016e2:	f000 f8db 	bl	800189c <delay_ms>
	//run sequnece T7 - measure
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 80016e6:	2200      	movs	r2, #0
 80016e8:	2102      	movs	r1, #2
 80016ea:	4810      	ldr	r0, [pc, #64]	; (800172c <runPolarizationSequence+0x1a8>)
 80016ec:	f002 ffa8 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 1);
 80016f0:	2201      	movs	r2, #1
 80016f2:	2104      	movs	r1, #4
 80016f4:	480d      	ldr	r0, [pc, #52]	; (800172c <runPolarizationSequence+0x1a8>)
 80016f6:	f002 ffa3 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 0);
 80016fa:	2200      	movs	r2, #0
 80016fc:	2108      	movs	r1, #8
 80016fe:	480b      	ldr	r0, [pc, #44]	; (800172c <runPolarizationSequence+0x1a8>)
 8001700:	f002 ff9e 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 8001704:	2200      	movs	r2, #0
 8001706:	2110      	movs	r1, #16
 8001708:	4808      	ldr	r0, [pc, #32]	; (800172c <runPolarizationSequence+0x1a8>)
 800170a:	f002 ff99 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 1);
 800170e:	2201      	movs	r2, #1
 8001710:	2120      	movs	r1, #32
 8001712:	4806      	ldr	r0, [pc, #24]	; (800172c <runPolarizationSequence+0x1a8>)
 8001714:	f002 ff94 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 0);
 8001718:	2200      	movs	r2, #0
 800171a:	2140      	movs	r1, #64	; 0x40
 800171c:	4803      	ldr	r0, [pc, #12]	; (800172c <runPolarizationSequence+0x1a8>)
 800171e:	f002 ff8f 	bl	8004640 <HAL_GPIO_WritePin>

}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	2002f4a4 	.word	0x2002f4a4
 800172c:	40020c00 	.word	0x40020c00
 8001730:	20000004 	.word	0x20000004

08001734 <set_LED1>:

void set_LED1(uint8_t R, uint8_t G, uint8_t B) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	71fb      	strb	r3, [r7, #7]
 800173e:	460b      	mov	r3, r1
 8001740:	71bb      	strb	r3, [r7, #6]
 8001742:	4613      	mov	r3, r2
 8001744:	717b      	strb	r3, [r7, #5]
	HAL_GPIO_WritePin(LED1_R_GPIO_Port, LED1_R_Pin, G);
 8001746:	79bb      	ldrb	r3, [r7, #6]
 8001748:	461a      	mov	r2, r3
 800174a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800174e:	480a      	ldr	r0, [pc, #40]	; (8001778 <set_LED1+0x44>)
 8001750:	f002 ff76 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_G_GPIO_Port, LED1_G_Pin, B);
 8001754:	797b      	ldrb	r3, [r7, #5]
 8001756:	461a      	mov	r2, r3
 8001758:	f44f 7100 	mov.w	r1, #512	; 0x200
 800175c:	4806      	ldr	r0, [pc, #24]	; (8001778 <set_LED1+0x44>)
 800175e:	f002 ff6f 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, R);
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	461a      	mov	r2, r3
 8001766:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800176a:	4803      	ldr	r0, [pc, #12]	; (8001778 <set_LED1+0x44>)
 800176c:	f002 ff68 	bl	8004640 <HAL_GPIO_WritePin>
}
 8001770:	bf00      	nop
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40020c00 	.word	0x40020c00

0800177c <set_LED2>:
void set_LED2(uint8_t val) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, val);
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	461a      	mov	r2, r3
 800178a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800178e:	4803      	ldr	r0, [pc, #12]	; (800179c <set_LED2+0x20>)
 8001790:	f002 ff56 	bl	8004640 <HAL_GPIO_WritePin>
}
 8001794:	bf00      	nop
 8001796:	3708      	adds	r7, #8
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40020c00 	.word	0x40020c00

080017a0 <set_LED3>:

void set_LED3(uint8_t val) {
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, val);
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	461a      	mov	r2, r3
 80017ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017b2:	4803      	ldr	r0, [pc, #12]	; (80017c0 <set_LED3+0x20>)
 80017b4:	f002 ff44 	bl	8004640 <HAL_GPIO_WritePin>
}
 80017b8:	bf00      	nop
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40020c00 	.word	0x40020c00

080017c4 <set_LED4>:

void set_LED4(uint8_t val) {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, val);
 80017ce:	79fb      	ldrb	r3, [r7, #7]
 80017d0:	461a      	mov	r2, r3
 80017d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017d6:	4803      	ldr	r0, [pc, #12]	; (80017e4 <set_LED4+0x20>)
 80017d8:	f002 ff32 	bl	8004640 <HAL_GPIO_WritePin>
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40020c00 	.word	0x40020c00

080017e8 <switchingCircuitIdle>:

void switchingCircuitIdle() {
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
	// active low output enable
	HAL_GPIO_WritePin(Switches_driver_enable_GPIO_Port,
 80017ec:	2200      	movs	r2, #0
 80017ee:	2101      	movs	r1, #1
 80017f0:	4811      	ldr	r0, [pc, #68]	; (8001838 <switchingCircuitIdle+0x50>)
 80017f2:	f002 ff25 	bl	8004640 <HAL_GPIO_WritePin>
	Switches_driver_enable_Pin, 0);
	//also run the sequnece T1 (isolate amplifier)
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 80017f6:	2200      	movs	r2, #0
 80017f8:	2102      	movs	r1, #2
 80017fa:	480f      	ldr	r0, [pc, #60]	; (8001838 <switchingCircuitIdle+0x50>)
 80017fc:	f002 ff20 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 8001800:	2200      	movs	r2, #0
 8001802:	2104      	movs	r1, #4
 8001804:	480c      	ldr	r0, [pc, #48]	; (8001838 <switchingCircuitIdle+0x50>)
 8001806:	f002 ff1b 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 800180a:	2201      	movs	r2, #1
 800180c:	2108      	movs	r1, #8
 800180e:	480a      	ldr	r0, [pc, #40]	; (8001838 <switchingCircuitIdle+0x50>)
 8001810:	f002 ff16 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 8001814:	2200      	movs	r2, #0
 8001816:	2110      	movs	r1, #16
 8001818:	4807      	ldr	r0, [pc, #28]	; (8001838 <switchingCircuitIdle+0x50>)
 800181a:	f002 ff11 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 800181e:	2200      	movs	r2, #0
 8001820:	2120      	movs	r1, #32
 8001822:	4805      	ldr	r0, [pc, #20]	; (8001838 <switchingCircuitIdle+0x50>)
 8001824:	f002 ff0c 	bl	8004640 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 0);
 8001828:	2200      	movs	r2, #0
 800182a:	2140      	movs	r1, #64	; 0x40
 800182c:	4802      	ldr	r0, [pc, #8]	; (8001838 <switchingCircuitIdle+0x50>)
 800182e:	f002 ff07 	bl	8004640 <HAL_GPIO_WritePin>
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40020c00 	.word	0x40020c00

0800183c <HAL_TIM_PeriodElapsedCallback>:
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 0);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5) {
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a08      	ldr	r2, [pc, #32]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x30>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d108      	bne.n	8001860 <HAL_TIM_PeriodElapsedCallback+0x24>
		if (timeIndex > 0) {
 800184e:	4b08      	ldr	r3, [pc, #32]	; (8001870 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d004      	beq.n	8001860 <HAL_TIM_PeriodElapsedCallback+0x24>
			timeIndex -= 10;
 8001856:	4b06      	ldr	r3, [pc, #24]	; (8001870 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	3b0a      	subs	r3, #10
 800185c:	4a04      	ldr	r2, [pc, #16]	; (8001870 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800185e:	6013      	str	r3, [r2, #0]
	}

	if (htim->Instance == TIM6) {
	}

}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	40000c00 	.word	0x40000c00
 8001870:	20000204 	.word	0x20000204

08001874 <delay_us>:

void delay_us(uint32_t delay_us) {
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
	timeIndex = delay_us;
 800187c:	4a06      	ldr	r2, [pc, #24]	; (8001898 <delay_us+0x24>)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6013      	str	r3, [r2, #0]
	while (timeIndex > 0)
 8001882:	bf00      	nop
 8001884:	4b04      	ldr	r3, [pc, #16]	; (8001898 <delay_us+0x24>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d1fb      	bne.n	8001884 <delay_us+0x10>
		;
}
 800188c:	bf00      	nop
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	20000204 	.word	0x20000204

0800189c <delay_ms>:

void delay_ms(uint32_t delay_us) {
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	timeIndex = delay_us * 1000;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018aa:	fb02 f303 	mul.w	r3, r2, r3
 80018ae:	4a06      	ldr	r2, [pc, #24]	; (80018c8 <delay_ms+0x2c>)
 80018b0:	6013      	str	r3, [r2, #0]
	while (timeIndex > 0)
 80018b2:	bf00      	nop
 80018b4:	4b04      	ldr	r3, [pc, #16]	; (80018c8 <delay_ms+0x2c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d1fb      	bne.n	80018b4 <delay_ms+0x18>
		;
}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	20000204 	.word	0x20000204

080018cc <measureWithExternalADC>:

void measureWithExternalADC() {
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
	// visualise
	set_LED1(0, 1, 0);
 80018d0:	2200      	movs	r2, #0
 80018d2:	2101      	movs	r1, #1
 80018d4:	2000      	movs	r0, #0
 80018d6:	f7ff ff2d 	bl	8001734 <set_LED1>
	// Start SPI communication over DMA
	HAL_SPI_Receive_DMA(&hspi1, buffer_extAdc_1.uint8, samplesPerPeriod);
 80018da:	4b0e      	ldr	r3, [pc, #56]	; (8001914 <measureWithExternalADC+0x48>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	b29b      	uxth	r3, r3
 80018e0:	461a      	mov	r2, r3
 80018e2:	490d      	ldr	r1, [pc, #52]	; (8001918 <measureWithExternalADC+0x4c>)
 80018e4:	480d      	ldr	r0, [pc, #52]	; (800191c <measureWithExternalADC+0x50>)
 80018e6:	f004 f985 	bl	8005bf4 <HAL_SPI_Receive_DMA>
	//turn on timers
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);	// SPI -  MCU NSS
 80018ea:	2100      	movs	r1, #0
 80018ec:	480c      	ldr	r0, [pc, #48]	; (8001920 <measureWithExternalADC+0x54>)
 80018ee:	f004 ff39 	bl	8006764 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_2); 	// SPI -  External ADC NSS
 80018f2:	2104      	movs	r1, #4
 80018f4:	480a      	ldr	r0, [pc, #40]	; (8001920 <measureWithExternalADC+0x54>)
 80018f6:	f004 ff35 	bl	8006764 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_1);	// SPI -  CLK
 80018fa:	2100      	movs	r1, #0
 80018fc:	4809      	ldr	r0, [pc, #36]	; (8001924 <measureWithExternalADC+0x58>)
 80018fe:	f004 ff31 	bl	8006764 <HAL_TIM_PWM_Start_IT>
	set_LED2(1);
 8001902:	2001      	movs	r0, #1
 8001904:	f7ff ff3a 	bl	800177c <set_LED2>
	state.extAdcMeasuring = 1;
 8001908:	4b07      	ldr	r3, [pc, #28]	; (8001928 <measureWithExternalADC+0x5c>)
 800190a:	2201      	movs	r2, #1
 800190c:	719a      	strb	r2, [r3, #6]
}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20000000 	.word	0x20000000
 8001918:	20045188 	.word	0x20045188
 800191c:	2002f77c 	.word	0x2002f77c
 8001920:	2002f73c 	.word	0x2002f73c
 8001924:	200041c4 	.word	0x200041c4
 8001928:	2002f4a4 	.word	0x2002f4a4

0800192c <measureWithInternalADC>:

void measureWithInternalADC() {
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
	// visualise
	set_LED1(0, 1, 0);
 8001930:	2200      	movs	r2, #0
 8001932:	2101      	movs	r1, #1
 8001934:	2000      	movs	r0, #0
 8001936:	f7ff fefd 	bl	8001734 <set_LED1>
	//start ADC
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &buffer_intAdc_1.uint16, samplesPerPeriod);
 800193a:	4b09      	ldr	r3, [pc, #36]	; (8001960 <measureWithInternalADC+0x34>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	461a      	mov	r2, r3
 8001940:	4908      	ldr	r1, [pc, #32]	; (8001964 <measureWithInternalADC+0x38>)
 8001942:	4809      	ldr	r0, [pc, #36]	; (8001968 <measureWithInternalADC+0x3c>)
 8001944:	f001 fc60 	bl	8003208 <HAL_ADC_Start_DMA>
	// start timer
	HAL_TIM_Base_Start_IT(&htim6);
 8001948:	4808      	ldr	r0, [pc, #32]	; (800196c <measureWithInternalADC+0x40>)
 800194a:	f004 fe8b 	bl	8006664 <HAL_TIM_Base_Start_IT>
	set_LED3(1);
 800194e:	2001      	movs	r0, #1
 8001950:	f7ff ff26 	bl	80017a0 <set_LED3>
	state.intAdcMeasuring = 1;
 8001954:	4b06      	ldr	r3, [pc, #24]	; (8001970 <measureWithInternalADC+0x44>)
 8001956:	2201      	movs	r2, #1
 8001958:	71da      	strb	r2, [r3, #7]
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	20000000 	.word	0x20000000
 8001964:	2002f8a0 	.word	0x2002f8a0
 8001968:	2002f538 	.word	0x2002f538
 800196c:	2002f6f8 	.word	0x2002f6f8
 8001970:	2002f4a4 	.word	0x2002f4a4

08001974 <measureWithComparator>:

void measureWithComparator() {
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
	// visualise
	set_LED1(0, 1, 0);
 8001978:	2200      	movs	r2, #0
 800197a:	2101      	movs	r1, #1
 800197c:	2000      	movs	r0, #0
 800197e:	f7ff fed9 	bl	8001734 <set_LED1>
	// run the timer
	//HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
	HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, buffer_comp, 4001);
 8001982:	f640 73a1 	movw	r3, #4001	; 0xfa1
 8001986:	4a06      	ldr	r2, [pc, #24]	; (80019a0 <measureWithComparator+0x2c>)
 8001988:	2100      	movs	r1, #0
 800198a:	4806      	ldr	r0, [pc, #24]	; (80019a4 <measureWithComparator+0x30>)
 800198c:	f005 f83a 	bl	8006a04 <HAL_TIM_IC_Start_DMA>
	set_LED4(1);
 8001990:	2001      	movs	r0, #1
 8001992:	f7ff ff17 	bl	80017c4 <set_LED4>
	state.compMeasuring = 1;
 8001996:	4b04      	ldr	r3, [pc, #16]	; (80019a8 <measureWithComparator+0x34>)
 8001998:	2201      	movs	r2, #1
 800199a:	721a      	strb	r2, [r3, #8]

}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20000214 	.word	0x20000214
 80019a4:	2002f7e0 	.word	0x2002f7e0
 80019a8:	2002f4a4 	.word	0x2002f4a4

080019ac <measureFrequencyWithTimer>:

//mode = 1 ... run only once, mode = 0 ... run infinity times
void measureFrequencyWithTimer(TIM_HandleTypeDef *htim) {
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_1);
 80019b4:	2100      	movs	r1, #0
 80019b6:	4824      	ldr	r0, [pc, #144]	; (8001a48 <measureFrequencyWithTimer+0x9c>)
 80019b8:	f005 f920 	bl	8006bfc <HAL_TIM_IC_Stop_DMA>
	set_LED4(0);
 80019bc:	2000      	movs	r0, #0
 80019be:	f7ff ff01 	bl	80017c4 <set_LED4>
	state.compReadyToSend = 1;
 80019c2:	4b22      	ldr	r3, [pc, #136]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 80019c4:	2201      	movs	r2, #1
 80019c6:	709a      	strb	r2, [r3, #2]
	state.compMeasuring = 0;
 80019c8:	4b20      	ldr	r3, [pc, #128]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	721a      	strb	r2, [r3, #8]

	//only if all measurements were done
	if ((state.extAdcMeasuring == 0) && (state.intAdcMeasuring == 0) && (state.compMeasuring == 0)) {
 80019ce:	4b1f      	ldr	r3, [pc, #124]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 80019d0:	799b      	ldrb	r3, [r3, #6]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d118      	bne.n	8001a08 <measureFrequencyWithTimer+0x5c>
 80019d6:	4b1d      	ldr	r3, [pc, #116]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 80019d8:	79db      	ldrb	r3, [r3, #7]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d114      	bne.n	8001a08 <measureFrequencyWithTimer+0x5c>
 80019de:	4b1b      	ldr	r3, [pc, #108]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 80019e0:	7a1b      	ldrb	r3, [r3, #8]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d110      	bne.n	8001a08 <measureFrequencyWithTimer+0x5c>
		switchingCircuitIdle();
 80019e6:	f7ff feff 	bl	80017e8 <switchingCircuitIdle>
		// -1 indicates infinity measurements
		if (state.remainingMeasurements != -1) {
 80019ea:	4b18      	ldr	r3, [pc, #96]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 80019ec:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80019f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019f4:	d008      	beq.n	8001a08 <measureFrequencyWithTimer+0x5c>
			state.remainingMeasurements--;
 80019f6:	4b15      	ldr	r3, [pc, #84]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 80019f8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	3b01      	subs	r3, #1
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	b21a      	sxth	r2, r3
 8001a04:	4b11      	ldr	r3, [pc, #68]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 8001a06:	819a      	strh	r2, [r3, #12]
		}
	}
	//if freq should be measured only once, after the measurement, go to idle state
	if (state.remainingMeasurements == 0) {
 8001a08:	4b10      	ldr	r3, [pc, #64]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 8001a0a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d106      	bne.n	8001a20 <measureFrequencyWithTimer+0x74>
		state.compActiveState = 0;
 8001a12:	4b0e      	ldr	r3, [pc, #56]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	715a      	strb	r2, [r3, #5]
		state.compSetState = 0;
 8001a18:	4b0c      	ldr	r3, [pc, #48]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	72da      	strb	r2, [r3, #11]
	} else {
		if ((state.extAdcMeasuring == 0) && (state.intAdcMeasuring == 0) && (state.compMeasuring == 0)) {
			state.preparedToRunPolarizationPhase = 1;
		}
	}
}
 8001a1e:	e00e      	b.n	8001a3e <measureFrequencyWithTimer+0x92>
		if ((state.extAdcMeasuring == 0) && (state.intAdcMeasuring == 0) && (state.compMeasuring == 0)) {
 8001a20:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 8001a22:	799b      	ldrb	r3, [r3, #6]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d10a      	bne.n	8001a3e <measureFrequencyWithTimer+0x92>
 8001a28:	4b08      	ldr	r3, [pc, #32]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 8001a2a:	79db      	ldrb	r3, [r3, #7]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d106      	bne.n	8001a3e <measureFrequencyWithTimer+0x92>
 8001a30:	4b06      	ldr	r3, [pc, #24]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 8001a32:	7a1b      	ldrb	r3, [r3, #8]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d102      	bne.n	8001a3e <measureFrequencyWithTimer+0x92>
			state.preparedToRunPolarizationPhase = 1;
 8001a38:	4b04      	ldr	r3, [pc, #16]	; (8001a4c <measureFrequencyWithTimer+0xa0>)
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	745a      	strb	r2, [r3, #17]
}
 8001a3e:	bf00      	nop
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	2002f7e0 	.word	0x2002f7e0
 8001a4c:	2002f4a4 	.word	0x2002f4a4

08001a50 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a60:	d102      	bne.n	8001a68 <HAL_TIM_IC_CaptureCallback+0x18>
		measureFrequencyWithTimer(htim);
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f7ff ffa2 	bl	80019ac <measureFrequencyWithTimer>
	}
}
 8001a68:	bf00      	nop
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <HAL_ADC_ConvCpltCallback>:
		}
	}

}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
	//stop the ADC when in interrupt
	ADC1->CR2 &= ~ADC_CR2_DMA;
 8001a78:	4b33      	ldr	r3, [pc, #204]	; (8001b48 <HAL_ADC_ConvCpltCallback+0xd8>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	4a32      	ldr	r2, [pc, #200]	; (8001b48 <HAL_ADC_ConvCpltCallback+0xd8>)
 8001a7e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a82:	6093      	str	r3, [r2, #8]
	// if function HAL_ADC_Stop_DMA(&hadc1) would be called, it wouldn't be possible to Start DMA again.

	filledBuffersIntADC++;
 8001a84:	4b31      	ldr	r3, [pc, #196]	; (8001b4c <HAL_ADC_ConvCpltCallback+0xdc>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	b2da      	uxtb	r2, r3
 8001a8c:	4b2f      	ldr	r3, [pc, #188]	; (8001b4c <HAL_ADC_ConvCpltCallback+0xdc>)
 8001a8e:	701a      	strb	r2, [r3, #0]

	//first buffer is filled
	if (filledBuffersIntADC == 1) {
 8001a90:	4b2e      	ldr	r3, [pc, #184]	; (8001b4c <HAL_ADC_ConvCpltCallback+0xdc>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d107      	bne.n	8001aa8 <HAL_ADC_ConvCpltCallback+0x38>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &buffer_intAdc_2.uint16, samplesPerPeriod);
 8001a98:	4b2d      	ldr	r3, [pc, #180]	; (8001b50 <HAL_ADC_ConvCpltCallback+0xe0>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	492d      	ldr	r1, [pc, #180]	; (8001b54 <HAL_ADC_ConvCpltCallback+0xe4>)
 8001aa0:	482d      	ldr	r0, [pc, #180]	; (8001b58 <HAL_ADC_ConvCpltCallback+0xe8>)
 8001aa2:	f001 fbb1 	bl	8003208 <HAL_ADC_Start_DMA>
			if ((state.extAdcMeasuring == 0) && (state.intAdcMeasuring == 0) && (state.compMeasuring == 0)) {
				state.preparedToRunPolarizationPhase = 1;
			}
		}
	}
}
 8001aa6:	e04a      	b.n	8001b3e <HAL_ADC_ConvCpltCallback+0xce>
	else if (filledBuffersIntADC == 2) {
 8001aa8:	4b28      	ldr	r3, [pc, #160]	; (8001b4c <HAL_ADC_ConvCpltCallback+0xdc>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d146      	bne.n	8001b3e <HAL_ADC_ConvCpltCallback+0xce>
		set_LED3(0);
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	f7ff fe75 	bl	80017a0 <set_LED3>
		state.intAdcReadyToSend = 1;
 8001ab6:	4b29      	ldr	r3, [pc, #164]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001ab8:	2201      	movs	r2, #1
 8001aba:	705a      	strb	r2, [r3, #1]
		state.intAdcMeasuring = 0;
 8001abc:	4b27      	ldr	r3, [pc, #156]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	71da      	strb	r2, [r3, #7]
		HAL_TIM_Base_Stop_IT(&htim6);
 8001ac2:	4827      	ldr	r0, [pc, #156]	; (8001b60 <HAL_ADC_ConvCpltCallback+0xf0>)
 8001ac4:	f004 fdf8 	bl	80066b8 <HAL_TIM_Base_Stop_IT>
		filledBuffersIntADC = 0;
 8001ac8:	4b20      	ldr	r3, [pc, #128]	; (8001b4c <HAL_ADC_ConvCpltCallback+0xdc>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	701a      	strb	r2, [r3, #0]
		if ((state.extAdcMeasuring == 0) && (state.intAdcMeasuring == 0) && (state.compMeasuring == 0)) {
 8001ace:	4b23      	ldr	r3, [pc, #140]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001ad0:	799b      	ldrb	r3, [r3, #6]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d118      	bne.n	8001b08 <HAL_ADC_ConvCpltCallback+0x98>
 8001ad6:	4b21      	ldr	r3, [pc, #132]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001ad8:	79db      	ldrb	r3, [r3, #7]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d114      	bne.n	8001b08 <HAL_ADC_ConvCpltCallback+0x98>
 8001ade:	4b1f      	ldr	r3, [pc, #124]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001ae0:	7a1b      	ldrb	r3, [r3, #8]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d110      	bne.n	8001b08 <HAL_ADC_ConvCpltCallback+0x98>
			switchingCircuitIdle();
 8001ae6:	f7ff fe7f 	bl	80017e8 <switchingCircuitIdle>
			if (state.remainingMeasurements != -1) {
 8001aea:	4b1c      	ldr	r3, [pc, #112]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001aec:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001af4:	d008      	beq.n	8001b08 <HAL_ADC_ConvCpltCallback+0x98>
				state.remainingMeasurements--;
 8001af6:	4b19      	ldr	r3, [pc, #100]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001af8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	3b01      	subs	r3, #1
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	b21a      	sxth	r2, r3
 8001b04:	4b15      	ldr	r3, [pc, #84]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001b06:	819a      	strh	r2, [r3, #12]
		if (state.remainingMeasurements == 0) {
 8001b08:	4b14      	ldr	r3, [pc, #80]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001b0a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d106      	bne.n	8001b20 <HAL_ADC_ConvCpltCallback+0xb0>
			state.intAdcActiveState = 0;
 8001b12:	4b12      	ldr	r3, [pc, #72]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	711a      	strb	r2, [r3, #4]
			state.intAdcSetState = 0;
 8001b18:	4b10      	ldr	r3, [pc, #64]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	729a      	strb	r2, [r3, #10]
}
 8001b1e:	e00e      	b.n	8001b3e <HAL_ADC_ConvCpltCallback+0xce>
			if ((state.extAdcMeasuring == 0) && (state.intAdcMeasuring == 0) && (state.compMeasuring == 0)) {
 8001b20:	4b0e      	ldr	r3, [pc, #56]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001b22:	799b      	ldrb	r3, [r3, #6]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d10a      	bne.n	8001b3e <HAL_ADC_ConvCpltCallback+0xce>
 8001b28:	4b0c      	ldr	r3, [pc, #48]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001b2a:	79db      	ldrb	r3, [r3, #7]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d106      	bne.n	8001b3e <HAL_ADC_ConvCpltCallback+0xce>
 8001b30:	4b0a      	ldr	r3, [pc, #40]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001b32:	7a1b      	ldrb	r3, [r3, #8]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d102      	bne.n	8001b3e <HAL_ADC_ConvCpltCallback+0xce>
				state.preparedToRunPolarizationPhase = 1;
 8001b38:	4b08      	ldr	r3, [pc, #32]	; (8001b5c <HAL_ADC_ConvCpltCallback+0xec>)
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	745a      	strb	r2, [r3, #17]
}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40012000 	.word	0x40012000
 8001b4c:	20000201 	.word	0x20000201
 8001b50:	20000000 	.word	0x20000000
 8001b54:	20004314 	.word	0x20004314
 8001b58:	2002f538 	.word	0x2002f538
 8001b5c:	2002f4a4 	.word	0x2002f4a4
 8001b60:	2002f6f8 	.word	0x2002f6f8

08001b64 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a11      	ldr	r2, [pc, #68]	; (8001bb8 <HAL_UART_RxCpltCallback+0x54>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d11b      	bne.n	8001bae <HAL_UART_RxCpltCallback+0x4a>
		HAL_UART_Receive_IT(&huart3, buffer_uart_rx, 1);
 8001b76:	2201      	movs	r2, #1
 8001b78:	4910      	ldr	r1, [pc, #64]	; (8001bbc <HAL_UART_RxCpltCallback+0x58>)
 8001b7a:	4811      	ldr	r0, [pc, #68]	; (8001bc0 <HAL_UART_RxCpltCallback+0x5c>)
 8001b7c:	f006 fd0a 	bl	8008594 <HAL_UART_Receive_IT>
		state.measureTechniqueUpdated = 1;
 8001b80:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <HAL_UART_RxCpltCallback+0x60>)
 8001b82:	2201      	movs	r2, #1
 8001b84:	741a      	strb	r2, [r3, #16]
		//prepareForNextMeasurements(buffer_uart_rx);
		receivedChars[(receivedCharIndex++) % 50] = buffer_uart_rx[0];
 8001b86:	4b10      	ldr	r3, [pc, #64]	; (8001bc8 <HAL_UART_RxCpltCallback+0x64>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	1c5a      	adds	r2, r3, #1
 8001b8c:	b2d1      	uxtb	r1, r2
 8001b8e:	4a0e      	ldr	r2, [pc, #56]	; (8001bc8 <HAL_UART_RxCpltCallback+0x64>)
 8001b90:	7011      	strb	r1, [r2, #0]
 8001b92:	4a0e      	ldr	r2, [pc, #56]	; (8001bcc <HAL_UART_RxCpltCallback+0x68>)
 8001b94:	fba2 1203 	umull	r1, r2, r2, r3
 8001b98:	0912      	lsrs	r2, r2, #4
 8001b9a:	2132      	movs	r1, #50	; 0x32
 8001b9c:	fb01 f202 	mul.w	r2, r1, r2
 8001ba0:	1a9b      	subs	r3, r3, r2
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	4b05      	ldr	r3, [pc, #20]	; (8001bbc <HAL_UART_RxCpltCallback+0x58>)
 8001ba8:	7819      	ldrb	r1, [r3, #0]
 8001baa:	4b09      	ldr	r3, [pc, #36]	; (8001bd0 <HAL_UART_RxCpltCallback+0x6c>)
 8001bac:	5499      	strb	r1, [r3, r2]
	}
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40004800 	.word	0x40004800
 8001bbc:	20004310 	.word	0x20004310
 8001bc0:	20004244 	.word	0x20004244
 8001bc4:	2002f4a4 	.word	0x2002f4a4
 8001bc8:	2002f738 	.word	0x2002f738
 8001bcc:	51eb851f 	.word	0x51eb851f
 8001bd0:	2002f6c4 	.word	0x2002f6c4

08001bd4 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
	filledBuffersExtADC++;
 8001bdc:	4b3e      	ldr	r3, [pc, #248]	; (8001cd8 <HAL_SPI_RxCpltCallback+0x104>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	3301      	adds	r3, #1
 8001be2:	b2da      	uxtb	r2, r3
 8001be4:	4b3c      	ldr	r3, [pc, #240]	; (8001cd8 <HAL_SPI_RxCpltCallback+0x104>)
 8001be6:	701a      	strb	r2, [r3, #0]

	// turn off timers
	HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_1);
 8001be8:	2100      	movs	r1, #0
 8001bea:	483c      	ldr	r0, [pc, #240]	; (8001cdc <HAL_SPI_RxCpltCallback+0x108>)
 8001bec:	f004 fe44 	bl	8006878 <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_2);
 8001bf0:	2104      	movs	r1, #4
 8001bf2:	483a      	ldr	r0, [pc, #232]	; (8001cdc <HAL_SPI_RxCpltCallback+0x108>)
 8001bf4:	f004 fe40 	bl	8006878 <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(&htim8, TIM_CHANNEL_1);
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	4839      	ldr	r0, [pc, #228]	; (8001ce0 <HAL_SPI_RxCpltCallback+0x10c>)
 8001bfc:	f004 fe3c 	bl	8006878 <HAL_TIM_PWM_Stop_IT>
	SPI1->CR2 &= ~SPI_CR2_RXDMAEN;
 8001c00:	4b38      	ldr	r3, [pc, #224]	; (8001ce4 <HAL_SPI_RxCpltCallback+0x110>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	4a37      	ldr	r2, [pc, #220]	; (8001ce4 <HAL_SPI_RxCpltCallback+0x110>)
 8001c06:	f023 0301 	bic.w	r3, r3, #1
 8001c0a:	6053      	str	r3, [r2, #4]

	//first buffer is filled
	if (filledBuffersExtADC == 1) {
 8001c0c:	4b32      	ldr	r3, [pc, #200]	; (8001cd8 <HAL_SPI_RxCpltCallback+0x104>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d114      	bne.n	8001c3e <HAL_SPI_RxCpltCallback+0x6a>

		HAL_SPI_Receive_DMA(&hspi1, buffer_extAdc_2.uint8, samplesPerPeriod);
 8001c14:	4b34      	ldr	r3, [pc, #208]	; (8001ce8 <HAL_SPI_RxCpltCallback+0x114>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	4933      	ldr	r1, [pc, #204]	; (8001cec <HAL_SPI_RxCpltCallback+0x118>)
 8001c1e:	4834      	ldr	r0, [pc, #208]	; (8001cf0 <HAL_SPI_RxCpltCallback+0x11c>)
 8001c20:	f003 ffe8 	bl	8005bf4 <HAL_SPI_Receive_DMA>

		HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 8001c24:	2100      	movs	r1, #0
 8001c26:	482d      	ldr	r0, [pc, #180]	; (8001cdc <HAL_SPI_RxCpltCallback+0x108>)
 8001c28:	f004 fd9c 	bl	8006764 <HAL_TIM_PWM_Start_IT>
		HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_2);
 8001c2c:	2104      	movs	r1, #4
 8001c2e:	482b      	ldr	r0, [pc, #172]	; (8001cdc <HAL_SPI_RxCpltCallback+0x108>)
 8001c30:	f004 fd98 	bl	8006764 <HAL_TIM_PWM_Start_IT>
		HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_1);
 8001c34:	2100      	movs	r1, #0
 8001c36:	482a      	ldr	r0, [pc, #168]	; (8001ce0 <HAL_SPI_RxCpltCallback+0x10c>)
 8001c38:	f004 fd94 	bl	8006764 <HAL_TIM_PWM_Start_IT>
			if ((state.extAdcMeasuring == 0) && (state.intAdcMeasuring == 0) && (state.compMeasuring == 0)) {
				state.preparedToRunPolarizationPhase = 1;
			}
		}
	}
}
 8001c3c:	e047      	b.n	8001cce <HAL_SPI_RxCpltCallback+0xfa>
	else if (filledBuffersExtADC == 2) {
 8001c3e:	4b26      	ldr	r3, [pc, #152]	; (8001cd8 <HAL_SPI_RxCpltCallback+0x104>)
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d143      	bne.n	8001cce <HAL_SPI_RxCpltCallback+0xfa>
		set_LED2(0);
 8001c46:	2000      	movs	r0, #0
 8001c48:	f7ff fd98 	bl	800177c <set_LED2>
		state.extAdcReadyToSend = 1;
 8001c4c:	4b29      	ldr	r3, [pc, #164]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001c4e:	2201      	movs	r2, #1
 8001c50:	701a      	strb	r2, [r3, #0]
		state.extAdcMeasuring = 0;
 8001c52:	4b28      	ldr	r3, [pc, #160]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	719a      	strb	r2, [r3, #6]
		filledBuffersExtADC = 0;
 8001c58:	4b1f      	ldr	r3, [pc, #124]	; (8001cd8 <HAL_SPI_RxCpltCallback+0x104>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	701a      	strb	r2, [r3, #0]
		if ((state.extAdcMeasuring == 0) && (state.intAdcMeasuring == 0) && (state.compMeasuring == 0)) {
 8001c5e:	4b25      	ldr	r3, [pc, #148]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001c60:	799b      	ldrb	r3, [r3, #6]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d118      	bne.n	8001c98 <HAL_SPI_RxCpltCallback+0xc4>
 8001c66:	4b23      	ldr	r3, [pc, #140]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001c68:	79db      	ldrb	r3, [r3, #7]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d114      	bne.n	8001c98 <HAL_SPI_RxCpltCallback+0xc4>
 8001c6e:	4b21      	ldr	r3, [pc, #132]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001c70:	7a1b      	ldrb	r3, [r3, #8]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d110      	bne.n	8001c98 <HAL_SPI_RxCpltCallback+0xc4>
			switchingCircuitIdle();
 8001c76:	f7ff fdb7 	bl	80017e8 <switchingCircuitIdle>
			if (state.remainingMeasurements != -1) {
 8001c7a:	4b1e      	ldr	r3, [pc, #120]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001c7c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c84:	d008      	beq.n	8001c98 <HAL_SPI_RxCpltCallback+0xc4>
				state.remainingMeasurements--;
 8001c86:	4b1b      	ldr	r3, [pc, #108]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001c88:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	3b01      	subs	r3, #1
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	b21a      	sxth	r2, r3
 8001c94:	4b17      	ldr	r3, [pc, #92]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001c96:	819a      	strh	r2, [r3, #12]
		if (state.remainingMeasurements == 0) {
 8001c98:	4b16      	ldr	r3, [pc, #88]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001c9a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d106      	bne.n	8001cb0 <HAL_SPI_RxCpltCallback+0xdc>
			state.extAdcActiveState = 0;
 8001ca2:	4b14      	ldr	r3, [pc, #80]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	70da      	strb	r2, [r3, #3]
			state.extAdcSetState = 0;
 8001ca8:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	725a      	strb	r2, [r3, #9]
}
 8001cae:	e00e      	b.n	8001cce <HAL_SPI_RxCpltCallback+0xfa>
			if ((state.extAdcMeasuring == 0) && (state.intAdcMeasuring == 0) && (state.compMeasuring == 0)) {
 8001cb0:	4b10      	ldr	r3, [pc, #64]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001cb2:	799b      	ldrb	r3, [r3, #6]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d10a      	bne.n	8001cce <HAL_SPI_RxCpltCallback+0xfa>
 8001cb8:	4b0e      	ldr	r3, [pc, #56]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001cba:	79db      	ldrb	r3, [r3, #7]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d106      	bne.n	8001cce <HAL_SPI_RxCpltCallback+0xfa>
 8001cc0:	4b0c      	ldr	r3, [pc, #48]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001cc2:	7a1b      	ldrb	r3, [r3, #8]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d102      	bne.n	8001cce <HAL_SPI_RxCpltCallback+0xfa>
				state.preparedToRunPolarizationPhase = 1;
 8001cc8:	4b0a      	ldr	r3, [pc, #40]	; (8001cf4 <HAL_SPI_RxCpltCallback+0x120>)
 8001cca:	2201      	movs	r2, #1
 8001ccc:	745a      	strb	r2, [r3, #17]
}
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000200 	.word	0x20000200
 8001cdc:	2002f73c 	.word	0x2002f73c
 8001ce0:	200041c4 	.word	0x200041c4
 8001ce4:	40013000 	.word	0x40013000
 8001ce8:	20000000 	.word	0x20000000
 8001cec:	20019b9c 	.word	0x20019b9c
 8001cf0:	2002f77c 	.word	0x2002f77c
 8001cf4:	2002f4a4 	.word	0x2002f4a4

08001cf8 <parseText>:

int parseText() {
 8001cf8:	b5b0      	push	{r4, r5, r7, lr}
 8001cfa:	b0a6      	sub	sp, #152	; 0x98
 8001cfc:	af00      	add	r7, sp, #0
	//check if there is two times character * indicating complete command
	uint8_t i, indexOfFirstSpecialChar, indexOfSecondSpecialChar, specialCharCount = 0;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
	char msg_buffers[80];
	char receivedCommand[50];

	for (i = 0; i < strlen(receivedCommand); i++) {
 8001d04:	2300      	movs	r3, #0
 8001d06:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001d0a:	e00c      	b.n	8001d26 <parseText+0x2e>
		receivedCommand[i] = '\0';
 8001d0c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001d10:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001d14:	4413      	add	r3, r2
 8001d16:	2200      	movs	r2, #0
 8001d18:	f803 2c94 	strb.w	r2, [r3, #-148]
	for (i = 0; i < strlen(receivedCommand); i++) {
 8001d1c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001d20:	3301      	adds	r3, #1
 8001d22:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001d26:	f897 4097 	ldrb.w	r4, [r7, #151]	; 0x97
 8001d2a:	1d3b      	adds	r3, r7, #4
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7fe fa91 	bl	8000254 <strlen>
 8001d32:	4603      	mov	r3, r0
 8001d34:	429c      	cmp	r4, r3
 8001d36:	d3e9      	bcc.n	8001d0c <parseText+0x14>
	}
	for (i = 0; i < strlen(msg_buffers); i++) {
 8001d38:	2300      	movs	r3, #0
 8001d3a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001d3e:	e00c      	b.n	8001d5a <parseText+0x62>
		msg_buffers[i] = '\0';
 8001d40:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001d44:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001d48:	4413      	add	r3, r2
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f803 2c60 	strb.w	r2, [r3, #-96]
	for (i = 0; i < strlen(msg_buffers); i++) {
 8001d50:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001d54:	3301      	adds	r3, #1
 8001d56:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001d5a:	f897 4097 	ldrb.w	r4, [r7, #151]	; 0x97
 8001d5e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7fe fa76 	bl	8000254 <strlen>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	429c      	cmp	r4, r3
 8001d6c:	d3e8      	bcc.n	8001d40 <parseText+0x48>
	}
	for (i = 0; i < strlen(receivedChars); i++) {
 8001d6e:	2300      	movs	r3, #0
 8001d70:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001d74:	e020      	b.n	8001db8 <parseText+0xc0>
		if (receivedChars[i] == '*') {
 8001d76:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001d7a:	4ac0      	ldr	r2, [pc, #768]	; (800207c <parseText+0x384>)
 8001d7c:	5cd3      	ldrb	r3, [r2, r3]
 8001d7e:	2b2a      	cmp	r3, #42	; 0x2a
 8001d80:	d115      	bne.n	8001dae <parseText+0xb6>
			if (specialCharCount == 0) {
 8001d82:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d104      	bne.n	8001d94 <parseText+0x9c>
				indexOfFirstSpecialChar = i;
 8001d8a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001d8e:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8001d92:	e007      	b.n	8001da4 <parseText+0xac>
			} else if (specialCharCount == 1) {
 8001d94:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d103      	bne.n	8001da4 <parseText+0xac>
				indexOfSecondSpecialChar = i;
 8001d9c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001da0:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
			}
			specialCharCount++;
 8001da4:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001da8:	3301      	adds	r3, #1
 8001daa:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
	for (i = 0; i < strlen(receivedChars); i++) {
 8001dae:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001db2:	3301      	adds	r3, #1
 8001db4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001db8:	f897 4097 	ldrb.w	r4, [r7, #151]	; 0x97
 8001dbc:	48af      	ldr	r0, [pc, #700]	; (800207c <parseText+0x384>)
 8001dbe:	f7fe fa49 	bl	8000254 <strlen>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	429c      	cmp	r4, r3
 8001dc6:	d3d6      	bcc.n	8001d76 <parseText+0x7e>
		}
	}
	if (specialCharCount == 1) {
 8001dc8:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d106      	bne.n	8001dde <parseText+0xe6>
		set_LED1(1, 0, 0);
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	f7ff fcad 	bl	8001734 <set_LED1>
		return 0;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	e1b2      	b.n	8002144 <parseText+0x44c>
	} else if (specialCharCount == 2) {
 8001dde:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d11b      	bne.n	8001e1e <parseText+0x126>
		sprintf(msg_buffers, "New state was set\n");
 8001de6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001dea:	4aa5      	ldr	r2, [pc, #660]	; (8002080 <parseText+0x388>)
 8001dec:	461c      	mov	r4, r3
 8001dee:	4615      	mov	r5, r2
 8001df0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001df2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001df4:	682b      	ldr	r3, [r5, #0]
 8001df6:	461a      	mov	r2, r3
 8001df8:	8022      	strh	r2, [r4, #0]
 8001dfa:	3402      	adds	r4, #2
 8001dfc:	0c1b      	lsrs	r3, r3, #16
 8001dfe:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);
 8001e00:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7fe fa25 	bl	8000254 <strlen>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	b29a      	uxth	r2, r3
 8001e0e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001e12:	f04f 33ff 	mov.w	r3, #4294967295
 8001e16:	489b      	ldr	r0, [pc, #620]	; (8002084 <parseText+0x38c>)
 8001e18:	f006 fb2a 	bl	8008470 <HAL_UART_Transmit>
 8001e1c:	e00d      	b.n	8001e3a <parseText+0x142>
	} else if (specialCharCount > 2) {
 8001e1e:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d907      	bls.n	8001e36 <parseText+0x13e>
		set_LED1(1, 0, 0);
 8001e26:	2200      	movs	r2, #0
 8001e28:	2100      	movs	r1, #0
 8001e2a:	2001      	movs	r0, #1
 8001e2c:	f7ff fc82 	bl	8001734 <set_LED1>
		clearReceivedCharsBuffer(); // receivedChars needs to be cleared
 8001e30:	f000 f994 	bl	800215c <clearReceivedCharsBuffer>
 8001e34:	e001      	b.n	8001e3a <parseText+0x142>
	} else {
		return 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	e184      	b.n	8002144 <parseText+0x44c>
	}

	// get string between special chars
	strncpy(receivedCommand, receivedChars + indexOfFirstSpecialChar + 1, indexOfSecondSpecialChar - indexOfFirstSpecialChar - 1);
 8001e3a:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8001e3e:	3301      	adds	r3, #1
 8001e40:	4a8e      	ldr	r2, [pc, #568]	; (800207c <parseText+0x384>)
 8001e42:	1899      	adds	r1, r3, r2
 8001e44:	f897 2095 	ldrb.w	r2, [r7, #149]	; 0x95
 8001e48:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	461a      	mov	r2, r3
 8001e52:	1d3b      	adds	r3, r7, #4
 8001e54:	4618      	mov	r0, r3
 8001e56:	f007 fafb 	bl	8009450 <strncpy>
	receivedCommand[indexOfSecondSpecialChar - indexOfFirstSpecialChar - 1] = '\0';
 8001e5a:	f897 2095 	ldrb.w	r2, [r7, #149]	; 0x95
 8001e5e:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	3b01      	subs	r3, #1
 8001e66:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001e6a:	4413      	add	r3, r2
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f803 2c94 	strb.w	r2, [r3, #-148]

	//if specialCharCount == 2
	// Extract the first token - command

	char *command = strtok(receivedCommand, ":");
 8001e72:	1d3b      	adds	r3, r7, #4
 8001e74:	4984      	ldr	r1, [pc, #528]	; (8002088 <parseText+0x390>)
 8001e76:	4618      	mov	r0, r3
 8001e78:	f007 fb00 	bl	800947c <strtok>
 8001e7c:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
	char *method = strtok(NULL, ":");
 8001e80:	4981      	ldr	r1, [pc, #516]	; (8002088 <parseText+0x390>)
 8001e82:	2000      	movs	r0, #0
 8001e84:	f007 fafa 	bl	800947c <strtok>
 8001e88:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	char *count = strtok(NULL, ":");
 8001e8c:	497e      	ldr	r1, [pc, #504]	; (8002088 <parseText+0x390>)
 8001e8e:	2000      	movs	r0, #0
 8001e90:	f007 faf4 	bl	800947c <strtok>
 8001e94:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88

	//*IDN*
	if (strcmp(command, "IDN") == 0) {
 8001e98:	497c      	ldr	r1, [pc, #496]	; (800208c <parseText+0x394>)
 8001e9a:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8001e9e:	f7fe f9cf 	bl	8000240 <strcmp>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d11a      	bne.n	8001ede <parseText+0x1e6>
		sprintf(msg_buffers, "This is proton precession magnetometer, ver. 1\n");
 8001ea8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001eac:	4a78      	ldr	r2, [pc, #480]	; (8002090 <parseText+0x398>)
 8001eae:	461c      	mov	r4, r3
 8001eb0:	4615      	mov	r5, r2
 8001eb2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001eb4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001eb6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001eb8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001eba:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001ebe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 8001ec2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7fe f9c4 	bl	8000254 <strlen>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001ed4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed8:	486a      	ldr	r0, [pc, #424]	; (8002084 <parseText+0x38c>)
 8001eda:	f006 fac9 	bl	8008470 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
	}
	//*SET:parameter:value*
	if (strcmp(command, "SET") == 0) {
 8001ede:	496d      	ldr	r1, [pc, #436]	; (8002094 <parseText+0x39c>)
 8001ee0:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8001ee4:	f7fe f9ac 	bl	8000240 <strcmp>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d127      	bne.n	8001f3e <parseText+0x246>
		//polarization time
		if (strcmp(method, "polT") == 0) {
 8001eee:	496a      	ldr	r1, [pc, #424]	; (8002098 <parseText+0x3a0>)
 8001ef0:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001ef4:	f7fe f9a4 	bl	8000240 <strcmp>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	f040 8120 	bne.w	8002140 <parseText+0x448>
			polarizationTime = atoi(count);
 8001f00:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001f04:	f007 fa4d 	bl	80093a2 <atoi>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	4b63      	ldr	r3, [pc, #396]	; (800209c <parseText+0x3a4>)
 8001f0e:	601a      	str	r2, [r3, #0]
			if (count < 5000) {
 8001f10:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001f14:	f241 3287 	movw	r2, #4999	; 0x1387
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d804      	bhi.n	8001f26 <parseText+0x22e>
				polarizationTime = 5000;
 8001f1c:	4b5f      	ldr	r3, [pc, #380]	; (800209c <parseText+0x3a4>)
 8001f1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	e10c      	b.n	8002140 <parseText+0x448>
			} else if (count > 20000) {
 8001f26:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001f2a:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	f240 8106 	bls.w	8002140 <parseText+0x448>
				polarizationTime = 20000;
 8001f34:	4b59      	ldr	r3, [pc, #356]	; (800209c <parseText+0x3a4>)
 8001f36:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	e100      	b.n	8002140 <parseText+0x448>
			}
		}
	}
	//*MEAS:method:count*
	else if (strcmp(command, "MEAS") == 0) {
 8001f3e:	4958      	ldr	r1, [pc, #352]	; (80020a0 <parseText+0x3a8>)
 8001f40:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8001f44:	f7fe f97c 	bl	8000240 <strcmp>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f040 80f8 	bne.w	8002140 <parseText+0x448>
		//external ADC only
		if (strcmp(method, "extADC") == 0) {
 8001f50:	4954      	ldr	r1, [pc, #336]	; (80020a4 <parseText+0x3ac>)
 8001f52:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001f56:	f7fe f973 	bl	8000240 <strcmp>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d10c      	bne.n	8001f7a <parseText+0x282>
			state.extAdcSetState = 1;
 8001f60:	4b51      	ldr	r3, [pc, #324]	; (80020a8 <parseText+0x3b0>)
 8001f62:	2201      	movs	r2, #1
 8001f64:	725a      	strb	r2, [r3, #9]
			state.intAdcSetState = 0;
 8001f66:	4b50      	ldr	r3, [pc, #320]	; (80020a8 <parseText+0x3b0>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	729a      	strb	r2, [r3, #10]
			state.compSetState = 0;
 8001f6c:	4b4e      	ldr	r3, [pc, #312]	; (80020a8 <parseText+0x3b0>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	72da      	strb	r2, [r3, #11]
			state.measureTechniqueUpdated = 1;
 8001f72:	4b4d      	ldr	r3, [pc, #308]	; (80020a8 <parseText+0x3b0>)
 8001f74:	2201      	movs	r2, #1
 8001f76:	741a      	strb	r2, [r3, #16]
 8001f78:	e0c4      	b.n	8002104 <parseText+0x40c>
		}
		//internal ADC only
		else if (strcmp(method, "intADC") == 0) {
 8001f7a:	494c      	ldr	r1, [pc, #304]	; (80020ac <parseText+0x3b4>)
 8001f7c:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001f80:	f7fe f95e 	bl	8000240 <strcmp>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d10c      	bne.n	8001fa4 <parseText+0x2ac>
			state.extAdcSetState = 0;
 8001f8a:	4b47      	ldr	r3, [pc, #284]	; (80020a8 <parseText+0x3b0>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	725a      	strb	r2, [r3, #9]
			state.intAdcSetState = 1;
 8001f90:	4b45      	ldr	r3, [pc, #276]	; (80020a8 <parseText+0x3b0>)
 8001f92:	2201      	movs	r2, #1
 8001f94:	729a      	strb	r2, [r3, #10]
			state.compSetState = 0;
 8001f96:	4b44      	ldr	r3, [pc, #272]	; (80020a8 <parseText+0x3b0>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	72da      	strb	r2, [r3, #11]
			state.measureTechniqueUpdated = 1;
 8001f9c:	4b42      	ldr	r3, [pc, #264]	; (80020a8 <parseText+0x3b0>)
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	741a      	strb	r2, [r3, #16]
 8001fa2:	e0af      	b.n	8002104 <parseText+0x40c>
		}
		//comparator only
		else if (strcmp(method, "comp") == 0) {
 8001fa4:	4942      	ldr	r1, [pc, #264]	; (80020b0 <parseText+0x3b8>)
 8001fa6:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001faa:	f7fe f949 	bl	8000240 <strcmp>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d10c      	bne.n	8001fce <parseText+0x2d6>
			state.extAdcSetState = 0;
 8001fb4:	4b3c      	ldr	r3, [pc, #240]	; (80020a8 <parseText+0x3b0>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	725a      	strb	r2, [r3, #9]
			state.intAdcSetState = 0;
 8001fba:	4b3b      	ldr	r3, [pc, #236]	; (80020a8 <parseText+0x3b0>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	729a      	strb	r2, [r3, #10]
			state.compSetState = 1;
 8001fc0:	4b39      	ldr	r3, [pc, #228]	; (80020a8 <parseText+0x3b0>)
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	72da      	strb	r2, [r3, #11]
			state.measureTechniqueUpdated = 1;
 8001fc6:	4b38      	ldr	r3, [pc, #224]	; (80020a8 <parseText+0x3b0>)
 8001fc8:	2201      	movs	r2, #1
 8001fca:	741a      	strb	r2, [r3, #16]
 8001fcc:	e09a      	b.n	8002104 <parseText+0x40c>
		}
		//external ADC + internal ADC
		else if ((strcmp(method, "extADC+intADC")) == 0 || (strcmp(method, "intADC+extADC")) == 0) {
 8001fce:	4939      	ldr	r1, [pc, #228]	; (80020b4 <parseText+0x3bc>)
 8001fd0:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001fd4:	f7fe f934 	bl	8000240 <strcmp>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d007      	beq.n	8001fee <parseText+0x2f6>
 8001fde:	4936      	ldr	r1, [pc, #216]	; (80020b8 <parseText+0x3c0>)
 8001fe0:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001fe4:	f7fe f92c 	bl	8000240 <strcmp>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d10c      	bne.n	8002008 <parseText+0x310>
			state.extAdcSetState = 1;
 8001fee:	4b2e      	ldr	r3, [pc, #184]	; (80020a8 <parseText+0x3b0>)
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	725a      	strb	r2, [r3, #9]
			state.intAdcSetState = 1;
 8001ff4:	4b2c      	ldr	r3, [pc, #176]	; (80020a8 <parseText+0x3b0>)
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	729a      	strb	r2, [r3, #10]
			state.compSetState = 0;
 8001ffa:	4b2b      	ldr	r3, [pc, #172]	; (80020a8 <parseText+0x3b0>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	72da      	strb	r2, [r3, #11]
			state.measureTechniqueUpdated = 1;
 8002000:	4b29      	ldr	r3, [pc, #164]	; (80020a8 <parseText+0x3b0>)
 8002002:	2201      	movs	r2, #1
 8002004:	741a      	strb	r2, [r3, #16]
 8002006:	e07d      	b.n	8002104 <parseText+0x40c>
		}
		//external ADC + comparator
		else if ((strcmp(method, "extADC+comp") == 0) || (strcmp(method, "comp+extADC") == 0)) {
 8002008:	492c      	ldr	r1, [pc, #176]	; (80020bc <parseText+0x3c4>)
 800200a:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800200e:	f7fe f917 	bl	8000240 <strcmp>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d007      	beq.n	8002028 <parseText+0x330>
 8002018:	4929      	ldr	r1, [pc, #164]	; (80020c0 <parseText+0x3c8>)
 800201a:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800201e:	f7fe f90f 	bl	8000240 <strcmp>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d10c      	bne.n	8002042 <parseText+0x34a>
			state.extAdcSetState = 1;
 8002028:	4b1f      	ldr	r3, [pc, #124]	; (80020a8 <parseText+0x3b0>)
 800202a:	2201      	movs	r2, #1
 800202c:	725a      	strb	r2, [r3, #9]
			state.intAdcSetState = 0;
 800202e:	4b1e      	ldr	r3, [pc, #120]	; (80020a8 <parseText+0x3b0>)
 8002030:	2200      	movs	r2, #0
 8002032:	729a      	strb	r2, [r3, #10]
			state.compSetState = 1;
 8002034:	4b1c      	ldr	r3, [pc, #112]	; (80020a8 <parseText+0x3b0>)
 8002036:	2201      	movs	r2, #1
 8002038:	72da      	strb	r2, [r3, #11]
			state.measureTechniqueUpdated = 1;
 800203a:	4b1b      	ldr	r3, [pc, #108]	; (80020a8 <parseText+0x3b0>)
 800203c:	2201      	movs	r2, #1
 800203e:	741a      	strb	r2, [r3, #16]
 8002040:	e060      	b.n	8002104 <parseText+0x40c>
		}
		//internal ADC + comparator
		else if ((strcmp(method, "intADC+comp") == 0) || (strcmp(method, "comp+intADC")) == 0) {
 8002042:	4920      	ldr	r1, [pc, #128]	; (80020c4 <parseText+0x3cc>)
 8002044:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8002048:	f7fe f8fa 	bl	8000240 <strcmp>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d007      	beq.n	8002062 <parseText+0x36a>
 8002052:	491d      	ldr	r1, [pc, #116]	; (80020c8 <parseText+0x3d0>)
 8002054:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8002058:	f7fe f8f2 	bl	8000240 <strcmp>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d134      	bne.n	80020cc <parseText+0x3d4>
			state.extAdcSetState = 0;
 8002062:	4b11      	ldr	r3, [pc, #68]	; (80020a8 <parseText+0x3b0>)
 8002064:	2200      	movs	r2, #0
 8002066:	725a      	strb	r2, [r3, #9]
			state.intAdcSetState = 1;
 8002068:	4b0f      	ldr	r3, [pc, #60]	; (80020a8 <parseText+0x3b0>)
 800206a:	2201      	movs	r2, #1
 800206c:	729a      	strb	r2, [r3, #10]
			state.compSetState = 1;
 800206e:	4b0e      	ldr	r3, [pc, #56]	; (80020a8 <parseText+0x3b0>)
 8002070:	2201      	movs	r2, #1
 8002072:	72da      	strb	r2, [r3, #11]
			state.measureTechniqueUpdated = 1;
 8002074:	4b0c      	ldr	r3, [pc, #48]	; (80020a8 <parseText+0x3b0>)
 8002076:	2201      	movs	r2, #1
 8002078:	741a      	strb	r2, [r3, #16]
 800207a:	e043      	b.n	8002104 <parseText+0x40c>
 800207c:	2002f6c4 	.word	0x2002f6c4
 8002080:	08009e98 	.word	0x08009e98
 8002084:	20004244 	.word	0x20004244
 8002088:	08009eac 	.word	0x08009eac
 800208c:	08009eb0 	.word	0x08009eb0
 8002090:	08009eb4 	.word	0x08009eb4
 8002094:	08009ee4 	.word	0x08009ee4
 8002098:	08009ee8 	.word	0x08009ee8
 800209c:	20000004 	.word	0x20000004
 80020a0:	08009ef0 	.word	0x08009ef0
 80020a4:	08009ef8 	.word	0x08009ef8
 80020a8:	2002f4a4 	.word	0x2002f4a4
 80020ac:	08009f00 	.word	0x08009f00
 80020b0:	08009f08 	.word	0x08009f08
 80020b4:	08009f10 	.word	0x08009f10
 80020b8:	08009f20 	.word	0x08009f20
 80020bc:	08009f30 	.word	0x08009f30
 80020c0:	08009f3c 	.word	0x08009f3c
 80020c4:	08009f48 	.word	0x08009f48
 80020c8:	08009f54 	.word	0x08009f54
		}
		//external ADC + internal ADC + comparator
		else if ((strcmp(method, "extADC+intADC+comp") == 0) || (strcmp(method, "intADC+extADC+comp") == 0)) {
 80020cc:	491f      	ldr	r1, [pc, #124]	; (800214c <parseText+0x454>)
 80020ce:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80020d2:	f7fe f8b5 	bl	8000240 <strcmp>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d007      	beq.n	80020ec <parseText+0x3f4>
 80020dc:	491c      	ldr	r1, [pc, #112]	; (8002150 <parseText+0x458>)
 80020de:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80020e2:	f7fe f8ad 	bl	8000240 <strcmp>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d10b      	bne.n	8002104 <parseText+0x40c>
			state.compSetState = 1;
 80020ec:	4b19      	ldr	r3, [pc, #100]	; (8002154 <parseText+0x45c>)
 80020ee:	2201      	movs	r2, #1
 80020f0:	72da      	strb	r2, [r3, #11]
			state.extAdcSetState = 1;
 80020f2:	4b18      	ldr	r3, [pc, #96]	; (8002154 <parseText+0x45c>)
 80020f4:	2201      	movs	r2, #1
 80020f6:	725a      	strb	r2, [r3, #9]
			state.intAdcSetState = 1;
 80020f8:	4b16      	ldr	r3, [pc, #88]	; (8002154 <parseText+0x45c>)
 80020fa:	2201      	movs	r2, #1
 80020fc:	729a      	strb	r2, [r3, #10]
			state.measureTechniqueUpdated = 1;
 80020fe:	4b15      	ldr	r3, [pc, #84]	; (8002154 <parseText+0x45c>)
 8002100:	2201      	movs	r2, #1
 8002102:	741a      	strb	r2, [r3, #16]
		} else /* default: */
		{

		}
		if (strcmp(count, "INF") == 0) {
 8002104:	4914      	ldr	r1, [pc, #80]	; (8002158 <parseText+0x460>)
 8002106:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 800210a:	f7fe f899 	bl	8000240 <strcmp>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d104      	bne.n	800211e <parseText+0x426>
			state.setMeasurements = -1;
 8002114:	4b0f      	ldr	r3, [pc, #60]	; (8002154 <parseText+0x45c>)
 8002116:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800211a:	81da      	strh	r2, [r3, #14]
 800211c:	e010      	b.n	8002140 <parseText+0x448>
		} else if (strcmp(count, "") == 0) {
 800211e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d103      	bne.n	8002130 <parseText+0x438>
			state.setMeasurements = 1;
 8002128:	4b0a      	ldr	r3, [pc, #40]	; (8002154 <parseText+0x45c>)
 800212a:	2201      	movs	r2, #1
 800212c:	81da      	strh	r2, [r3, #14]
 800212e:	e007      	b.n	8002140 <parseText+0x448>
		} else {
			state.setMeasurements = atoi(count);
 8002130:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002134:	f007 f935 	bl	80093a2 <atoi>
 8002138:	4603      	mov	r3, r0
 800213a:	b21a      	sxth	r2, r3
 800213c:	4b05      	ldr	r3, [pc, #20]	; (8002154 <parseText+0x45c>)
 800213e:	81da      	strh	r2, [r3, #14]
	}
	/* more else if clauses */
	else /* default: */
	{
	}
	clearReceivedCharsBuffer();
 8002140:	f000 f80c 	bl	800215c <clearReceivedCharsBuffer>
}
 8002144:	4618      	mov	r0, r3
 8002146:	3798      	adds	r7, #152	; 0x98
 8002148:	46bd      	mov	sp, r7
 800214a:	bdb0      	pop	{r4, r5, r7, pc}
 800214c:	08009f60 	.word	0x08009f60
 8002150:	08009f74 	.word	0x08009f74
 8002154:	2002f4a4 	.word	0x2002f4a4
 8002158:	08009f88 	.word	0x08009f88

0800215c <clearReceivedCharsBuffer>:

void clearReceivedCharsBuffer() {
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
	int i = 0;
 8002162:	2300      	movs	r3, #0
 8002164:	607b      	str	r3, [r7, #4]
	receivedCharIndex = 0;
 8002166:	4b0c      	ldr	r3, [pc, #48]	; (8002198 <clearReceivedCharsBuffer+0x3c>)
 8002168:	2200      	movs	r2, #0
 800216a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < strlen(receivedChars); i++) {
 800216c:	2300      	movs	r3, #0
 800216e:	607b      	str	r3, [r7, #4]
 8002170:	e007      	b.n	8002182 <clearReceivedCharsBuffer+0x26>
		receivedChars[i] = '\0';
 8002172:	4a0a      	ldr	r2, [pc, #40]	; (800219c <clearReceivedCharsBuffer+0x40>)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	4413      	add	r3, r2
 8002178:	2200      	movs	r2, #0
 800217a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < strlen(receivedChars); i++) {
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	3301      	adds	r3, #1
 8002180:	607b      	str	r3, [r7, #4]
 8002182:	4806      	ldr	r0, [pc, #24]	; (800219c <clearReceivedCharsBuffer+0x40>)
 8002184:	f7fe f866 	bl	8000254 <strlen>
 8002188:	4602      	mov	r2, r0
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	429a      	cmp	r2, r3
 800218e:	d8f0      	bhi.n	8002172 <clearReceivedCharsBuffer+0x16>
	}
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	2002f738 	.word	0x2002f738
 800219c:	2002f6c4 	.word	0x2002f6c4

080021a0 <sendMeasuredData>:

void sendMeasuredData() {
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08c      	sub	sp, #48	; 0x30
 80021a4:	af00      	add	r7, sp, #0
	char msg_freq[16];
	char msg_buffers[16];
	uint16_t adc = 0;
 80021a6:	2300      	movs	r3, #0
 80021a8:	857b      	strh	r3, [r7, #42]	; 0x2a
	int i = 0;
 80021aa:	2300      	movs	r3, #0
 80021ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((state.extAdcReadyToSend == 1)) {
 80021ae:	4ba7      	ldr	r3, [pc, #668]	; (800244c <sendMeasuredData+0x2ac>)
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d170      	bne.n	8002298 <sendMeasuredData+0xf8>
		set_LED1(0, 0, 1);
 80021b6:	2201      	movs	r2, #1
 80021b8:	2100      	movs	r1, #0
 80021ba:	2000      	movs	r0, #0
 80021bc:	f7ff faba 	bl	8001734 <set_LED1>
		sprintf(msg_buffers, "*extADC:\n");
 80021c0:	1d3b      	adds	r3, r7, #4
 80021c2:	4aa3      	ldr	r2, [pc, #652]	; (8002450 <sendMeasuredData+0x2b0>)
 80021c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80021c6:	c303      	stmia	r3!, {r0, r1}
 80021c8:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 80021ca:	1d3b      	adds	r3, r7, #4
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7fe f841 	bl	8000254 <strlen>
 80021d2:	4603      	mov	r3, r0
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	1d39      	adds	r1, r7, #4
 80021d8:	f04f 33ff 	mov.w	r3, #4294967295
 80021dc:	489d      	ldr	r0, [pc, #628]	; (8002454 <sendMeasuredData+0x2b4>)
 80021de:	f006 f947 	bl	8008470 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		// first buffer
		for (i = 0; i < samplesPerPeriod; i++) {
 80021e2:	2300      	movs	r3, #0
 80021e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021e6:	e019      	b.n	800221c <sendMeasuredData+0x7c>
			adc = (buffer_extAdc_1.uint16[i]);
 80021e8:	4a9b      	ldr	r2, [pc, #620]	; (8002458 <sendMeasuredData+0x2b8>)
 80021ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021f0:	857b      	strh	r3, [r7, #42]	; 0x2a
			sprintf(msg_buffers, "%hu\n", adc);
 80021f2:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 80021f4:	1d3b      	adds	r3, r7, #4
 80021f6:	4999      	ldr	r1, [pc, #612]	; (800245c <sendMeasuredData+0x2bc>)
 80021f8:	4618      	mov	r0, r3
 80021fa:	f007 f909 	bl	8009410 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 80021fe:	1d3b      	adds	r3, r7, #4
 8002200:	4618      	mov	r0, r3
 8002202:	f7fe f827 	bl	8000254 <strlen>
 8002206:	4603      	mov	r3, r0
 8002208:	b29a      	uxth	r2, r3
 800220a:	1d39      	adds	r1, r7, #4
 800220c:	f04f 33ff 	mov.w	r3, #4294967295
 8002210:	4890      	ldr	r0, [pc, #576]	; (8002454 <sendMeasuredData+0x2b4>)
 8002212:	f006 f92d 	bl	8008470 <HAL_UART_Transmit>
		for (i = 0; i < samplesPerPeriod; i++) {
 8002216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002218:	3301      	adds	r3, #1
 800221a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800221c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800221e:	4b90      	ldr	r3, [pc, #576]	; (8002460 <sendMeasuredData+0x2c0>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	429a      	cmp	r2, r3
 8002224:	d3e0      	bcc.n	80021e8 <sendMeasuredData+0x48>
			HAL_MAX_DELAY);
		}
		//second buffer
		for (i = 0; i < samplesPerPeriod; i++) {
 8002226:	2300      	movs	r3, #0
 8002228:	62fb      	str	r3, [r7, #44]	; 0x2c
 800222a:	e019      	b.n	8002260 <sendMeasuredData+0xc0>
			adc = (buffer_extAdc_2.uint16[i]);
 800222c:	4a8d      	ldr	r2, [pc, #564]	; (8002464 <sendMeasuredData+0x2c4>)
 800222e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002230:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002234:	857b      	strh	r3, [r7, #42]	; 0x2a
			sprintf(msg_buffers, "%hu\n", adc);
 8002236:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8002238:	1d3b      	adds	r3, r7, #4
 800223a:	4988      	ldr	r1, [pc, #544]	; (800245c <sendMeasuredData+0x2bc>)
 800223c:	4618      	mov	r0, r3
 800223e:	f007 f8e7 	bl	8009410 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 8002242:	1d3b      	adds	r3, r7, #4
 8002244:	4618      	mov	r0, r3
 8002246:	f7fe f805 	bl	8000254 <strlen>
 800224a:	4603      	mov	r3, r0
 800224c:	b29a      	uxth	r2, r3
 800224e:	1d39      	adds	r1, r7, #4
 8002250:	f04f 33ff 	mov.w	r3, #4294967295
 8002254:	487f      	ldr	r0, [pc, #508]	; (8002454 <sendMeasuredData+0x2b4>)
 8002256:	f006 f90b 	bl	8008470 <HAL_UART_Transmit>
		for (i = 0; i < samplesPerPeriod; i++) {
 800225a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800225c:	3301      	adds	r3, #1
 800225e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002260:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002262:	4b7f      	ldr	r3, [pc, #508]	; (8002460 <sendMeasuredData+0x2c0>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	429a      	cmp	r2, r3
 8002268:	d3e0      	bcc.n	800222c <sendMeasuredData+0x8c>
			HAL_MAX_DELAY);
		}
		sprintf(msg_buffers, "*\n");
 800226a:	1d3b      	adds	r3, r7, #4
 800226c:	4a7e      	ldr	r2, [pc, #504]	; (8002468 <sendMeasuredData+0x2c8>)
 800226e:	6812      	ldr	r2, [r2, #0]
 8002270:	4611      	mov	r1, r2
 8002272:	8019      	strh	r1, [r3, #0]
 8002274:	3302      	adds	r3, #2
 8002276:	0c12      	lsrs	r2, r2, #16
 8002278:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 800227a:	1d3b      	adds	r3, r7, #4
 800227c:	4618      	mov	r0, r3
 800227e:	f7fd ffe9 	bl	8000254 <strlen>
 8002282:	4603      	mov	r3, r0
 8002284:	b29a      	uxth	r2, r3
 8002286:	1d39      	adds	r1, r7, #4
 8002288:	f04f 33ff 	mov.w	r3, #4294967295
 800228c:	4871      	ldr	r0, [pc, #452]	; (8002454 <sendMeasuredData+0x2b4>)
 800228e:	f006 f8ef 	bl	8008470 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		state.extAdcReadyToSend = 0;
 8002292:	4b6e      	ldr	r3, [pc, #440]	; (800244c <sendMeasuredData+0x2ac>)
 8002294:	2200      	movs	r2, #0
 8002296:	701a      	strb	r2, [r3, #0]
	}

	if ((state.intAdcReadyToSend == 1)) {
 8002298:	4b6c      	ldr	r3, [pc, #432]	; (800244c <sendMeasuredData+0x2ac>)
 800229a:	785b      	ldrb	r3, [r3, #1]
 800229c:	2b01      	cmp	r3, #1
 800229e:	d170      	bne.n	8002382 <sendMeasuredData+0x1e2>
		set_LED1(0, 0, 1);
 80022a0:	2201      	movs	r2, #1
 80022a2:	2100      	movs	r1, #0
 80022a4:	2000      	movs	r0, #0
 80022a6:	f7ff fa45 	bl	8001734 <set_LED1>
		sprintf(msg_buffers, "*intADC:\n");
 80022aa:	1d3b      	adds	r3, r7, #4
 80022ac:	4a6f      	ldr	r2, [pc, #444]	; (800246c <sendMeasuredData+0x2cc>)
 80022ae:	ca07      	ldmia	r2, {r0, r1, r2}
 80022b0:	c303      	stmia	r3!, {r0, r1}
 80022b2:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 80022b4:	1d3b      	adds	r3, r7, #4
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7fd ffcc 	bl	8000254 <strlen>
 80022bc:	4603      	mov	r3, r0
 80022be:	b29a      	uxth	r2, r3
 80022c0:	1d39      	adds	r1, r7, #4
 80022c2:	f04f 33ff 	mov.w	r3, #4294967295
 80022c6:	4863      	ldr	r0, [pc, #396]	; (8002454 <sendMeasuredData+0x2b4>)
 80022c8:	f006 f8d2 	bl	8008470 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		// first buffer
		for (i = 0; i < samplesPerPeriod; i++) {
 80022cc:	2300      	movs	r3, #0
 80022ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022d0:	e019      	b.n	8002306 <sendMeasuredData+0x166>
			adc = (buffer_intAdc_1.uint16[i]);
 80022d2:	4a67      	ldr	r2, [pc, #412]	; (8002470 <sendMeasuredData+0x2d0>)
 80022d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022da:	857b      	strh	r3, [r7, #42]	; 0x2a
			sprintf(msg_buffers, "%hu\n", adc);
 80022dc:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 80022de:	1d3b      	adds	r3, r7, #4
 80022e0:	495e      	ldr	r1, [pc, #376]	; (800245c <sendMeasuredData+0x2bc>)
 80022e2:	4618      	mov	r0, r3
 80022e4:	f007 f894 	bl	8009410 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 80022e8:	1d3b      	adds	r3, r7, #4
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7fd ffb2 	bl	8000254 <strlen>
 80022f0:	4603      	mov	r3, r0
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	1d39      	adds	r1, r7, #4
 80022f6:	f04f 33ff 	mov.w	r3, #4294967295
 80022fa:	4856      	ldr	r0, [pc, #344]	; (8002454 <sendMeasuredData+0x2b4>)
 80022fc:	f006 f8b8 	bl	8008470 <HAL_UART_Transmit>
		for (i = 0; i < samplesPerPeriod; i++) {
 8002300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002302:	3301      	adds	r3, #1
 8002304:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002306:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002308:	4b55      	ldr	r3, [pc, #340]	; (8002460 <sendMeasuredData+0x2c0>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	429a      	cmp	r2, r3
 800230e:	d3e0      	bcc.n	80022d2 <sendMeasuredData+0x132>
			HAL_MAX_DELAY);
		}
		//second buffer
		for (i = 0; i < samplesPerPeriod; i++) {
 8002310:	2300      	movs	r3, #0
 8002312:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002314:	e019      	b.n	800234a <sendMeasuredData+0x1aa>
			adc = (buffer_intAdc_2.uint16[i]);
 8002316:	4a57      	ldr	r2, [pc, #348]	; (8002474 <sendMeasuredData+0x2d4>)
 8002318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800231a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800231e:	857b      	strh	r3, [r7, #42]	; 0x2a
			sprintf(msg_buffers, "%hu\n", adc);
 8002320:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8002322:	1d3b      	adds	r3, r7, #4
 8002324:	494d      	ldr	r1, [pc, #308]	; (800245c <sendMeasuredData+0x2bc>)
 8002326:	4618      	mov	r0, r3
 8002328:	f007 f872 	bl	8009410 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 800232c:	1d3b      	adds	r3, r7, #4
 800232e:	4618      	mov	r0, r3
 8002330:	f7fd ff90 	bl	8000254 <strlen>
 8002334:	4603      	mov	r3, r0
 8002336:	b29a      	uxth	r2, r3
 8002338:	1d39      	adds	r1, r7, #4
 800233a:	f04f 33ff 	mov.w	r3, #4294967295
 800233e:	4845      	ldr	r0, [pc, #276]	; (8002454 <sendMeasuredData+0x2b4>)
 8002340:	f006 f896 	bl	8008470 <HAL_UART_Transmit>
		for (i = 0; i < samplesPerPeriod; i++) {
 8002344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002346:	3301      	adds	r3, #1
 8002348:	62fb      	str	r3, [r7, #44]	; 0x2c
 800234a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800234c:	4b44      	ldr	r3, [pc, #272]	; (8002460 <sendMeasuredData+0x2c0>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	429a      	cmp	r2, r3
 8002352:	d3e0      	bcc.n	8002316 <sendMeasuredData+0x176>
			HAL_MAX_DELAY);
		}
		sprintf(msg_buffers, "*\n");
 8002354:	1d3b      	adds	r3, r7, #4
 8002356:	4a44      	ldr	r2, [pc, #272]	; (8002468 <sendMeasuredData+0x2c8>)
 8002358:	6812      	ldr	r2, [r2, #0]
 800235a:	4611      	mov	r1, r2
 800235c:	8019      	strh	r1, [r3, #0]
 800235e:	3302      	adds	r3, #2
 8002360:	0c12      	lsrs	r2, r2, #16
 8002362:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 8002364:	1d3b      	adds	r3, r7, #4
 8002366:	4618      	mov	r0, r3
 8002368:	f7fd ff74 	bl	8000254 <strlen>
 800236c:	4603      	mov	r3, r0
 800236e:	b29a      	uxth	r2, r3
 8002370:	1d39      	adds	r1, r7, #4
 8002372:	f04f 33ff 	mov.w	r3, #4294967295
 8002376:	4837      	ldr	r0, [pc, #220]	; (8002454 <sendMeasuredData+0x2b4>)
 8002378:	f006 f87a 	bl	8008470 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		state.intAdcReadyToSend = 0;
 800237c:	4b33      	ldr	r3, [pc, #204]	; (800244c <sendMeasuredData+0x2ac>)
 800237e:	2200      	movs	r2, #0
 8002380:	705a      	strb	r2, [r3, #1]
	}

	if ((state.compReadyToSend == 1)) {
 8002382:	4b32      	ldr	r3, [pc, #200]	; (800244c <sendMeasuredData+0x2ac>)
 8002384:	789b      	ldrb	r3, [r3, #2]
 8002386:	2b01      	cmp	r3, #1
 8002388:	d15c      	bne.n	8002444 <sendMeasuredData+0x2a4>
		set_LED1(0, 0, 1);
 800238a:	2201      	movs	r2, #1
 800238c:	2100      	movs	r1, #0
 800238e:	2000      	movs	r0, #0
 8002390:	f7ff f9d0 	bl	8001734 <set_LED1>
		//send frequency
		sprintf(msg_buffers, "*comp:\n");
 8002394:	1d3b      	adds	r3, r7, #4
 8002396:	4a38      	ldr	r2, [pc, #224]	; (8002478 <sendMeasuredData+0x2d8>)
 8002398:	e892 0003 	ldmia.w	r2, {r0, r1}
 800239c:	e883 0003 	stmia.w	r3, {r0, r1}
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 80023a0:	1d3b      	adds	r3, r7, #4
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7fd ff56 	bl	8000254 <strlen>
 80023a8:	4603      	mov	r3, r0
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	1d39      	adds	r1, r7, #4
 80023ae:	f04f 33ff 	mov.w	r3, #4294967295
 80023b2:	4828      	ldr	r0, [pc, #160]	; (8002454 <sendMeasuredData+0x2b4>)
 80023b4:	f006 f85c 	bl	8008470 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		for (i = 0; i < 4000; i++) {
 80023b8:	2300      	movs	r3, #0
 80023ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80023bc:	e022      	b.n	8002404 <sendMeasuredData+0x264>
			uint32_t freq = buffer_comp[i + 1] - buffer_comp[i];
 80023be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023c0:	3301      	adds	r3, #1
 80023c2:	4a2e      	ldr	r2, [pc, #184]	; (800247c <sendMeasuredData+0x2dc>)
 80023c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80023c8:	492c      	ldr	r1, [pc, #176]	; (800247c <sendMeasuredData+0x2dc>)
 80023ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023cc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	627b      	str	r3, [r7, #36]	; 0x24
			sprintf(msg_freq, "%d\n", freq);
 80023d4:	f107 0314 	add.w	r3, r7, #20
 80023d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023da:	4929      	ldr	r1, [pc, #164]	; (8002480 <sendMeasuredData+0x2e0>)
 80023dc:	4618      	mov	r0, r3
 80023de:	f007 f817 	bl	8009410 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_freq, strlen(msg_freq), HAL_MAX_DELAY);
 80023e2:	f107 0314 	add.w	r3, r7, #20
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7fd ff34 	bl	8000254 <strlen>
 80023ec:	4603      	mov	r3, r0
 80023ee:	b29a      	uxth	r2, r3
 80023f0:	f107 0114 	add.w	r1, r7, #20
 80023f4:	f04f 33ff 	mov.w	r3, #4294967295
 80023f8:	4816      	ldr	r0, [pc, #88]	; (8002454 <sendMeasuredData+0x2b4>)
 80023fa:	f006 f839 	bl	8008470 <HAL_UART_Transmit>
		for (i = 0; i < 4000; i++) {
 80023fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002400:	3301      	adds	r3, #1
 8002402:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002406:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800240a:	dbd8      	blt.n	80023be <sendMeasuredData+0x21e>
		}
		sprintf(msg_buffers, "*\n");
 800240c:	1d3b      	adds	r3, r7, #4
 800240e:	4a16      	ldr	r2, [pc, #88]	; (8002468 <sendMeasuredData+0x2c8>)
 8002410:	6812      	ldr	r2, [r2, #0]
 8002412:	4611      	mov	r1, r2
 8002414:	8019      	strh	r1, [r3, #0]
 8002416:	3302      	adds	r3, #2
 8002418:	0c12      	lsrs	r2, r2, #16
 800241a:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 800241c:	1d3b      	adds	r3, r7, #4
 800241e:	4618      	mov	r0, r3
 8002420:	f7fd ff18 	bl	8000254 <strlen>
 8002424:	4603      	mov	r3, r0
 8002426:	b29a      	uxth	r2, r3
 8002428:	1d39      	adds	r1, r7, #4
 800242a:	f04f 33ff 	mov.w	r3, #4294967295
 800242e:	4809      	ldr	r0, [pc, #36]	; (8002454 <sendMeasuredData+0x2b4>)
 8002430:	f006 f81e 	bl	8008470 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		set_LED1(0, 0, 0);
 8002434:	2200      	movs	r2, #0
 8002436:	2100      	movs	r1, #0
 8002438:	2000      	movs	r0, #0
 800243a:	f7ff f97b 	bl	8001734 <set_LED1>
		state.compReadyToSend = 0;
 800243e:	4b03      	ldr	r3, [pc, #12]	; (800244c <sendMeasuredData+0x2ac>)
 8002440:	2200      	movs	r2, #0
 8002442:	709a      	strb	r2, [r3, #2]
	}
}
 8002444:	bf00      	nop
 8002446:	3730      	adds	r7, #48	; 0x30
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	2002f4a4 	.word	0x2002f4a4
 8002450:	08009f8c 	.word	0x08009f8c
 8002454:	20004244 	.word	0x20004244
 8002458:	20045188 	.word	0x20045188
 800245c:	08009e84 	.word	0x08009e84
 8002460:	20000000 	.word	0x20000000
 8002464:	20019b9c 	.word	0x20019b9c
 8002468:	08009f98 	.word	0x08009f98
 800246c:	08009f9c 	.word	0x08009f9c
 8002470:	2002f8a0 	.word	0x2002f8a0
 8002474:	20004314 	.word	0x20004314
 8002478:	08009fa8 	.word	0x08009fa8
 800247c:	20000214 	.word	0x20000214
 8002480:	08009e94 	.word	0x08009e94

08002484 <updateState>:

void updateState() {
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
	state.remainingMeasurements = state.setMeasurements;
 8002488:	4b0d      	ldr	r3, [pc, #52]	; (80024c0 <updateState+0x3c>)
 800248a:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 800248e:	4b0c      	ldr	r3, [pc, #48]	; (80024c0 <updateState+0x3c>)
 8002490:	819a      	strh	r2, [r3, #12]
	state.extAdcActiveState = state.extAdcSetState;
 8002492:	4b0b      	ldr	r3, [pc, #44]	; (80024c0 <updateState+0x3c>)
 8002494:	7a5a      	ldrb	r2, [r3, #9]
 8002496:	4b0a      	ldr	r3, [pc, #40]	; (80024c0 <updateState+0x3c>)
 8002498:	70da      	strb	r2, [r3, #3]
	state.intAdcActiveState = state.intAdcSetState;
 800249a:	4b09      	ldr	r3, [pc, #36]	; (80024c0 <updateState+0x3c>)
 800249c:	7a9a      	ldrb	r2, [r3, #10]
 800249e:	4b08      	ldr	r3, [pc, #32]	; (80024c0 <updateState+0x3c>)
 80024a0:	711a      	strb	r2, [r3, #4]
	state.compActiveState = state.compSetState;
 80024a2:	4b07      	ldr	r3, [pc, #28]	; (80024c0 <updateState+0x3c>)
 80024a4:	7ada      	ldrb	r2, [r3, #11]
 80024a6:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <updateState+0x3c>)
 80024a8:	715a      	strb	r2, [r3, #5]
	state.preparedToRunPolarizationPhase = 1;
 80024aa:	4b05      	ldr	r3, [pc, #20]	; (80024c0 <updateState+0x3c>)
 80024ac:	2201      	movs	r2, #1
 80024ae:	745a      	strb	r2, [r3, #17]
	state.measureTechniqueUpdated = 0;
 80024b0:	4b03      	ldr	r3, [pc, #12]	; (80024c0 <updateState+0x3c>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	741a      	strb	r2, [r3, #16]
}
 80024b6:	bf00      	nop
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	2002f4a4 	.word	0x2002f4a4

080024c4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
	...

080024d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80024da:	4b0f      	ldr	r3, [pc, #60]	; (8002518 <HAL_MspInit+0x44>)
 80024dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024de:	4a0e      	ldr	r2, [pc, #56]	; (8002518 <HAL_MspInit+0x44>)
 80024e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024e4:	6413      	str	r3, [r2, #64]	; 0x40
 80024e6:	4b0c      	ldr	r3, [pc, #48]	; (8002518 <HAL_MspInit+0x44>)
 80024e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ee:	607b      	str	r3, [r7, #4]
 80024f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024f2:	4b09      	ldr	r3, [pc, #36]	; (8002518 <HAL_MspInit+0x44>)
 80024f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f6:	4a08      	ldr	r2, [pc, #32]	; (8002518 <HAL_MspInit+0x44>)
 80024f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024fc:	6453      	str	r3, [r2, #68]	; 0x44
 80024fe:	4b06      	ldr	r3, [pc, #24]	; (8002518 <HAL_MspInit+0x44>)
 8002500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002502:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002506:	603b      	str	r3, [r7, #0]
 8002508:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800250a:	bf00      	nop
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	40023800 	.word	0x40023800

0800251c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b08a      	sub	sp, #40	; 0x28
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002524:	f107 0314 	add.w	r3, r7, #20
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	60da      	str	r2, [r3, #12]
 8002532:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a2c      	ldr	r2, [pc, #176]	; (80025ec <HAL_ADC_MspInit+0xd0>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d152      	bne.n	80025e4 <HAL_ADC_MspInit+0xc8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800253e:	4b2c      	ldr	r3, [pc, #176]	; (80025f0 <HAL_ADC_MspInit+0xd4>)
 8002540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002542:	4a2b      	ldr	r2, [pc, #172]	; (80025f0 <HAL_ADC_MspInit+0xd4>)
 8002544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002548:	6453      	str	r3, [r2, #68]	; 0x44
 800254a:	4b29      	ldr	r3, [pc, #164]	; (80025f0 <HAL_ADC_MspInit+0xd4>)
 800254c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800254e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002552:	613b      	str	r3, [r7, #16]
 8002554:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002556:	4b26      	ldr	r3, [pc, #152]	; (80025f0 <HAL_ADC_MspInit+0xd4>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255a:	4a25      	ldr	r2, [pc, #148]	; (80025f0 <HAL_ADC_MspInit+0xd4>)
 800255c:	f043 0301 	orr.w	r3, r3, #1
 8002560:	6313      	str	r3, [r2, #48]	; 0x30
 8002562:	4b23      	ldr	r3, [pc, #140]	; (80025f0 <HAL_ADC_MspInit+0xd4>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0/WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = Amp_fil_sig_int_ADC_Pin;
 800256e:	2301      	movs	r3, #1
 8002570:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002572:	2303      	movs	r3, #3
 8002574:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002576:	2300      	movs	r3, #0
 8002578:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Amp_fil_sig_int_ADC_GPIO_Port, &GPIO_InitStruct);
 800257a:	f107 0314 	add.w	r3, r7, #20
 800257e:	4619      	mov	r1, r3
 8002580:	481c      	ldr	r0, [pc, #112]	; (80025f4 <HAL_ADC_MspInit+0xd8>)
 8002582:	f001 feb3 	bl	80042ec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8002586:	4b1c      	ldr	r3, [pc, #112]	; (80025f8 <HAL_ADC_MspInit+0xdc>)
 8002588:	4a1c      	ldr	r2, [pc, #112]	; (80025fc <HAL_ADC_MspInit+0xe0>)
 800258a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800258c:	4b1a      	ldr	r3, [pc, #104]	; (80025f8 <HAL_ADC_MspInit+0xdc>)
 800258e:	2200      	movs	r2, #0
 8002590:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002592:	4b19      	ldr	r3, [pc, #100]	; (80025f8 <HAL_ADC_MspInit+0xdc>)
 8002594:	2200      	movs	r2, #0
 8002596:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002598:	4b17      	ldr	r3, [pc, #92]	; (80025f8 <HAL_ADC_MspInit+0xdc>)
 800259a:	2200      	movs	r2, #0
 800259c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800259e:	4b16      	ldr	r3, [pc, #88]	; (80025f8 <HAL_ADC_MspInit+0xdc>)
 80025a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025a4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80025a6:	4b14      	ldr	r3, [pc, #80]	; (80025f8 <HAL_ADC_MspInit+0xdc>)
 80025a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025ac:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80025ae:	4b12      	ldr	r3, [pc, #72]	; (80025f8 <HAL_ADC_MspInit+0xdc>)
 80025b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025b4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80025b6:	4b10      	ldr	r3, [pc, #64]	; (80025f8 <HAL_ADC_MspInit+0xdc>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80025bc:	4b0e      	ldr	r3, [pc, #56]	; (80025f8 <HAL_ADC_MspInit+0xdc>)
 80025be:	2200      	movs	r2, #0
 80025c0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025c2:	4b0d      	ldr	r3, [pc, #52]	; (80025f8 <HAL_ADC_MspInit+0xdc>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80025c8:	480b      	ldr	r0, [pc, #44]	; (80025f8 <HAL_ADC_MspInit+0xdc>)
 80025ca:	f001 faf7 	bl	8003bbc <HAL_DMA_Init>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <HAL_ADC_MspInit+0xbc>
    {
      Error_Handler();
 80025d4:	f7ff ff76 	bl	80024c4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a07      	ldr	r2, [pc, #28]	; (80025f8 <HAL_ADC_MspInit+0xdc>)
 80025dc:	639a      	str	r2, [r3, #56]	; 0x38
 80025de:	4a06      	ldr	r2, [pc, #24]	; (80025f8 <HAL_ADC_MspInit+0xdc>)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80025e4:	bf00      	nop
 80025e6:	3728      	adds	r7, #40	; 0x28
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40012000 	.word	0x40012000
 80025f0:	40023800 	.word	0x40023800
 80025f4:	40020000 	.word	0x40020000
 80025f8:	2002f664 	.word	0x2002f664
 80025fc:	40026470 	.word	0x40026470

08002600 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b08c      	sub	sp, #48	; 0x30
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002608:	f107 031c 	add.w	r3, r7, #28
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
 8002616:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a3d      	ldr	r2, [pc, #244]	; (8002714 <HAL_I2C_MspInit+0x114>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d128      	bne.n	8002674 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002622:	4b3d      	ldr	r3, [pc, #244]	; (8002718 <HAL_I2C_MspInit+0x118>)
 8002624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002626:	4a3c      	ldr	r2, [pc, #240]	; (8002718 <HAL_I2C_MspInit+0x118>)
 8002628:	f043 0302 	orr.w	r3, r3, #2
 800262c:	6313      	str	r3, [r2, #48]	; 0x30
 800262e:	4b3a      	ldr	r3, [pc, #232]	; (8002718 <HAL_I2C_MspInit+0x118>)
 8002630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	61bb      	str	r3, [r7, #24]
 8002638:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800263a:	23c0      	movs	r3, #192	; 0xc0
 800263c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800263e:	2312      	movs	r3, #18
 8002640:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002642:	2301      	movs	r3, #1
 8002644:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002646:	2303      	movs	r3, #3
 8002648:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800264a:	2304      	movs	r3, #4
 800264c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800264e:	f107 031c 	add.w	r3, r7, #28
 8002652:	4619      	mov	r1, r3
 8002654:	4831      	ldr	r0, [pc, #196]	; (800271c <HAL_I2C_MspInit+0x11c>)
 8002656:	f001 fe49 	bl	80042ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800265a:	4b2f      	ldr	r3, [pc, #188]	; (8002718 <HAL_I2C_MspInit+0x118>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	4a2e      	ldr	r2, [pc, #184]	; (8002718 <HAL_I2C_MspInit+0x118>)
 8002660:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002664:	6413      	str	r3, [r2, #64]	; 0x40
 8002666:	4b2c      	ldr	r3, [pc, #176]	; (8002718 <HAL_I2C_MspInit+0x118>)
 8002668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800266e:	617b      	str	r3, [r7, #20]
 8002670:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002672:	e04a      	b.n	800270a <HAL_I2C_MspInit+0x10a>
  else if(hi2c->Instance==I2C3)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a29      	ldr	r2, [pc, #164]	; (8002720 <HAL_I2C_MspInit+0x120>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d145      	bne.n	800270a <HAL_I2C_MspInit+0x10a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800267e:	4b26      	ldr	r3, [pc, #152]	; (8002718 <HAL_I2C_MspInit+0x118>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	4a25      	ldr	r2, [pc, #148]	; (8002718 <HAL_I2C_MspInit+0x118>)
 8002684:	f043 0304 	orr.w	r3, r3, #4
 8002688:	6313      	str	r3, [r2, #48]	; 0x30
 800268a:	4b23      	ldr	r3, [pc, #140]	; (8002718 <HAL_I2C_MspInit+0x118>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	613b      	str	r3, [r7, #16]
 8002694:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002696:	4b20      	ldr	r3, [pc, #128]	; (8002718 <HAL_I2C_MspInit+0x118>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	4a1f      	ldr	r2, [pc, #124]	; (8002718 <HAL_I2C_MspInit+0x118>)
 800269c:	f043 0301 	orr.w	r3, r3, #1
 80026a0:	6313      	str	r3, [r2, #48]	; 0x30
 80026a2:	4b1d      	ldr	r3, [pc, #116]	; (8002718 <HAL_I2C_MspInit+0x118>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	60fb      	str	r3, [r7, #12]
 80026ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80026ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026b4:	2312      	movs	r3, #18
 80026b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026b8:	2301      	movs	r3, #1
 80026ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026bc:	2303      	movs	r3, #3
 80026be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80026c0:	2304      	movs	r3, #4
 80026c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026c4:	f107 031c 	add.w	r3, r7, #28
 80026c8:	4619      	mov	r1, r3
 80026ca:	4816      	ldr	r0, [pc, #88]	; (8002724 <HAL_I2C_MspInit+0x124>)
 80026cc:	f001 fe0e 	bl	80042ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80026d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026d6:	2312      	movs	r3, #18
 80026d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026da:	2301      	movs	r3, #1
 80026dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026de:	2303      	movs	r3, #3
 80026e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80026e2:	2304      	movs	r3, #4
 80026e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e6:	f107 031c 	add.w	r3, r7, #28
 80026ea:	4619      	mov	r1, r3
 80026ec:	480e      	ldr	r0, [pc, #56]	; (8002728 <HAL_I2C_MspInit+0x128>)
 80026ee:	f001 fdfd 	bl	80042ec <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80026f2:	4b09      	ldr	r3, [pc, #36]	; (8002718 <HAL_I2C_MspInit+0x118>)
 80026f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f6:	4a08      	ldr	r2, [pc, #32]	; (8002718 <HAL_I2C_MspInit+0x118>)
 80026f8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80026fc:	6413      	str	r3, [r2, #64]	; 0x40
 80026fe:	4b06      	ldr	r3, [pc, #24]	; (8002718 <HAL_I2C_MspInit+0x118>)
 8002700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002702:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002706:	60bb      	str	r3, [r7, #8]
 8002708:	68bb      	ldr	r3, [r7, #8]
}
 800270a:	bf00      	nop
 800270c:	3730      	adds	r7, #48	; 0x30
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	40005400 	.word	0x40005400
 8002718:	40023800 	.word	0x40023800
 800271c:	40020400 	.word	0x40020400
 8002720:	40005c00 	.word	0x40005c00
 8002724:	40020800 	.word	0x40020800
 8002728:	40020000 	.word	0x40020000

0800272c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b08c      	sub	sp, #48	; 0x30
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002734:	f107 031c 	add.w	r3, r7, #28
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	605a      	str	r2, [r3, #4]
 800273e:	609a      	str	r2, [r3, #8]
 8002740:	60da      	str	r2, [r3, #12]
 8002742:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a46      	ldr	r2, [pc, #280]	; (8002864 <HAL_SPI_MspInit+0x138>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d158      	bne.n	8002800 <HAL_SPI_MspInit+0xd4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800274e:	4b46      	ldr	r3, [pc, #280]	; (8002868 <HAL_SPI_MspInit+0x13c>)
 8002750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002752:	4a45      	ldr	r2, [pc, #276]	; (8002868 <HAL_SPI_MspInit+0x13c>)
 8002754:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002758:	6453      	str	r3, [r2, #68]	; 0x44
 800275a:	4b43      	ldr	r3, [pc, #268]	; (8002868 <HAL_SPI_MspInit+0x13c>)
 800275c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002762:	61bb      	str	r3, [r7, #24]
 8002764:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002766:	4b40      	ldr	r3, [pc, #256]	; (8002868 <HAL_SPI_MspInit+0x13c>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276a:	4a3f      	ldr	r2, [pc, #252]	; (8002868 <HAL_SPI_MspInit+0x13c>)
 800276c:	f043 0301 	orr.w	r3, r3, #1
 8002770:	6313      	str	r3, [r2, #48]	; 0x30
 8002772:	4b3d      	ldr	r3, [pc, #244]	; (8002868 <HAL_SPI_MspInit+0x13c>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002776:	f003 0301 	and.w	r3, r3, #1
 800277a:	617b      	str	r3, [r7, #20]
 800277c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_NSS_for_MCU_Pin|SPI1_CLK_ext_ADC_Pin|SPI1_MOSI_ext_ADC_Pin;
 800277e:	23b0      	movs	r3, #176	; 0xb0
 8002780:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002782:	2302      	movs	r3, #2
 8002784:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002786:	2300      	movs	r3, #0
 8002788:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800278a:	2303      	movs	r3, #3
 800278c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800278e:	2305      	movs	r3, #5
 8002790:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002792:	f107 031c 	add.w	r3, r7, #28
 8002796:	4619      	mov	r1, r3
 8002798:	4834      	ldr	r0, [pc, #208]	; (800286c <HAL_SPI_MspInit+0x140>)
 800279a:	f001 fda7 	bl	80042ec <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 800279e:	4b34      	ldr	r3, [pc, #208]	; (8002870 <HAL_SPI_MspInit+0x144>)
 80027a0:	4a34      	ldr	r2, [pc, #208]	; (8002874 <HAL_SPI_MspInit+0x148>)
 80027a2:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 80027a4:	4b32      	ldr	r3, [pc, #200]	; (8002870 <HAL_SPI_MspInit+0x144>)
 80027a6:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80027aa:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027ac:	4b30      	ldr	r3, [pc, #192]	; (8002870 <HAL_SPI_MspInit+0x144>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027b2:	4b2f      	ldr	r3, [pc, #188]	; (8002870 <HAL_SPI_MspInit+0x144>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027b8:	4b2d      	ldr	r3, [pc, #180]	; (8002870 <HAL_SPI_MspInit+0x144>)
 80027ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027be:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80027c0:	4b2b      	ldr	r3, [pc, #172]	; (8002870 <HAL_SPI_MspInit+0x144>)
 80027c2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027c6:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80027c8:	4b29      	ldr	r3, [pc, #164]	; (8002870 <HAL_SPI_MspInit+0x144>)
 80027ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027ce:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80027d0:	4b27      	ldr	r3, [pc, #156]	; (8002870 <HAL_SPI_MspInit+0x144>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027d6:	4b26      	ldr	r3, [pc, #152]	; (8002870 <HAL_SPI_MspInit+0x144>)
 80027d8:	2200      	movs	r2, #0
 80027da:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027dc:	4b24      	ldr	r3, [pc, #144]	; (8002870 <HAL_SPI_MspInit+0x144>)
 80027de:	2200      	movs	r2, #0
 80027e0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80027e2:	4823      	ldr	r0, [pc, #140]	; (8002870 <HAL_SPI_MspInit+0x144>)
 80027e4:	f001 f9ea 	bl	8003bbc <HAL_DMA_Init>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <HAL_SPI_MspInit+0xc6>
    {
      Error_Handler();
 80027ee:	f7ff fe69 	bl	80024c4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a1e      	ldr	r2, [pc, #120]	; (8002870 <HAL_SPI_MspInit+0x144>)
 80027f6:	659a      	str	r2, [r3, #88]	; 0x58
 80027f8:	4a1d      	ldr	r2, [pc, #116]	; (8002870 <HAL_SPI_MspInit+0x144>)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 80027fe:	e02c      	b.n	800285a <HAL_SPI_MspInit+0x12e>
  else if(hspi->Instance==SPI4)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a1c      	ldr	r2, [pc, #112]	; (8002878 <HAL_SPI_MspInit+0x14c>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d127      	bne.n	800285a <HAL_SPI_MspInit+0x12e>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800280a:	4b17      	ldr	r3, [pc, #92]	; (8002868 <HAL_SPI_MspInit+0x13c>)
 800280c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800280e:	4a16      	ldr	r2, [pc, #88]	; (8002868 <HAL_SPI_MspInit+0x13c>)
 8002810:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002814:	6453      	str	r3, [r2, #68]	; 0x44
 8002816:	4b14      	ldr	r3, [pc, #80]	; (8002868 <HAL_SPI_MspInit+0x13c>)
 8002818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800281e:	613b      	str	r3, [r7, #16]
 8002820:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002822:	4b11      	ldr	r3, [pc, #68]	; (8002868 <HAL_SPI_MspInit+0x13c>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002826:	4a10      	ldr	r2, [pc, #64]	; (8002868 <HAL_SPI_MspInit+0x13c>)
 8002828:	f043 0310 	orr.w	r3, r3, #16
 800282c:	6313      	str	r3, [r2, #48]	; 0x30
 800282e:	4b0e      	ldr	r3, [pc, #56]	; (8002868 <HAL_SPI_MspInit+0x13c>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002832:	f003 0310 	and.w	r3, r3, #16
 8002836:	60fb      	str	r3, [r7, #12]
 8002838:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800283a:	2374      	movs	r3, #116	; 0x74
 800283c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283e:	2302      	movs	r3, #2
 8002840:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002842:	2300      	movs	r3, #0
 8002844:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002846:	2303      	movs	r3, #3
 8002848:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800284a:	2305      	movs	r3, #5
 800284c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800284e:	f107 031c 	add.w	r3, r7, #28
 8002852:	4619      	mov	r1, r3
 8002854:	4809      	ldr	r0, [pc, #36]	; (800287c <HAL_SPI_MspInit+0x150>)
 8002856:	f001 fd49 	bl	80042ec <HAL_GPIO_Init>
}
 800285a:	bf00      	nop
 800285c:	3730      	adds	r7, #48	; 0x30
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	40013000 	.word	0x40013000
 8002868:	40023800 	.word	0x40023800
 800286c:	40020000 	.word	0x40020000
 8002870:	20045128 	.word	0x20045128
 8002874:	40026410 	.word	0x40026410
 8002878:	40013400 	.word	0x40013400
 800287c:	40021000 	.word	0x40021000

08002880 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b088      	sub	sp, #32
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a41      	ldr	r2, [pc, #260]	; (8002994 <HAL_TIM_Base_MspInit+0x114>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d114      	bne.n	80028bc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002892:	4b41      	ldr	r3, [pc, #260]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 8002894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002896:	4a40      	ldr	r2, [pc, #256]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6453      	str	r3, [r2, #68]	; 0x44
 800289e:	4b3e      	ldr	r3, [pc, #248]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 80028a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	61fb      	str	r3, [r7, #28]
 80028a8:	69fb      	ldr	r3, [r7, #28]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 80028aa:	2200      	movs	r2, #0
 80028ac:	2101      	movs	r1, #1
 80028ae:	201b      	movs	r0, #27
 80028b0:	f001 f94d 	bl	8003b4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80028b4:	201b      	movs	r0, #27
 80028b6:	f001 f966 	bl	8003b86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80028ba:	e066      	b.n	800298a <HAL_TIM_Base_MspInit+0x10a>
  else if(htim_base->Instance==TIM3)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a36      	ldr	r2, [pc, #216]	; (800299c <HAL_TIM_Base_MspInit+0x11c>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d114      	bne.n	80028f0 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028c6:	4b34      	ldr	r3, [pc, #208]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 80028c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ca:	4a33      	ldr	r2, [pc, #204]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 80028cc:	f043 0302 	orr.w	r3, r3, #2
 80028d0:	6413      	str	r3, [r2, #64]	; 0x40
 80028d2:	4b31      	ldr	r3, [pc, #196]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 80028d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	61bb      	str	r3, [r7, #24]
 80028dc:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80028de:	2200      	movs	r2, #0
 80028e0:	2101      	movs	r1, #1
 80028e2:	201d      	movs	r0, #29
 80028e4:	f001 f933 	bl	8003b4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80028e8:	201d      	movs	r0, #29
 80028ea:	f001 f94c 	bl	8003b86 <HAL_NVIC_EnableIRQ>
}
 80028ee:	e04c      	b.n	800298a <HAL_TIM_Base_MspInit+0x10a>
  else if(htim_base->Instance==TIM5)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a2a      	ldr	r2, [pc, #168]	; (80029a0 <HAL_TIM_Base_MspInit+0x120>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d114      	bne.n	8002924 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80028fa:	4b27      	ldr	r3, [pc, #156]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	4a26      	ldr	r2, [pc, #152]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 8002900:	f043 0308 	orr.w	r3, r3, #8
 8002904:	6413      	str	r3, [r2, #64]	; 0x40
 8002906:	4b24      	ldr	r3, [pc, #144]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 8002908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290a:	f003 0308 	and.w	r3, r3, #8
 800290e:	617b      	str	r3, [r7, #20]
 8002910:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM5_IRQn, 1, 0);
 8002912:	2200      	movs	r2, #0
 8002914:	2101      	movs	r1, #1
 8002916:	2032      	movs	r0, #50	; 0x32
 8002918:	f001 f919 	bl	8003b4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800291c:	2032      	movs	r0, #50	; 0x32
 800291e:	f001 f932 	bl	8003b86 <HAL_NVIC_EnableIRQ>
}
 8002922:	e032      	b.n	800298a <HAL_TIM_Base_MspInit+0x10a>
  else if(htim_base->Instance==TIM6)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a1e      	ldr	r2, [pc, #120]	; (80029a4 <HAL_TIM_Base_MspInit+0x124>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d114      	bne.n	8002958 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800292e:	4b1a      	ldr	r3, [pc, #104]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 8002930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002932:	4a19      	ldr	r2, [pc, #100]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 8002934:	f043 0310 	orr.w	r3, r3, #16
 8002938:	6413      	str	r3, [r2, #64]	; 0x40
 800293a:	4b17      	ldr	r3, [pc, #92]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	f003 0310 	and.w	r3, r3, #16
 8002942:	613b      	str	r3, [r7, #16]
 8002944:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002946:	2200      	movs	r2, #0
 8002948:	2100      	movs	r1, #0
 800294a:	2036      	movs	r0, #54	; 0x36
 800294c:	f001 f8ff 	bl	8003b4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002950:	2036      	movs	r0, #54	; 0x36
 8002952:	f001 f918 	bl	8003b86 <HAL_NVIC_EnableIRQ>
}
 8002956:	e018      	b.n	800298a <HAL_TIM_Base_MspInit+0x10a>
  else if(htim_base->Instance==TIM8)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a12      	ldr	r2, [pc, #72]	; (80029a8 <HAL_TIM_Base_MspInit+0x128>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d113      	bne.n	800298a <HAL_TIM_Base_MspInit+0x10a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002962:	4b0d      	ldr	r3, [pc, #52]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 8002964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002966:	4a0c      	ldr	r2, [pc, #48]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 8002968:	f043 0302 	orr.w	r3, r3, #2
 800296c:	6453      	str	r3, [r2, #68]	; 0x44
 800296e:	4b0a      	ldr	r3, [pc, #40]	; (8002998 <HAL_TIM_Base_MspInit+0x118>)
 8002970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	60fb      	str	r3, [r7, #12]
 8002978:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 1, 0);
 800297a:	2200      	movs	r2, #0
 800297c:	2101      	movs	r1, #1
 800297e:	202e      	movs	r0, #46	; 0x2e
 8002980:	f001 f8e5 	bl	8003b4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002984:	202e      	movs	r0, #46	; 0x2e
 8002986:	f001 f8fe 	bl	8003b86 <HAL_NVIC_EnableIRQ>
}
 800298a:	bf00      	nop
 800298c:	3720      	adds	r7, #32
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	40010000 	.word	0x40010000
 8002998:	40023800 	.word	0x40023800
 800299c:	40000400 	.word	0x40000400
 80029a0:	40000c00 	.word	0x40000c00
 80029a4:	40001000 	.word	0x40001000
 80029a8:	40010400 	.word	0x40010400

080029ac <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b08a      	sub	sp, #40	; 0x28
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b4:	f107 0314 	add.w	r3, r7, #20
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]
 80029bc:	605a      	str	r2, [r3, #4]
 80029be:	609a      	str	r2, [r3, #8]
 80029c0:	60da      	str	r2, [r3, #12]
 80029c2:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029cc:	d160      	bne.n	8002a90 <HAL_TIM_IC_MspInit+0xe4>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029ce:	4b32      	ldr	r3, [pc, #200]	; (8002a98 <HAL_TIM_IC_MspInit+0xec>)
 80029d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d2:	4a31      	ldr	r2, [pc, #196]	; (8002a98 <HAL_TIM_IC_MspInit+0xec>)
 80029d4:	f043 0301 	orr.w	r3, r3, #1
 80029d8:	6413      	str	r3, [r2, #64]	; 0x40
 80029da:	4b2f      	ldr	r3, [pc, #188]	; (8002a98 <HAL_TIM_IC_MspInit+0xec>)
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	613b      	str	r3, [r7, #16]
 80029e4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029e6:	4b2c      	ldr	r3, [pc, #176]	; (8002a98 <HAL_TIM_IC_MspInit+0xec>)
 80029e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ea:	4a2b      	ldr	r2, [pc, #172]	; (8002a98 <HAL_TIM_IC_MspInit+0xec>)
 80029ec:	f043 0301 	orr.w	r3, r3, #1
 80029f0:	6313      	str	r3, [r2, #48]	; 0x30
 80029f2:	4b29      	ldr	r3, [pc, #164]	; (8002a98 <HAL_TIM_IC_MspInit+0xec>)
 80029f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	60fb      	str	r3, [r7, #12]
 80029fc:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = Comp_Pin;
 80029fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a04:	2302      	movs	r3, #2
 8002a06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a10:	2301      	movs	r3, #1
 8002a12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Comp_GPIO_Port, &GPIO_InitStruct);
 8002a14:	f107 0314 	add.w	r3, r7, #20
 8002a18:	4619      	mov	r1, r3
 8002a1a:	4820      	ldr	r0, [pc, #128]	; (8002a9c <HAL_TIM_IC_MspInit+0xf0>)
 8002a1c:	f001 fc66 	bl	80042ec <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 8002a20:	4b1f      	ldr	r3, [pc, #124]	; (8002aa0 <HAL_TIM_IC_MspInit+0xf4>)
 8002a22:	4a20      	ldr	r2, [pc, #128]	; (8002aa4 <HAL_TIM_IC_MspInit+0xf8>)
 8002a24:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 8002a26:	4b1e      	ldr	r3, [pc, #120]	; (8002aa0 <HAL_TIM_IC_MspInit+0xf4>)
 8002a28:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002a2c:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a2e:	4b1c      	ldr	r3, [pc, #112]	; (8002aa0 <HAL_TIM_IC_MspInit+0xf4>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a34:	4b1a      	ldr	r3, [pc, #104]	; (8002aa0 <HAL_TIM_IC_MspInit+0xf4>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002a3a:	4b19      	ldr	r3, [pc, #100]	; (8002aa0 <HAL_TIM_IC_MspInit+0xf4>)
 8002a3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a40:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002a42:	4b17      	ldr	r3, [pc, #92]	; (8002aa0 <HAL_TIM_IC_MspInit+0xf4>)
 8002a44:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a48:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002a4a:	4b15      	ldr	r3, [pc, #84]	; (8002aa0 <HAL_TIM_IC_MspInit+0xf4>)
 8002a4c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a50:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8002a52:	4b13      	ldr	r3, [pc, #76]	; (8002aa0 <HAL_TIM_IC_MspInit+0xf4>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002a58:	4b11      	ldr	r3, [pc, #68]	; (8002aa0 <HAL_TIM_IC_MspInit+0xf4>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a5e:	4b10      	ldr	r3, [pc, #64]	; (8002aa0 <HAL_TIM_IC_MspInit+0xf4>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002a64:	480e      	ldr	r0, [pc, #56]	; (8002aa0 <HAL_TIM_IC_MspInit+0xf4>)
 8002a66:	f001 f8a9 	bl	8003bbc <HAL_DMA_Init>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d001      	beq.n	8002a74 <HAL_TIM_IC_MspInit+0xc8>
    {
      Error_Handler();
 8002a70:	f7ff fd28 	bl	80024c4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_ic,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	4a0a      	ldr	r2, [pc, #40]	; (8002aa0 <HAL_TIM_IC_MspInit+0xf4>)
 8002a78:	625a      	str	r2, [r3, #36]	; 0x24
 8002a7a:	4a09      	ldr	r2, [pc, #36]	; (8002aa0 <HAL_TIM_IC_MspInit+0xf4>)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8002a80:	2200      	movs	r2, #0
 8002a82:	2101      	movs	r1, #1
 8002a84:	201c      	movs	r0, #28
 8002a86:	f001 f862 	bl	8003b4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002a8a:	201c      	movs	r0, #28
 8002a8c:	f001 f87b 	bl	8003b86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002a90:	bf00      	nop
 8002a92:	3728      	adds	r7, #40	; 0x28
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	40020000 	.word	0x40020000
 8002aa0:	200040e4 	.word	0x200040e4
 8002aa4:	40026088 	.word	0x40026088

08002aa8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a0d      	ldr	r2, [pc, #52]	; (8002aec <HAL_TIM_PWM_MspInit+0x44>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d113      	bne.n	8002ae2 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002aba:	4b0d      	ldr	r3, [pc, #52]	; (8002af0 <HAL_TIM_PWM_MspInit+0x48>)
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	4a0c      	ldr	r2, [pc, #48]	; (8002af0 <HAL_TIM_PWM_MspInit+0x48>)
 8002ac0:	f043 0304 	orr.w	r3, r3, #4
 8002ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ac6:	4b0a      	ldr	r3, [pc, #40]	; (8002af0 <HAL_TIM_PWM_MspInit+0x48>)
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	f003 0304 	and.w	r3, r3, #4
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	201e      	movs	r0, #30
 8002ad8:	f001 f839 	bl	8003b4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002adc:	201e      	movs	r0, #30
 8002ade:	f001 f852 	bl	8003b86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002ae2:	bf00      	nop
 8002ae4:	3710      	adds	r7, #16
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	40000800 	.word	0x40000800
 8002af0:	40023800 	.word	0x40023800

08002af4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b08c      	sub	sp, #48	; 0x30
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002afc:	f107 031c 	add.w	r3, r7, #28
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]
 8002b04:	605a      	str	r2, [r3, #4]
 8002b06:	609a      	str	r2, [r3, #8]
 8002b08:	60da      	str	r2, [r3, #12]
 8002b0a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a45      	ldr	r2, [pc, #276]	; (8002c28 <HAL_TIM_MspPostInit+0x134>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d11d      	bne.n	8002b52 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b16:	4b45      	ldr	r3, [pc, #276]	; (8002c2c <HAL_TIM_MspPostInit+0x138>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1a:	4a44      	ldr	r2, [pc, #272]	; (8002c2c <HAL_TIM_MspPostInit+0x138>)
 8002b1c:	f043 0310 	orr.w	r3, r3, #16
 8002b20:	6313      	str	r3, [r2, #48]	; 0x30
 8002b22:	4b42      	ldr	r3, [pc, #264]	; (8002c2c <HAL_TIM_MspPostInit+0x138>)
 8002b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b26:	f003 0310 	and.w	r3, r3, #16
 8002b2a:	61bb      	str	r3, [r7, #24]
 8002b2c:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = Gen_SP1I_NSS_MCU_Pin|Gen_SPI1_NSS_ext_ADC_Pin;
 8002b2e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8002b32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b34:	2302      	movs	r3, #2
 8002b36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002b40:	2301      	movs	r3, #1
 8002b42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b44:	f107 031c 	add.w	r3, r7, #28
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4839      	ldr	r0, [pc, #228]	; (8002c30 <HAL_TIM_MspPostInit+0x13c>)
 8002b4c:	f001 fbce 	bl	80042ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002b50:	e065      	b.n	8002c1e <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM3)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a37      	ldr	r2, [pc, #220]	; (8002c34 <HAL_TIM_MspPostInit+0x140>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d11c      	bne.n	8002b96 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5c:	4b33      	ldr	r3, [pc, #204]	; (8002c2c <HAL_TIM_MspPostInit+0x138>)
 8002b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b60:	4a32      	ldr	r2, [pc, #200]	; (8002c2c <HAL_TIM_MspPostInit+0x138>)
 8002b62:	f043 0301 	orr.w	r3, r3, #1
 8002b66:	6313      	str	r3, [r2, #48]	; 0x30
 8002b68:	4b30      	ldr	r3, [pc, #192]	; (8002c2c <HAL_TIM_MspPostInit+0x138>)
 8002b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6c:	f003 0301 	and.w	r3, r3, #1
 8002b70:	617b      	str	r3, [r7, #20]
 8002b72:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = LT1777_SYNC_Pin;
 8002b74:	2340      	movs	r3, #64	; 0x40
 8002b76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b78:	2302      	movs	r3, #2
 8002b7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b80:	2300      	movs	r3, #0
 8002b82:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b84:	2302      	movs	r3, #2
 8002b86:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(LT1777_SYNC_GPIO_Port, &GPIO_InitStruct);
 8002b88:	f107 031c 	add.w	r3, r7, #28
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	482a      	ldr	r0, [pc, #168]	; (8002c38 <HAL_TIM_MspPostInit+0x144>)
 8002b90:	f001 fbac 	bl	80042ec <HAL_GPIO_Init>
}
 8002b94:	e043      	b.n	8002c1e <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM4)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a28      	ldr	r2, [pc, #160]	; (8002c3c <HAL_TIM_MspPostInit+0x148>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d11d      	bne.n	8002bdc <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ba0:	4b22      	ldr	r3, [pc, #136]	; (8002c2c <HAL_TIM_MspPostInit+0x138>)
 8002ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba4:	4a21      	ldr	r2, [pc, #132]	; (8002c2c <HAL_TIM_MspPostInit+0x138>)
 8002ba6:	f043 0308 	orr.w	r3, r3, #8
 8002baa:	6313      	str	r3, [r2, #48]	; 0x30
 8002bac:	4b1f      	ldr	r3, [pc, #124]	; (8002c2c <HAL_TIM_MspPostInit+0x138>)
 8002bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb0:	f003 0308 	and.w	r3, r3, #8
 8002bb4:	613b      	str	r3, [r7, #16]
 8002bb6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SN6505_SYNC_Pin;
 8002bb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SN6505_SYNC_GPIO_Port, &GPIO_InitStruct);
 8002bce:	f107 031c 	add.w	r3, r7, #28
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	481a      	ldr	r0, [pc, #104]	; (8002c40 <HAL_TIM_MspPostInit+0x14c>)
 8002bd6:	f001 fb89 	bl	80042ec <HAL_GPIO_Init>
}
 8002bda:	e020      	b.n	8002c1e <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a18      	ldr	r2, [pc, #96]	; (8002c44 <HAL_TIM_MspPostInit+0x150>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d11b      	bne.n	8002c1e <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002be6:	4b11      	ldr	r3, [pc, #68]	; (8002c2c <HAL_TIM_MspPostInit+0x138>)
 8002be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bea:	4a10      	ldr	r2, [pc, #64]	; (8002c2c <HAL_TIM_MspPostInit+0x138>)
 8002bec:	f043 0304 	orr.w	r3, r3, #4
 8002bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8002bf2:	4b0e      	ldr	r3, [pc, #56]	; (8002c2c <HAL_TIM_MspPostInit+0x138>)
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf6:	f003 0304 	and.w	r3, r3, #4
 8002bfa:	60fb      	str	r3, [r7, #12]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Gen_SPI1_CLK_for_ext_ADC_Pin;
 8002bfe:	2340      	movs	r3, #64	; 0x40
 8002c00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c02:	2302      	movs	r3, #2
 8002c04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c06:	2300      	movs	r3, #0
 8002c08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Gen_SPI1_CLK_for_ext_ADC_GPIO_Port, &GPIO_InitStruct);
 8002c12:	f107 031c 	add.w	r3, r7, #28
 8002c16:	4619      	mov	r1, r3
 8002c18:	480b      	ldr	r0, [pc, #44]	; (8002c48 <HAL_TIM_MspPostInit+0x154>)
 8002c1a:	f001 fb67 	bl	80042ec <HAL_GPIO_Init>
}
 8002c1e:	bf00      	nop
 8002c20:	3730      	adds	r7, #48	; 0x30
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40010000 	.word	0x40010000
 8002c2c:	40023800 	.word	0x40023800
 8002c30:	40021000 	.word	0x40021000
 8002c34:	40000400 	.word	0x40000400
 8002c38:	40020000 	.word	0x40020000
 8002c3c:	40000800 	.word	0x40000800
 8002c40:	40020c00 	.word	0x40020c00
 8002c44:	40010400 	.word	0x40010400
 8002c48:	40020800 	.word	0x40020800

08002c4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b092      	sub	sp, #72	; 0x48
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c54:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002c58:	2200      	movs	r2, #0
 8002c5a:	601a      	str	r2, [r3, #0]
 8002c5c:	605a      	str	r2, [r3, #4]
 8002c5e:	609a      	str	r2, [r3, #8]
 8002c60:	60da      	str	r2, [r3, #12]
 8002c62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a79      	ldr	r2, [pc, #484]	; (8002e50 <HAL_UART_MspInit+0x204>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d129      	bne.n	8002cc2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002c6e:	4b79      	ldr	r3, [pc, #484]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c72:	4a78      	ldr	r2, [pc, #480]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002c74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002c78:	6413      	str	r3, [r2, #64]	; 0x40
 8002c7a:	4b76      	ldr	r3, [pc, #472]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c82:	633b      	str	r3, [r7, #48]	; 0x30
 8002c84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c86:	4b73      	ldr	r3, [pc, #460]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8a:	4a72      	ldr	r2, [pc, #456]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002c8c:	f043 0302 	orr.w	r3, r3, #2
 8002c90:	6313      	str	r3, [r2, #48]	; 0x30
 8002c92:	4b70      	ldr	r3, [pc, #448]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART5 GPIO Configuration    
    PB12     ------> UART5_RX
    PB13     ------> UART5_TX 
    */
    GPIO_InitStruct.Pin = UART5_RX_Pin|UART5_TX_Pin;
 8002c9e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002ca2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cac:	2303      	movs	r3, #3
 8002cae:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002cb0:	2308      	movs	r3, #8
 8002cb2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cb4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4867      	ldr	r0, [pc, #412]	; (8002e58 <HAL_UART_MspInit+0x20c>)
 8002cbc:	f001 fb16 	bl	80042ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002cc0:	e0c1      	b.n	8002e46 <HAL_UART_MspInit+0x1fa>
  else if(huart->Instance==UART7)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a65      	ldr	r2, [pc, #404]	; (8002e5c <HAL_UART_MspInit+0x210>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d129      	bne.n	8002d20 <HAL_UART_MspInit+0xd4>
    __HAL_RCC_UART7_CLK_ENABLE();
 8002ccc:	4b61      	ldr	r3, [pc, #388]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd0:	4a60      	ldr	r2, [pc, #384]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002cd2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002cd6:	6413      	str	r3, [r2, #64]	; 0x40
 8002cd8:	4b5e      	ldr	r3, [pc, #376]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cdc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002ce0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ce4:	4b5b      	ldr	r3, [pc, #364]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce8:	4a5a      	ldr	r2, [pc, #360]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002cea:	f043 0310 	orr.w	r3, r3, #16
 8002cee:	6313      	str	r3, [r2, #48]	; 0x30
 8002cf0:	4b58      	ldr	r3, [pc, #352]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf4:	f003 0310 	and.w	r3, r3, #16
 8002cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8002cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002cfc:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002d00:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d02:	2302      	movs	r3, #2
 8002d04:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d06:	2300      	movs	r3, #0
 8002d08:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8002d0e:	2308      	movs	r3, #8
 8002d10:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d12:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002d16:	4619      	mov	r1, r3
 8002d18:	4851      	ldr	r0, [pc, #324]	; (8002e60 <HAL_UART_MspInit+0x214>)
 8002d1a:	f001 fae7 	bl	80042ec <HAL_GPIO_Init>
}
 8002d1e:	e092      	b.n	8002e46 <HAL_UART_MspInit+0x1fa>
  else if(huart->Instance==USART1)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a4f      	ldr	r2, [pc, #316]	; (8002e64 <HAL_UART_MspInit+0x218>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d129      	bne.n	8002d7e <HAL_UART_MspInit+0x132>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d2a:	4b4a      	ldr	r3, [pc, #296]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d2e:	4a49      	ldr	r2, [pc, #292]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002d30:	f043 0310 	orr.w	r3, r3, #16
 8002d34:	6453      	str	r3, [r2, #68]	; 0x44
 8002d36:	4b47      	ldr	r3, [pc, #284]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d3a:	f003 0310 	and.w	r3, r3, #16
 8002d3e:	623b      	str	r3, [r7, #32]
 8002d40:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d42:	4b44      	ldr	r3, [pc, #272]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	4a43      	ldr	r2, [pc, #268]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002d48:	f043 0302 	orr.w	r3, r3, #2
 8002d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d4e:	4b41      	ldr	r3, [pc, #260]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	61fb      	str	r3, [r7, #28]
 8002d58:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = UART1_TX_Pin|UART1_RX_Pin;
 8002d5a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002d5e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d60:	2302      	movs	r3, #2
 8002d62:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d64:	2300      	movs	r3, #0
 8002d66:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002d6c:	2304      	movs	r3, #4
 8002d6e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d70:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002d74:	4619      	mov	r1, r3
 8002d76:	4838      	ldr	r0, [pc, #224]	; (8002e58 <HAL_UART_MspInit+0x20c>)
 8002d78:	f001 fab8 	bl	80042ec <HAL_GPIO_Init>
}
 8002d7c:	e063      	b.n	8002e46 <HAL_UART_MspInit+0x1fa>
  else if(huart->Instance==USART2)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a39      	ldr	r2, [pc, #228]	; (8002e68 <HAL_UART_MspInit+0x21c>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d128      	bne.n	8002dda <HAL_UART_MspInit+0x18e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d88:	4b32      	ldr	r3, [pc, #200]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8c:	4a31      	ldr	r2, [pc, #196]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002d8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d92:	6413      	str	r3, [r2, #64]	; 0x40
 8002d94:	4b2f      	ldr	r3, [pc, #188]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9c:	61bb      	str	r3, [r7, #24]
 8002d9e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002da0:	4b2c      	ldr	r3, [pc, #176]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da4:	4a2b      	ldr	r2, [pc, #172]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002da6:	f043 0301 	orr.w	r3, r3, #1
 8002daa:	6313      	str	r3, [r2, #48]	; 0x30
 8002dac:	4b29      	ldr	r3, [pc, #164]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db0:	f003 0301 	and.w	r3, r3, #1
 8002db4:	617b      	str	r3, [r7, #20]
 8002db6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = UART2_TX_RS232_Pin|UART2_RX_RS232_Pin;
 8002db8:	230c      	movs	r3, #12
 8002dba:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002dc8:	2307      	movs	r3, #7
 8002dca:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dcc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	4826      	ldr	r0, [pc, #152]	; (8002e6c <HAL_UART_MspInit+0x220>)
 8002dd4:	f001 fa8a 	bl	80042ec <HAL_GPIO_Init>
}
 8002dd8:	e035      	b.n	8002e46 <HAL_UART_MspInit+0x1fa>
  else if(huart->Instance==USART3)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a24      	ldr	r2, [pc, #144]	; (8002e70 <HAL_UART_MspInit+0x224>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d130      	bne.n	8002e46 <HAL_UART_MspInit+0x1fa>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002de4:	4b1b      	ldr	r3, [pc, #108]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de8:	4a1a      	ldr	r2, [pc, #104]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002dea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dee:	6413      	str	r3, [r2, #64]	; 0x40
 8002df0:	4b18      	ldr	r3, [pc, #96]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002df8:	613b      	str	r3, [r7, #16]
 8002dfa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfc:	4b15      	ldr	r3, [pc, #84]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e00:	4a14      	ldr	r2, [pc, #80]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002e02:	f043 0302 	orr.w	r3, r3, #2
 8002e06:	6313      	str	r3, [r2, #48]	; 0x30
 8002e08:	4b12      	ldr	r3, [pc, #72]	; (8002e54 <HAL_UART_MspInit+0x208>)
 8002e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0c:	f003 0302 	and.w	r3, r3, #2
 8002e10:	60fb      	str	r3, [r7, #12]
 8002e12:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = UART3_TX_FT230_Pin|UART3_RX_FT230_Pin;
 8002e14:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002e18:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e1a:	2302      	movs	r3, #2
 8002e1c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e22:	2303      	movs	r3, #3
 8002e24:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002e26:	2307      	movs	r3, #7
 8002e28:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e2a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002e2e:	4619      	mov	r1, r3
 8002e30:	4809      	ldr	r0, [pc, #36]	; (8002e58 <HAL_UART_MspInit+0x20c>)
 8002e32:	f001 fa5b 	bl	80042ec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002e36:	2200      	movs	r2, #0
 8002e38:	2100      	movs	r1, #0
 8002e3a:	2027      	movs	r0, #39	; 0x27
 8002e3c:	f000 fe87 	bl	8003b4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002e40:	2027      	movs	r0, #39	; 0x27
 8002e42:	f000 fea0 	bl	8003b86 <HAL_NVIC_EnableIRQ>
}
 8002e46:	bf00      	nop
 8002e48:	3748      	adds	r7, #72	; 0x48
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	40005000 	.word	0x40005000
 8002e54:	40023800 	.word	0x40023800
 8002e58:	40020400 	.word	0x40020400
 8002e5c:	40007800 	.word	0x40007800
 8002e60:	40021000 	.word	0x40021000
 8002e64:	40011000 	.word	0x40011000
 8002e68:	40004400 	.word	0x40004400
 8002e6c:	40020000 	.word	0x40020000
 8002e70:	40004800 	.word	0x40004800

08002e74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002e78:	bf00      	nop
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr

08002e82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e82:	b480      	push	{r7}
 8002e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e86:	e7fe      	b.n	8002e86 <HardFault_Handler+0x4>

08002e88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e8c:	e7fe      	b.n	8002e8c <MemManage_Handler+0x4>

08002e8e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e92:	e7fe      	b.n	8002e92 <BusFault_Handler+0x4>

08002e94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e98:	e7fe      	b.n	8002e98 <UsageFault_Handler+0x4>

08002e9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e9e:	bf00      	nop
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002eac:	bf00      	nop
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr

08002eb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002eba:	bf00      	nop
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr

08002ec4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ec8:	f000 f918 	bl	80030fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ecc:	bf00      	nop
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002ed4:	4802      	ldr	r0, [pc, #8]	; (8002ee0 <DMA1_Stream5_IRQHandler+0x10>)
 8002ed6:	f000 ffa1 	bl	8003e1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002eda:	bf00      	nop
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	200040e4 	.word	0x200040e4

08002ee4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ee8:	4802      	ldr	r0, [pc, #8]	; (8002ef4 <TIM1_CC_IRQHandler+0x10>)
 8002eea:	f003 ff55 	bl	8006d98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002eee:	bf00      	nop
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	2002f73c 	.word	0x2002f73c

08002ef8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002efc:	4802      	ldr	r0, [pc, #8]	; (8002f08 <TIM2_IRQHandler+0x10>)
 8002efe:	f003 ff4b 	bl	8006d98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002f02:	bf00      	nop
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	2002f7e0 	.word	0x2002f7e0

08002f0c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002f10:	4802      	ldr	r0, [pc, #8]	; (8002f1c <TIM3_IRQHandler+0x10>)
 8002f12:	f003 ff41 	bl	8006d98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002f16:	bf00      	nop
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	2002f464 	.word	0x2002f464

08002f20 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002f24:	4802      	ldr	r0, [pc, #8]	; (8002f30 <TIM4_IRQHandler+0x10>)
 8002f26:	f003 ff37 	bl	8006d98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002f2a:	bf00      	nop
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20004204 	.word	0x20004204

08002f34 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002f38:	4802      	ldr	r0, [pc, #8]	; (8002f44 <USART3_IRQHandler+0x10>)
 8002f3a:	f005 fbcd 	bl	80086d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002f3e:	bf00      	nop
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	20004244 	.word	0x20004244

08002f48 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002f4c:	4802      	ldr	r0, [pc, #8]	; (8002f58 <TIM8_CC_IRQHandler+0x10>)
 8002f4e:	f003 ff23 	bl	8006d98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8002f52:	bf00      	nop
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	200041c4 	.word	0x200041c4

08002f5c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002f60:	4802      	ldr	r0, [pc, #8]	; (8002f6c <TIM5_IRQHandler+0x10>)
 8002f62:	f003 ff19 	bl	8006d98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002f66:	bf00      	nop
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	2002f424 	.word	0x2002f424

08002f70 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002f74:	4802      	ldr	r0, [pc, #8]	; (8002f80 <TIM6_DAC_IRQHandler+0x10>)
 8002f76:	f003 ff0f 	bl	8006d98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002f7a:	bf00      	nop
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	2002f6f8 	.word	0x2002f6f8

08002f84 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002f88:	4802      	ldr	r0, [pc, #8]	; (8002f94 <DMA2_Stream0_IRQHandler+0x10>)
 8002f8a:	f000 ff47 	bl	8003e1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002f8e:	bf00      	nop
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	20045128 	.word	0x20045128

08002f98 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002f9c:	4802      	ldr	r0, [pc, #8]	; (8002fa8 <DMA2_Stream4_IRQHandler+0x10>)
 8002f9e:	f000 ff3d 	bl	8003e1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002fa2:	bf00      	nop
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	2002f664 	.word	0x2002f664

08002fac <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002fb4:	4b11      	ldr	r3, [pc, #68]	; (8002ffc <_sbrk+0x50>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d102      	bne.n	8002fc2 <_sbrk+0x16>
		heap_end = &end;
 8002fbc:	4b0f      	ldr	r3, [pc, #60]	; (8002ffc <_sbrk+0x50>)
 8002fbe:	4a10      	ldr	r2, [pc, #64]	; (8003000 <_sbrk+0x54>)
 8002fc0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002fc2:	4b0e      	ldr	r3, [pc, #56]	; (8002ffc <_sbrk+0x50>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002fc8:	4b0c      	ldr	r3, [pc, #48]	; (8002ffc <_sbrk+0x50>)
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4413      	add	r3, r2
 8002fd0:	466a      	mov	r2, sp
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d907      	bls.n	8002fe6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002fd6:	f006 f9e9 	bl	80093ac <__errno>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	230c      	movs	r3, #12
 8002fde:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe4:	e006      	b.n	8002ff4 <_sbrk+0x48>
	}

	heap_end += incr;
 8002fe6:	4b05      	ldr	r3, [pc, #20]	; (8002ffc <_sbrk+0x50>)
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4413      	add	r3, r2
 8002fee:	4a03      	ldr	r2, [pc, #12]	; (8002ffc <_sbrk+0x50>)
 8002ff0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3710      	adds	r7, #16
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	20000208 	.word	0x20000208
 8003000:	2005aa18 	.word	0x2005aa18

08003004 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003008:	4b08      	ldr	r3, [pc, #32]	; (800302c <SystemInit+0x28>)
 800300a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800300e:	4a07      	ldr	r2, [pc, #28]	; (800302c <SystemInit+0x28>)
 8003010:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003014:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003018:	4b04      	ldr	r3, [pc, #16]	; (800302c <SystemInit+0x28>)
 800301a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800301e:	609a      	str	r2, [r3, #8]
#endif
}
 8003020:	bf00      	nop
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	e000ed00 	.word	0xe000ed00

08003030 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003030:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003068 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003034:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003036:	e003      	b.n	8003040 <LoopCopyDataInit>

08003038 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003038:	4b0c      	ldr	r3, [pc, #48]	; (800306c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800303a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800303c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800303e:	3104      	adds	r1, #4

08003040 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003040:	480b      	ldr	r0, [pc, #44]	; (8003070 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003042:	4b0c      	ldr	r3, [pc, #48]	; (8003074 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003044:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003046:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003048:	d3f6      	bcc.n	8003038 <CopyDataInit>
  ldr  r2, =_sbss
 800304a:	4a0b      	ldr	r2, [pc, #44]	; (8003078 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800304c:	e002      	b.n	8003054 <LoopFillZerobss>

0800304e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800304e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003050:	f842 3b04 	str.w	r3, [r2], #4

08003054 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003054:	4b09      	ldr	r3, [pc, #36]	; (800307c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003056:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003058:	d3f9      	bcc.n	800304e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800305a:	f7ff ffd3 	bl	8003004 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800305e:	f006 f9ab 	bl	80093b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003062:	f7fd fad5 	bl	8000610 <main>
  bx  lr    
 8003066:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003068:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 800306c:	0800a120 	.word	0x0800a120
  ldr  r0, =_sdata
 8003070:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003074:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8003078:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 800307c:	2005aa18 	.word	0x2005aa18

08003080 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003080:	e7fe      	b.n	8003080 <ADC_IRQHandler>

08003082 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003082:	b580      	push	{r7, lr}
 8003084:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003086:	2003      	movs	r0, #3
 8003088:	f000 fd56 	bl	8003b38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800308c:	2000      	movs	r0, #0
 800308e:	f000 f805 	bl	800309c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003092:	f7ff fa1f 	bl	80024d4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	bd80      	pop	{r7, pc}

0800309c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030a4:	4b12      	ldr	r3, [pc, #72]	; (80030f0 <HAL_InitTick+0x54>)
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	4b12      	ldr	r3, [pc, #72]	; (80030f4 <HAL_InitTick+0x58>)
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	4619      	mov	r1, r3
 80030ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80030b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ba:	4618      	mov	r0, r3
 80030bc:	f000 fd71 	bl	8003ba2 <HAL_SYSTICK_Config>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e00e      	b.n	80030e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2b0f      	cmp	r3, #15
 80030ce:	d80a      	bhi.n	80030e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030d0:	2200      	movs	r2, #0
 80030d2:	6879      	ldr	r1, [r7, #4]
 80030d4:	f04f 30ff 	mov.w	r0, #4294967295
 80030d8:	f000 fd39 	bl	8003b4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030dc:	4a06      	ldr	r2, [pc, #24]	; (80030f8 <HAL_InitTick+0x5c>)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
 80030e4:	e000      	b.n	80030e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3708      	adds	r7, #8
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	20000008 	.word	0x20000008
 80030f4:	20000010 	.word	0x20000010
 80030f8:	2000000c 	.word	0x2000000c

080030fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003100:	4b06      	ldr	r3, [pc, #24]	; (800311c <HAL_IncTick+0x20>)
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	461a      	mov	r2, r3
 8003106:	4b06      	ldr	r3, [pc, #24]	; (8003120 <HAL_IncTick+0x24>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4413      	add	r3, r2
 800310c:	4a04      	ldr	r2, [pc, #16]	; (8003120 <HAL_IncTick+0x24>)
 800310e:	6013      	str	r3, [r2, #0]
}
 8003110:	bf00      	nop
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	20000010 	.word	0x20000010
 8003120:	2005aa10 	.word	0x2005aa10

08003124 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  return uwTick;
 8003128:	4b03      	ldr	r3, [pc, #12]	; (8003138 <HAL_GetTick+0x14>)
 800312a:	681b      	ldr	r3, [r3, #0]
}
 800312c:	4618      	mov	r0, r3
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	2005aa10 	.word	0x2005aa10

0800313c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003144:	f7ff ffee 	bl	8003124 <HAL_GetTick>
 8003148:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003154:	d005      	beq.n	8003162 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003156:	4b09      	ldr	r3, [pc, #36]	; (800317c <HAL_Delay+0x40>)
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	461a      	mov	r2, r3
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	4413      	add	r3, r2
 8003160:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003162:	bf00      	nop
 8003164:	f7ff ffde 	bl	8003124 <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	68fa      	ldr	r2, [r7, #12]
 8003170:	429a      	cmp	r2, r3
 8003172:	d8f7      	bhi.n	8003164 <HAL_Delay+0x28>
  {
  }
}
 8003174:	bf00      	nop
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	20000010 	.word	0x20000010

08003180 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003188:	2300      	movs	r3, #0
 800318a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d101      	bne.n	8003196 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e031      	b.n	80031fa <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319a:	2b00      	cmp	r3, #0
 800319c:	d109      	bne.n	80031b2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f7ff f9bc 	bl	800251c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b6:	f003 0310 	and.w	r3, r3, #16
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d116      	bne.n	80031ec <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031c2:	4b10      	ldr	r3, [pc, #64]	; (8003204 <HAL_ADC_Init+0x84>)
 80031c4:	4013      	ands	r3, r2
 80031c6:	f043 0202 	orr.w	r2, r3, #2
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f000 fa66 	bl	80036a0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031de:	f023 0303 	bic.w	r3, r3, #3
 80031e2:	f043 0201 	orr.w	r2, r3, #1
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	641a      	str	r2, [r3, #64]	; 0x40
 80031ea:	e001      	b.n	80031f0 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80031f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3710      	adds	r7, #16
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	ffffeefd 	.word	0xffffeefd

08003208 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8003214:	2300      	movs	r3, #0
 8003216:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800321e:	2b01      	cmp	r3, #1
 8003220:	d101      	bne.n	8003226 <HAL_ADC_Start_DMA+0x1e>
 8003222:	2302      	movs	r3, #2
 8003224:	e0c7      	b.n	80033b6 <HAL_ADC_Start_DMA+0x1ae>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	2b01      	cmp	r3, #1
 800323a:	d018      	beq.n	800326e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689a      	ldr	r2, [r3, #8]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0201 	orr.w	r2, r2, #1
 800324a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800324c:	4b5c      	ldr	r3, [pc, #368]	; (80033c0 <HAL_ADC_Start_DMA+0x1b8>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a5c      	ldr	r2, [pc, #368]	; (80033c4 <HAL_ADC_Start_DMA+0x1bc>)
 8003252:	fba2 2303 	umull	r2, r3, r2, r3
 8003256:	0c9a      	lsrs	r2, r3, #18
 8003258:	4613      	mov	r3, r2
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	4413      	add	r3, r2
 800325e:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003260:	e002      	b.n	8003268 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	3b01      	subs	r3, #1
 8003266:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1f9      	bne.n	8003262 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f003 0301 	and.w	r3, r3, #1
 8003278:	2b01      	cmp	r3, #1
 800327a:	f040 809b 	bne.w	80033b4 <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003282:	4b51      	ldr	r3, [pc, #324]	; (80033c8 <HAL_ADC_Start_DMA+0x1c0>)
 8003284:	4013      	ands	r3, r2
 8003286:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003298:	2b00      	cmp	r3, #0
 800329a:	d007      	beq.n	80032ac <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80032a4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032b8:	d106      	bne.n	80032c8 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032be:	f023 0206 	bic.w	r2, r3, #6
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	645a      	str	r2, [r3, #68]	; 0x44
 80032c6:	e002      	b.n	80032ce <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032da:	4a3c      	ldr	r2, [pc, #240]	; (80033cc <HAL_ADC_Start_DMA+0x1c4>)
 80032dc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e2:	4a3b      	ldr	r2, [pc, #236]	; (80033d0 <HAL_ADC_Start_DMA+0x1c8>)
 80032e4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ea:	4a3a      	ldr	r2, [pc, #232]	; (80033d4 <HAL_ADC_Start_DMA+0x1cc>)
 80032ec:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80032f6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003306:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689a      	ldr	r2, [r3, #8]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003316:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	334c      	adds	r3, #76	; 0x4c
 8003322:	4619      	mov	r1, r3
 8003324:	68ba      	ldr	r2, [r7, #8]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	f000 fcf6 	bl	8003d18 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800332c:	4b2a      	ldr	r3, [pc, #168]	; (80033d8 <HAL_ADC_Start_DMA+0x1d0>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f003 031f 	and.w	r3, r3, #31
 8003334:	2b00      	cmp	r3, #0
 8003336:	d10f      	bne.n	8003358 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d136      	bne.n	80033b4 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	689a      	ldr	r2, [r3, #8]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003354:	609a      	str	r2, [r3, #8]
 8003356:	e02d      	b.n	80033b4 <HAL_ADC_Start_DMA+0x1ac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a1f      	ldr	r2, [pc, #124]	; (80033dc <HAL_ADC_Start_DMA+0x1d4>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d10e      	bne.n	8003380 <HAL_ADC_Start_DMA+0x178>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d107      	bne.n	8003380 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689a      	ldr	r2, [r3, #8]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800337e:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003380:	4b15      	ldr	r3, [pc, #84]	; (80033d8 <HAL_ADC_Start_DMA+0x1d0>)
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f003 0310 	and.w	r3, r3, #16
 8003388:	2b00      	cmp	r3, #0
 800338a:	d113      	bne.n	80033b4 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a13      	ldr	r2, [pc, #76]	; (80033e0 <HAL_ADC_Start_DMA+0x1d8>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d10e      	bne.n	80033b4 <HAL_ADC_Start_DMA+0x1ac>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d107      	bne.n	80033b4 <HAL_ADC_Start_DMA+0x1ac>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80033b2:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3718      	adds	r7, #24
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	20000008 	.word	0x20000008
 80033c4:	431bde83 	.word	0x431bde83
 80033c8:	fffff8fe 	.word	0xfffff8fe
 80033cc:	08003895 	.word	0x08003895
 80033d0:	0800394f 	.word	0x0800394f
 80033d4:	0800396b 	.word	0x0800396b
 80033d8:	40012300 	.word	0x40012300
 80033dc:	40012000 	.word	0x40012000
 80033e0:	40012200 	.word	0x40012200

080033e4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800340c:	b480      	push	{r7}
 800340e:	b085      	sub	sp, #20
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003416:	2300      	movs	r3, #0
 8003418:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003420:	2b01      	cmp	r3, #1
 8003422:	d101      	bne.n	8003428 <HAL_ADC_ConfigChannel+0x1c>
 8003424:	2302      	movs	r3, #2
 8003426:	e12a      	b.n	800367e <HAL_ADC_ConfigChannel+0x272>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2b09      	cmp	r3, #9
 8003436:	d93a      	bls.n	80034ae <HAL_ADC_ConfigChannel+0xa2>
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003440:	d035      	beq.n	80034ae <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	68d9      	ldr	r1, [r3, #12]
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	b29b      	uxth	r3, r3
 800344e:	461a      	mov	r2, r3
 8003450:	4613      	mov	r3, r2
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	4413      	add	r3, r2
 8003456:	3b1e      	subs	r3, #30
 8003458:	2207      	movs	r2, #7
 800345a:	fa02 f303 	lsl.w	r3, r2, r3
 800345e:	43da      	mvns	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	400a      	ands	r2, r1
 8003466:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a87      	ldr	r2, [pc, #540]	; (800368c <HAL_ADC_ConfigChannel+0x280>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d10a      	bne.n	8003488 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	68d9      	ldr	r1, [r3, #12]
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	061a      	lsls	r2, r3, #24
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003486:	e035      	b.n	80034f4 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	68d9      	ldr	r1, [r3, #12]
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	689a      	ldr	r2, [r3, #8]
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	b29b      	uxth	r3, r3
 8003498:	4618      	mov	r0, r3
 800349a:	4603      	mov	r3, r0
 800349c:	005b      	lsls	r3, r3, #1
 800349e:	4403      	add	r3, r0
 80034a0:	3b1e      	subs	r3, #30
 80034a2:	409a      	lsls	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	430a      	orrs	r2, r1
 80034aa:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034ac:	e022      	b.n	80034f4 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6919      	ldr	r1, [r3, #16]
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	461a      	mov	r2, r3
 80034bc:	4613      	mov	r3, r2
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	4413      	add	r3, r2
 80034c2:	2207      	movs	r2, #7
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	43da      	mvns	r2, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	400a      	ands	r2, r1
 80034d0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6919      	ldr	r1, [r3, #16]
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	689a      	ldr	r2, [r3, #8]
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	4618      	mov	r0, r3
 80034e4:	4603      	mov	r3, r0
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	4403      	add	r3, r0
 80034ea:	409a      	lsls	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	430a      	orrs	r2, r1
 80034f2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	2b06      	cmp	r3, #6
 80034fa:	d824      	bhi.n	8003546 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685a      	ldr	r2, [r3, #4]
 8003506:	4613      	mov	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	4413      	add	r3, r2
 800350c:	3b05      	subs	r3, #5
 800350e:	221f      	movs	r2, #31
 8003510:	fa02 f303 	lsl.w	r3, r2, r3
 8003514:	43da      	mvns	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	400a      	ands	r2, r1
 800351c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	b29b      	uxth	r3, r3
 800352a:	4618      	mov	r0, r3
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685a      	ldr	r2, [r3, #4]
 8003530:	4613      	mov	r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4413      	add	r3, r2
 8003536:	3b05      	subs	r3, #5
 8003538:	fa00 f203 	lsl.w	r2, r0, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	430a      	orrs	r2, r1
 8003542:	635a      	str	r2, [r3, #52]	; 0x34
 8003544:	e04c      	b.n	80035e0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	2b0c      	cmp	r3, #12
 800354c:	d824      	bhi.n	8003598 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	685a      	ldr	r2, [r3, #4]
 8003558:	4613      	mov	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	4413      	add	r3, r2
 800355e:	3b23      	subs	r3, #35	; 0x23
 8003560:	221f      	movs	r2, #31
 8003562:	fa02 f303 	lsl.w	r3, r2, r3
 8003566:	43da      	mvns	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	400a      	ands	r2, r1
 800356e:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	b29b      	uxth	r3, r3
 800357c:	4618      	mov	r0, r3
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	4613      	mov	r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	4413      	add	r3, r2
 8003588:	3b23      	subs	r3, #35	; 0x23
 800358a:	fa00 f203 	lsl.w	r2, r0, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	430a      	orrs	r2, r1
 8003594:	631a      	str	r2, [r3, #48]	; 0x30
 8003596:	e023      	b.n	80035e0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685a      	ldr	r2, [r3, #4]
 80035a2:	4613      	mov	r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	4413      	add	r3, r2
 80035a8:	3b41      	subs	r3, #65	; 0x41
 80035aa:	221f      	movs	r2, #31
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	43da      	mvns	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	400a      	ands	r2, r1
 80035b8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	4618      	mov	r0, r3
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	4613      	mov	r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	4413      	add	r3, r2
 80035d2:	3b41      	subs	r3, #65	; 0x41
 80035d4:	fa00 f203 	lsl.w	r2, r0, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	430a      	orrs	r2, r1
 80035de:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a2a      	ldr	r2, [pc, #168]	; (8003690 <HAL_ADC_ConfigChannel+0x284>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d10a      	bne.n	8003600 <HAL_ADC_ConfigChannel+0x1f4>
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80035f2:	d105      	bne.n	8003600 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80035f4:	4b27      	ldr	r3, [pc, #156]	; (8003694 <HAL_ADC_ConfigChannel+0x288>)
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	4a26      	ldr	r2, [pc, #152]	; (8003694 <HAL_ADC_ConfigChannel+0x288>)
 80035fa:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80035fe:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a22      	ldr	r2, [pc, #136]	; (8003690 <HAL_ADC_ConfigChannel+0x284>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d109      	bne.n	800361e <HAL_ADC_ConfigChannel+0x212>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	2b12      	cmp	r3, #18
 8003610:	d105      	bne.n	800361e <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003612:	4b20      	ldr	r3, [pc, #128]	; (8003694 <HAL_ADC_ConfigChannel+0x288>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	4a1f      	ldr	r2, [pc, #124]	; (8003694 <HAL_ADC_ConfigChannel+0x288>)
 8003618:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800361c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a1b      	ldr	r2, [pc, #108]	; (8003690 <HAL_ADC_ConfigChannel+0x284>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d125      	bne.n	8003674 <HAL_ADC_ConfigChannel+0x268>
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a17      	ldr	r2, [pc, #92]	; (800368c <HAL_ADC_ConfigChannel+0x280>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d003      	beq.n	800363a <HAL_ADC_ConfigChannel+0x22e>
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2b11      	cmp	r3, #17
 8003638:	d11c      	bne.n	8003674 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800363a:	4b16      	ldr	r3, [pc, #88]	; (8003694 <HAL_ADC_ConfigChannel+0x288>)
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	4a15      	ldr	r2, [pc, #84]	; (8003694 <HAL_ADC_ConfigChannel+0x288>)
 8003640:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003644:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a10      	ldr	r2, [pc, #64]	; (800368c <HAL_ADC_ConfigChannel+0x280>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d111      	bne.n	8003674 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003650:	4b11      	ldr	r3, [pc, #68]	; (8003698 <HAL_ADC_ConfigChannel+0x28c>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a11      	ldr	r2, [pc, #68]	; (800369c <HAL_ADC_ConfigChannel+0x290>)
 8003656:	fba2 2303 	umull	r2, r3, r2, r3
 800365a:	0c9a      	lsrs	r2, r3, #18
 800365c:	4613      	mov	r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	4413      	add	r3, r2
 8003662:	005b      	lsls	r3, r3, #1
 8003664:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003666:	e002      	b.n	800366e <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	3b01      	subs	r3, #1
 800366c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1f9      	bne.n	8003668 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3714      	adds	r7, #20
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	10000012 	.word	0x10000012
 8003690:	40012000 	.word	0x40012000
 8003694:	40012300 	.word	0x40012300
 8003698:	20000008 	.word	0x20000008
 800369c:	431bde83 	.word	0x431bde83

080036a0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80036a8:	4b78      	ldr	r3, [pc, #480]	; (800388c <ADC_Init+0x1ec>)
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	4a77      	ldr	r2, [pc, #476]	; (800388c <ADC_Init+0x1ec>)
 80036ae:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80036b2:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80036b4:	4b75      	ldr	r3, [pc, #468]	; (800388c <ADC_Init+0x1ec>)
 80036b6:	685a      	ldr	r2, [r3, #4]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	4973      	ldr	r1, [pc, #460]	; (800388c <ADC_Init+0x1ec>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	685a      	ldr	r2, [r3, #4]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	6859      	ldr	r1, [r3, #4]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	691b      	ldr	r3, [r3, #16]
 80036dc:	021a      	lsls	r2, r3, #8
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80036f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	6859      	ldr	r1, [r3, #4]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689a      	ldr	r2, [r3, #8]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003716:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6899      	ldr	r1, [r3, #8]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	68da      	ldr	r2, [r3, #12]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	430a      	orrs	r2, r1
 8003728:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800372e:	4a58      	ldr	r2, [pc, #352]	; (8003890 <ADC_Init+0x1f0>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d022      	beq.n	800377a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689a      	ldr	r2, [r3, #8]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003742:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	6899      	ldr	r1, [r3, #8]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	430a      	orrs	r2, r1
 8003754:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003764:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	6899      	ldr	r1, [r3, #8]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	430a      	orrs	r2, r1
 8003776:	609a      	str	r2, [r3, #8]
 8003778:	e00f      	b.n	800379a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689a      	ldr	r2, [r3, #8]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003788:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003798:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	689a      	ldr	r2, [r3, #8]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 0202 	bic.w	r2, r2, #2
 80037a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	6899      	ldr	r1, [r3, #8]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	699b      	ldr	r3, [r3, #24]
 80037b4:	005a      	lsls	r2, r3, #1
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	430a      	orrs	r2, r1
 80037bc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d01b      	beq.n	8003800 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	685a      	ldr	r2, [r3, #4]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037d6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	685a      	ldr	r2, [r3, #4]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80037e6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6859      	ldr	r1, [r3, #4]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f2:	3b01      	subs	r3, #1
 80037f4:	035a      	lsls	r2, r3, #13
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	430a      	orrs	r2, r1
 80037fc:	605a      	str	r2, [r3, #4]
 80037fe:	e007      	b.n	8003810 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	685a      	ldr	r2, [r3, #4]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800380e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800381e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	69db      	ldr	r3, [r3, #28]
 800382a:	3b01      	subs	r3, #1
 800382c:	051a      	lsls	r2, r3, #20
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	430a      	orrs	r2, r1
 8003834:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003844:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	6899      	ldr	r1, [r3, #8]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003852:	025a      	lsls	r2, r3, #9
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	430a      	orrs	r2, r1
 800385a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689a      	ldr	r2, [r3, #8]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800386a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	6899      	ldr	r1, [r3, #8]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	029a      	lsls	r2, r3, #10
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	430a      	orrs	r2, r1
 800387e:	609a      	str	r2, [r3, #8]
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	40012300 	.word	0x40012300
 8003890:	0f000001 	.word	0x0f000001

08003894 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038a0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d13c      	bne.n	8003928 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d12b      	bne.n	8003920 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d127      	bne.n	8003920 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d006      	beq.n	80038ec <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d119      	bne.n	8003920 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	685a      	ldr	r2, [r3, #4]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f022 0220 	bic.w	r2, r2, #32
 80038fa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003900:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800390c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d105      	bne.n	8003920 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003918:	f043 0201 	orr.w	r2, r3, #1
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003920:	68f8      	ldr	r0, [r7, #12]
 8003922:	f7fe f8a5 	bl	8001a70 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003926:	e00e      	b.n	8003946 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392c:	f003 0310 	and.w	r3, r3, #16
 8003930:	2b00      	cmp	r3, #0
 8003932:	d003      	beq.n	800393c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003934:	68f8      	ldr	r0, [r7, #12]
 8003936:	f7ff fd5f 	bl	80033f8 <HAL_ADC_ErrorCallback>
}
 800393a:	e004      	b.n	8003946 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	4798      	blx	r3
}
 8003946:	bf00      	nop
 8003948:	3710      	adds	r7, #16
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}

0800394e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800394e:	b580      	push	{r7, lr}
 8003950:	b084      	sub	sp, #16
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800395a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800395c:	68f8      	ldr	r0, [r7, #12]
 800395e:	f7ff fd41 	bl	80033e4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003962:	bf00      	nop
 8003964:	3710      	adds	r7, #16
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b084      	sub	sp, #16
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003976:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2240      	movs	r2, #64	; 0x40
 800397c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003982:	f043 0204 	orr.w	r2, r3, #4
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800398a:	68f8      	ldr	r0, [r7, #12]
 800398c:	f7ff fd34 	bl	80033f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003990:	bf00      	nop
 8003992:	3710      	adds	r7, #16
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}

08003998 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003998:	b480      	push	{r7}
 800399a:	b085      	sub	sp, #20
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f003 0307 	and.w	r3, r3, #7
 80039a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039a8:	4b0b      	ldr	r3, [pc, #44]	; (80039d8 <__NVIC_SetPriorityGrouping+0x40>)
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039b4:	4013      	ands	r3, r2
 80039b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80039c0:	4b06      	ldr	r3, [pc, #24]	; (80039dc <__NVIC_SetPriorityGrouping+0x44>)
 80039c2:	4313      	orrs	r3, r2
 80039c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039c6:	4a04      	ldr	r2, [pc, #16]	; (80039d8 <__NVIC_SetPriorityGrouping+0x40>)
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	60d3      	str	r3, [r2, #12]
}
 80039cc:	bf00      	nop
 80039ce:	3714      	adds	r7, #20
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr
 80039d8:	e000ed00 	.word	0xe000ed00
 80039dc:	05fa0000 	.word	0x05fa0000

080039e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039e4:	4b04      	ldr	r3, [pc, #16]	; (80039f8 <__NVIC_GetPriorityGrouping+0x18>)
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	0a1b      	lsrs	r3, r3, #8
 80039ea:	f003 0307 	and.w	r3, r3, #7
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr
 80039f8:	e000ed00 	.word	0xe000ed00

080039fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	4603      	mov	r3, r0
 8003a04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	db0b      	blt.n	8003a26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a0e:	79fb      	ldrb	r3, [r7, #7]
 8003a10:	f003 021f 	and.w	r2, r3, #31
 8003a14:	4907      	ldr	r1, [pc, #28]	; (8003a34 <__NVIC_EnableIRQ+0x38>)
 8003a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a1a:	095b      	lsrs	r3, r3, #5
 8003a1c:	2001      	movs	r0, #1
 8003a1e:	fa00 f202 	lsl.w	r2, r0, r2
 8003a22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a26:	bf00      	nop
 8003a28:	370c      	adds	r7, #12
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	e000e100 	.word	0xe000e100

08003a38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	4603      	mov	r3, r0
 8003a40:	6039      	str	r1, [r7, #0]
 8003a42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	db0a      	blt.n	8003a62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	b2da      	uxtb	r2, r3
 8003a50:	490c      	ldr	r1, [pc, #48]	; (8003a84 <__NVIC_SetPriority+0x4c>)
 8003a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a56:	0112      	lsls	r2, r2, #4
 8003a58:	b2d2      	uxtb	r2, r2
 8003a5a:	440b      	add	r3, r1
 8003a5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a60:	e00a      	b.n	8003a78 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	b2da      	uxtb	r2, r3
 8003a66:	4908      	ldr	r1, [pc, #32]	; (8003a88 <__NVIC_SetPriority+0x50>)
 8003a68:	79fb      	ldrb	r3, [r7, #7]
 8003a6a:	f003 030f 	and.w	r3, r3, #15
 8003a6e:	3b04      	subs	r3, #4
 8003a70:	0112      	lsls	r2, r2, #4
 8003a72:	b2d2      	uxtb	r2, r2
 8003a74:	440b      	add	r3, r1
 8003a76:	761a      	strb	r2, [r3, #24]
}
 8003a78:	bf00      	nop
 8003a7a:	370c      	adds	r7, #12
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr
 8003a84:	e000e100 	.word	0xe000e100
 8003a88:	e000ed00 	.word	0xe000ed00

08003a8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b089      	sub	sp, #36	; 0x24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f003 0307 	and.w	r3, r3, #7
 8003a9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	f1c3 0307 	rsb	r3, r3, #7
 8003aa6:	2b04      	cmp	r3, #4
 8003aa8:	bf28      	it	cs
 8003aaa:	2304      	movcs	r3, #4
 8003aac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	3304      	adds	r3, #4
 8003ab2:	2b06      	cmp	r3, #6
 8003ab4:	d902      	bls.n	8003abc <NVIC_EncodePriority+0x30>
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	3b03      	subs	r3, #3
 8003aba:	e000      	b.n	8003abe <NVIC_EncodePriority+0x32>
 8003abc:	2300      	movs	r3, #0
 8003abe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aca:	43da      	mvns	r2, r3
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	401a      	ands	r2, r3
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ad4:	f04f 31ff 	mov.w	r1, #4294967295
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	fa01 f303 	lsl.w	r3, r1, r3
 8003ade:	43d9      	mvns	r1, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ae4:	4313      	orrs	r3, r2
         );
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3724      	adds	r7, #36	; 0x24
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
	...

08003af4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	3b01      	subs	r3, #1
 8003b00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b04:	d301      	bcc.n	8003b0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b06:	2301      	movs	r3, #1
 8003b08:	e00f      	b.n	8003b2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b0a:	4a0a      	ldr	r2, [pc, #40]	; (8003b34 <SysTick_Config+0x40>)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b12:	210f      	movs	r1, #15
 8003b14:	f04f 30ff 	mov.w	r0, #4294967295
 8003b18:	f7ff ff8e 	bl	8003a38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b1c:	4b05      	ldr	r3, [pc, #20]	; (8003b34 <SysTick_Config+0x40>)
 8003b1e:	2200      	movs	r2, #0
 8003b20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b22:	4b04      	ldr	r3, [pc, #16]	; (8003b34 <SysTick_Config+0x40>)
 8003b24:	2207      	movs	r2, #7
 8003b26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3708      	adds	r7, #8
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	e000e010 	.word	0xe000e010

08003b38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f7ff ff29 	bl	8003998 <__NVIC_SetPriorityGrouping>
}
 8003b46:	bf00      	nop
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b086      	sub	sp, #24
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	4603      	mov	r3, r0
 8003b56:	60b9      	str	r1, [r7, #8]
 8003b58:	607a      	str	r2, [r7, #4]
 8003b5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b60:	f7ff ff3e 	bl	80039e0 <__NVIC_GetPriorityGrouping>
 8003b64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	68b9      	ldr	r1, [r7, #8]
 8003b6a:	6978      	ldr	r0, [r7, #20]
 8003b6c:	f7ff ff8e 	bl	8003a8c <NVIC_EncodePriority>
 8003b70:	4602      	mov	r2, r0
 8003b72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b76:	4611      	mov	r1, r2
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7ff ff5d 	bl	8003a38 <__NVIC_SetPriority>
}
 8003b7e:	bf00      	nop
 8003b80:	3718      	adds	r7, #24
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}

08003b86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b86:	b580      	push	{r7, lr}
 8003b88:	b082      	sub	sp, #8
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7ff ff31 	bl	80039fc <__NVIC_EnableIRQ>
}
 8003b9a:	bf00      	nop
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}

08003ba2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ba2:	b580      	push	{r7, lr}
 8003ba4:	b082      	sub	sp, #8
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f7ff ffa2 	bl	8003af4 <SysTick_Config>
 8003bb0:	4603      	mov	r3, r0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3708      	adds	r7, #8
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
	...

08003bbc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b086      	sub	sp, #24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003bc8:	f7ff faac 	bl	8003124 <HAL_GetTick>
 8003bcc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d101      	bne.n	8003bd8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e099      	b.n	8003d0c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2202      	movs	r2, #2
 8003be4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f022 0201 	bic.w	r2, r2, #1
 8003bf6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bf8:	e00f      	b.n	8003c1a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bfa:	f7ff fa93 	bl	8003124 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	2b05      	cmp	r3, #5
 8003c06:	d908      	bls.n	8003c1a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2220      	movs	r2, #32
 8003c0c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2203      	movs	r2, #3
 8003c12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e078      	b.n	8003d0c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0301 	and.w	r3, r3, #1
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d1e8      	bne.n	8003bfa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c30:	697a      	ldr	r2, [r7, #20]
 8003c32:	4b38      	ldr	r3, [pc, #224]	; (8003d14 <HAL_DMA_Init+0x158>)
 8003c34:	4013      	ands	r3, r2
 8003c36:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a1b      	ldr	r3, [r3, #32]
 8003c64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c66:	697a      	ldr	r2, [r7, #20]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c70:	2b04      	cmp	r3, #4
 8003c72:	d107      	bne.n	8003c84 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	697a      	ldr	r2, [r7, #20]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	697a      	ldr	r2, [r7, #20]
 8003c8a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	f023 0307 	bic.w	r3, r3, #7
 8003c9a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca0:	697a      	ldr	r2, [r7, #20]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003caa:	2b04      	cmp	r3, #4
 8003cac:	d117      	bne.n	8003cde <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb2:	697a      	ldr	r2, [r7, #20]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d00e      	beq.n	8003cde <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f000 fa99 	bl	80041f8 <DMA_CheckFifoParam>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d008      	beq.n	8003cde <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2240      	movs	r2, #64	; 0x40
 8003cd0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e016      	b.n	8003d0c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	697a      	ldr	r2, [r7, #20]
 8003ce4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 fa50 	bl	800418c <DMA_CalcBaseAndBitshift>
 8003cec:	4603      	mov	r3, r0
 8003cee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cf4:	223f      	movs	r2, #63	; 0x3f
 8003cf6:	409a      	lsls	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2201      	movs	r2, #1
 8003d06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3718      	adds	r7, #24
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	e010803f 	.word	0xe010803f

08003d18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b086      	sub	sp, #24
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	607a      	str	r2, [r7, #4]
 8003d24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d26:	2300      	movs	r3, #0
 8003d28:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d2e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d101      	bne.n	8003d3e <HAL_DMA_Start_IT+0x26>
 8003d3a:	2302      	movs	r3, #2
 8003d3c:	e048      	b.n	8003dd0 <HAL_DMA_Start_IT+0xb8>
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d137      	bne.n	8003dc2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2202      	movs	r2, #2
 8003d56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	68b9      	ldr	r1, [r7, #8]
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f000 f9e2 	bl	8004130 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d70:	223f      	movs	r2, #63	; 0x3f
 8003d72:	409a      	lsls	r2, r3
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f042 0216 	orr.w	r2, r2, #22
 8003d86:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	695a      	ldr	r2, [r3, #20]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d96:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d007      	beq.n	8003db0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f042 0208 	orr.w	r2, r2, #8
 8003dae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f042 0201 	orr.w	r2, r2, #1
 8003dbe:	601a      	str	r2, [r3, #0]
 8003dc0:	e005      	b.n	8003dce <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003dca:	2302      	movs	r3, #2
 8003dcc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3718      	adds	r7, #24
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d004      	beq.n	8003df6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2280      	movs	r2, #128	; 0x80
 8003df0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e00c      	b.n	8003e10 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2205      	movs	r2, #5
 8003dfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f022 0201 	bic.w	r2, r2, #1
 8003e0c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b086      	sub	sp, #24
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003e24:	2300      	movs	r3, #0
 8003e26:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003e28:	4b92      	ldr	r3, [pc, #584]	; (8004074 <HAL_DMA_IRQHandler+0x258>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a92      	ldr	r2, [pc, #584]	; (8004078 <HAL_DMA_IRQHandler+0x25c>)
 8003e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e32:	0a9b      	lsrs	r3, r3, #10
 8003e34:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e3a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e46:	2208      	movs	r2, #8
 8003e48:	409a      	lsls	r2, r3
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d01a      	beq.n	8003e88 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0304 	and.w	r3, r3, #4
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d013      	beq.n	8003e88 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f022 0204 	bic.w	r2, r2, #4
 8003e6e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e74:	2208      	movs	r2, #8
 8003e76:	409a      	lsls	r2, r3
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e80:	f043 0201 	orr.w	r2, r3, #1
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	409a      	lsls	r2, r3
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	4013      	ands	r3, r2
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d012      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00b      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eaa:	2201      	movs	r2, #1
 8003eac:	409a      	lsls	r2, r3
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb6:	f043 0202 	orr.w	r2, r3, #2
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ec2:	2204      	movs	r2, #4
 8003ec4:	409a      	lsls	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d012      	beq.n	8003ef4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00b      	beq.n	8003ef4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ee0:	2204      	movs	r2, #4
 8003ee2:	409a      	lsls	r2, r3
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eec:	f043 0204 	orr.w	r2, r3, #4
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef8:	2210      	movs	r2, #16
 8003efa:	409a      	lsls	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	4013      	ands	r3, r2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d043      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0308 	and.w	r3, r3, #8
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d03c      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f16:	2210      	movs	r2, #16
 8003f18:	409a      	lsls	r2, r3
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d018      	beq.n	8003f5e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d108      	bne.n	8003f4c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d024      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	4798      	blx	r3
 8003f4a:	e01f      	b.n	8003f8c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d01b      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	4798      	blx	r3
 8003f5c:	e016      	b.n	8003f8c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d107      	bne.n	8003f7c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 0208 	bic.w	r2, r2, #8
 8003f7a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d003      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f90:	2220      	movs	r2, #32
 8003f92:	409a      	lsls	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4013      	ands	r3, r2
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 808e 	beq.w	80040ba <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0310 	and.w	r3, r3, #16
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f000 8086 	beq.w	80040ba <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	409a      	lsls	r2, r3
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	2b05      	cmp	r3, #5
 8003fc4:	d136      	bne.n	8004034 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f022 0216 	bic.w	r2, r2, #22
 8003fd4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	695a      	ldr	r2, [r3, #20]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fe4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d103      	bne.n	8003ff6 <HAL_DMA_IRQHandler+0x1da>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d007      	beq.n	8004006 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f022 0208 	bic.w	r2, r2, #8
 8004004:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800400a:	223f      	movs	r2, #63	; 0x3f
 800400c:	409a      	lsls	r2, r3
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004026:	2b00      	cmp	r3, #0
 8004028:	d07d      	beq.n	8004126 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	4798      	blx	r3
        }
        return;
 8004032:	e078      	b.n	8004126 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d01c      	beq.n	800407c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d108      	bne.n	8004062 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004054:	2b00      	cmp	r3, #0
 8004056:	d030      	beq.n	80040ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	4798      	blx	r3
 8004060:	e02b      	b.n	80040ba <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004066:	2b00      	cmp	r3, #0
 8004068:	d027      	beq.n	80040ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	4798      	blx	r3
 8004072:	e022      	b.n	80040ba <HAL_DMA_IRQHandler+0x29e>
 8004074:	20000008 	.word	0x20000008
 8004078:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004086:	2b00      	cmp	r3, #0
 8004088:	d10f      	bne.n	80040aa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f022 0210 	bic.w	r2, r2, #16
 8004098:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2201      	movs	r2, #1
 80040a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d003      	beq.n	80040ba <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d032      	beq.n	8004128 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c6:	f003 0301 	and.w	r3, r3, #1
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d022      	beq.n	8004114 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2205      	movs	r2, #5
 80040d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 0201 	bic.w	r2, r2, #1
 80040e4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	3301      	adds	r3, #1
 80040ea:	60bb      	str	r3, [r7, #8]
 80040ec:	697a      	ldr	r2, [r7, #20]
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d307      	bcc.n	8004102 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0301 	and.w	r3, r3, #1
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d1f2      	bne.n	80040e6 <HAL_DMA_IRQHandler+0x2ca>
 8004100:	e000      	b.n	8004104 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004102:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004118:	2b00      	cmp	r3, #0
 800411a:	d005      	beq.n	8004128 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	4798      	blx	r3
 8004124:	e000      	b.n	8004128 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004126:	bf00      	nop
    }
  }
}
 8004128:	3718      	adds	r7, #24
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop

08004130 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	607a      	str	r2, [r7, #4]
 800413c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800414c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	683a      	ldr	r2, [r7, #0]
 8004154:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	2b40      	cmp	r3, #64	; 0x40
 800415c:	d108      	bne.n	8004170 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68ba      	ldr	r2, [r7, #8]
 800416c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800416e:	e007      	b.n	8004180 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	68ba      	ldr	r2, [r7, #8]
 8004176:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	60da      	str	r2, [r3, #12]
}
 8004180:	bf00      	nop
 8004182:	3714      	adds	r7, #20
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800418c:	b480      	push	{r7}
 800418e:	b085      	sub	sp, #20
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	b2db      	uxtb	r3, r3
 800419a:	3b10      	subs	r3, #16
 800419c:	4a13      	ldr	r2, [pc, #76]	; (80041ec <DMA_CalcBaseAndBitshift+0x60>)
 800419e:	fba2 2303 	umull	r2, r3, r2, r3
 80041a2:	091b      	lsrs	r3, r3, #4
 80041a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041a6:	4a12      	ldr	r2, [pc, #72]	; (80041f0 <DMA_CalcBaseAndBitshift+0x64>)
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	4413      	add	r3, r2
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	461a      	mov	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2b03      	cmp	r3, #3
 80041b8:	d908      	bls.n	80041cc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	461a      	mov	r2, r3
 80041c0:	4b0c      	ldr	r3, [pc, #48]	; (80041f4 <DMA_CalcBaseAndBitshift+0x68>)
 80041c2:	4013      	ands	r3, r2
 80041c4:	1d1a      	adds	r2, r3, #4
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	659a      	str	r2, [r3, #88]	; 0x58
 80041ca:	e006      	b.n	80041da <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	461a      	mov	r2, r3
 80041d2:	4b08      	ldr	r3, [pc, #32]	; (80041f4 <DMA_CalcBaseAndBitshift+0x68>)
 80041d4:	4013      	ands	r3, r2
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3714      	adds	r7, #20
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	aaaaaaab 	.word	0xaaaaaaab
 80041f0:	08009fc8 	.word	0x08009fc8
 80041f4:	fffffc00 	.word	0xfffffc00

080041f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b085      	sub	sp, #20
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004200:	2300      	movs	r3, #0
 8004202:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004208:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	699b      	ldr	r3, [r3, #24]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d11f      	bne.n	8004252 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	2b03      	cmp	r3, #3
 8004216:	d855      	bhi.n	80042c4 <DMA_CheckFifoParam+0xcc>
 8004218:	a201      	add	r2, pc, #4	; (adr r2, 8004220 <DMA_CheckFifoParam+0x28>)
 800421a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800421e:	bf00      	nop
 8004220:	08004231 	.word	0x08004231
 8004224:	08004243 	.word	0x08004243
 8004228:	08004231 	.word	0x08004231
 800422c:	080042c5 	.word	0x080042c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004234:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d045      	beq.n	80042c8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004240:	e042      	b.n	80042c8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004246:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800424a:	d13f      	bne.n	80042cc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004250:	e03c      	b.n	80042cc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800425a:	d121      	bne.n	80042a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	2b03      	cmp	r3, #3
 8004260:	d836      	bhi.n	80042d0 <DMA_CheckFifoParam+0xd8>
 8004262:	a201      	add	r2, pc, #4	; (adr r2, 8004268 <DMA_CheckFifoParam+0x70>)
 8004264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004268:	08004279 	.word	0x08004279
 800426c:	0800427f 	.word	0x0800427f
 8004270:	08004279 	.word	0x08004279
 8004274:	08004291 	.word	0x08004291
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	73fb      	strb	r3, [r7, #15]
      break;
 800427c:	e02f      	b.n	80042de <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004282:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d024      	beq.n	80042d4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800428e:	e021      	b.n	80042d4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004294:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004298:	d11e      	bne.n	80042d8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800429e:	e01b      	b.n	80042d8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d902      	bls.n	80042ac <DMA_CheckFifoParam+0xb4>
 80042a6:	2b03      	cmp	r3, #3
 80042a8:	d003      	beq.n	80042b2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042aa:	e018      	b.n	80042de <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	73fb      	strb	r3, [r7, #15]
      break;
 80042b0:	e015      	b.n	80042de <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00e      	beq.n	80042dc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	73fb      	strb	r3, [r7, #15]
      break;
 80042c2:	e00b      	b.n	80042dc <DMA_CheckFifoParam+0xe4>
      break;
 80042c4:	bf00      	nop
 80042c6:	e00a      	b.n	80042de <DMA_CheckFifoParam+0xe6>
      break;
 80042c8:	bf00      	nop
 80042ca:	e008      	b.n	80042de <DMA_CheckFifoParam+0xe6>
      break;
 80042cc:	bf00      	nop
 80042ce:	e006      	b.n	80042de <DMA_CheckFifoParam+0xe6>
      break;
 80042d0:	bf00      	nop
 80042d2:	e004      	b.n	80042de <DMA_CheckFifoParam+0xe6>
      break;
 80042d4:	bf00      	nop
 80042d6:	e002      	b.n	80042de <DMA_CheckFifoParam+0xe6>
      break;   
 80042d8:	bf00      	nop
 80042da:	e000      	b.n	80042de <DMA_CheckFifoParam+0xe6>
      break;
 80042dc:	bf00      	nop
    }
  } 
  
  return status; 
 80042de:	7bfb      	ldrb	r3, [r7, #15]
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3714      	adds	r7, #20
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b089      	sub	sp, #36	; 0x24
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80042f6:	2300      	movs	r3, #0
 80042f8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80042fa:	2300      	movs	r3, #0
 80042fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80042fe:	2300      	movs	r3, #0
 8004300:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004302:	2300      	movs	r3, #0
 8004304:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004306:	2300      	movs	r3, #0
 8004308:	61fb      	str	r3, [r7, #28]
 800430a:	e175      	b.n	80045f8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800430c:	2201      	movs	r2, #1
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	fa02 f303 	lsl.w	r3, r2, r3
 8004314:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	697a      	ldr	r2, [r7, #20]
 800431c:	4013      	ands	r3, r2
 800431e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004320:	693a      	ldr	r2, [r7, #16]
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	429a      	cmp	r2, r3
 8004326:	f040 8164 	bne.w	80045f2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d00b      	beq.n	800434a <HAL_GPIO_Init+0x5e>
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	2b02      	cmp	r3, #2
 8004338:	d007      	beq.n	800434a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800433e:	2b11      	cmp	r3, #17
 8004340:	d003      	beq.n	800434a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	2b12      	cmp	r3, #18
 8004348:	d130      	bne.n	80043ac <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	2203      	movs	r2, #3
 8004356:	fa02 f303 	lsl.w	r3, r2, r3
 800435a:	43db      	mvns	r3, r3
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	4013      	ands	r3, r2
 8004360:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	68da      	ldr	r2, [r3, #12]
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	005b      	lsls	r3, r3, #1
 800436a:	fa02 f303 	lsl.w	r3, r2, r3
 800436e:	69ba      	ldr	r2, [r7, #24]
 8004370:	4313      	orrs	r3, r2
 8004372:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	69ba      	ldr	r2, [r7, #24]
 8004378:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004380:	2201      	movs	r2, #1
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	fa02 f303 	lsl.w	r3, r2, r3
 8004388:	43db      	mvns	r3, r3
 800438a:	69ba      	ldr	r2, [r7, #24]
 800438c:	4013      	ands	r3, r2
 800438e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	091b      	lsrs	r3, r3, #4
 8004396:	f003 0201 	and.w	r2, r3, #1
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	fa02 f303 	lsl.w	r3, r2, r3
 80043a0:	69ba      	ldr	r2, [r7, #24]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	69ba      	ldr	r2, [r7, #24]
 80043aa:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	005b      	lsls	r3, r3, #1
 80043b6:	2203      	movs	r2, #3
 80043b8:	fa02 f303 	lsl.w	r3, r2, r3
 80043bc:	43db      	mvns	r3, r3
 80043be:	69ba      	ldr	r2, [r7, #24]
 80043c0:	4013      	ands	r3, r2
 80043c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	689a      	ldr	r2, [r3, #8]
 80043c8:	69fb      	ldr	r3, [r7, #28]
 80043ca:	005b      	lsls	r3, r3, #1
 80043cc:	fa02 f303 	lsl.w	r3, r2, r3
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d003      	beq.n	80043ec <HAL_GPIO_Init+0x100>
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	2b12      	cmp	r3, #18
 80043ea:	d123      	bne.n	8004434 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	08da      	lsrs	r2, r3, #3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	3208      	adds	r2, #8
 80043f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	f003 0307 	and.w	r3, r3, #7
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	220f      	movs	r2, #15
 8004404:	fa02 f303 	lsl.w	r3, r2, r3
 8004408:	43db      	mvns	r3, r3
 800440a:	69ba      	ldr	r2, [r7, #24]
 800440c:	4013      	ands	r3, r2
 800440e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	691a      	ldr	r2, [r3, #16]
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	f003 0307 	and.w	r3, r3, #7
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	fa02 f303 	lsl.w	r3, r2, r3
 8004420:	69ba      	ldr	r2, [r7, #24]
 8004422:	4313      	orrs	r3, r2
 8004424:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	08da      	lsrs	r2, r3, #3
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	3208      	adds	r2, #8
 800442e:	69b9      	ldr	r1, [r7, #24]
 8004430:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	005b      	lsls	r3, r3, #1
 800443e:	2203      	movs	r2, #3
 8004440:	fa02 f303 	lsl.w	r3, r2, r3
 8004444:	43db      	mvns	r3, r3
 8004446:	69ba      	ldr	r2, [r7, #24]
 8004448:	4013      	ands	r3, r2
 800444a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f003 0203 	and.w	r2, r3, #3
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	005b      	lsls	r3, r3, #1
 8004458:	fa02 f303 	lsl.w	r3, r2, r3
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	4313      	orrs	r3, r2
 8004460:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	69ba      	ldr	r2, [r7, #24]
 8004466:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004470:	2b00      	cmp	r3, #0
 8004472:	f000 80be 	beq.w	80045f2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004476:	4b65      	ldr	r3, [pc, #404]	; (800460c <HAL_GPIO_Init+0x320>)
 8004478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800447a:	4a64      	ldr	r2, [pc, #400]	; (800460c <HAL_GPIO_Init+0x320>)
 800447c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004480:	6453      	str	r3, [r2, #68]	; 0x44
 8004482:	4b62      	ldr	r3, [pc, #392]	; (800460c <HAL_GPIO_Init+0x320>)
 8004484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004486:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800448a:	60fb      	str	r3, [r7, #12]
 800448c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800448e:	4a60      	ldr	r2, [pc, #384]	; (8004610 <HAL_GPIO_Init+0x324>)
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	089b      	lsrs	r3, r3, #2
 8004494:	3302      	adds	r3, #2
 8004496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800449a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	f003 0303 	and.w	r3, r3, #3
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	220f      	movs	r2, #15
 80044a6:	fa02 f303 	lsl.w	r3, r2, r3
 80044aa:	43db      	mvns	r3, r3
 80044ac:	69ba      	ldr	r2, [r7, #24]
 80044ae:	4013      	ands	r3, r2
 80044b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a57      	ldr	r2, [pc, #348]	; (8004614 <HAL_GPIO_Init+0x328>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d037      	beq.n	800452a <HAL_GPIO_Init+0x23e>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a56      	ldr	r2, [pc, #344]	; (8004618 <HAL_GPIO_Init+0x32c>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d031      	beq.n	8004526 <HAL_GPIO_Init+0x23a>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a55      	ldr	r2, [pc, #340]	; (800461c <HAL_GPIO_Init+0x330>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d02b      	beq.n	8004522 <HAL_GPIO_Init+0x236>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a54      	ldr	r2, [pc, #336]	; (8004620 <HAL_GPIO_Init+0x334>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d025      	beq.n	800451e <HAL_GPIO_Init+0x232>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a53      	ldr	r2, [pc, #332]	; (8004624 <HAL_GPIO_Init+0x338>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d01f      	beq.n	800451a <HAL_GPIO_Init+0x22e>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a52      	ldr	r2, [pc, #328]	; (8004628 <HAL_GPIO_Init+0x33c>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d019      	beq.n	8004516 <HAL_GPIO_Init+0x22a>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a51      	ldr	r2, [pc, #324]	; (800462c <HAL_GPIO_Init+0x340>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d013      	beq.n	8004512 <HAL_GPIO_Init+0x226>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	4a50      	ldr	r2, [pc, #320]	; (8004630 <HAL_GPIO_Init+0x344>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d00d      	beq.n	800450e <HAL_GPIO_Init+0x222>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	4a4f      	ldr	r2, [pc, #316]	; (8004634 <HAL_GPIO_Init+0x348>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d007      	beq.n	800450a <HAL_GPIO_Init+0x21e>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	4a4e      	ldr	r2, [pc, #312]	; (8004638 <HAL_GPIO_Init+0x34c>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d101      	bne.n	8004506 <HAL_GPIO_Init+0x21a>
 8004502:	2309      	movs	r3, #9
 8004504:	e012      	b.n	800452c <HAL_GPIO_Init+0x240>
 8004506:	230a      	movs	r3, #10
 8004508:	e010      	b.n	800452c <HAL_GPIO_Init+0x240>
 800450a:	2308      	movs	r3, #8
 800450c:	e00e      	b.n	800452c <HAL_GPIO_Init+0x240>
 800450e:	2307      	movs	r3, #7
 8004510:	e00c      	b.n	800452c <HAL_GPIO_Init+0x240>
 8004512:	2306      	movs	r3, #6
 8004514:	e00a      	b.n	800452c <HAL_GPIO_Init+0x240>
 8004516:	2305      	movs	r3, #5
 8004518:	e008      	b.n	800452c <HAL_GPIO_Init+0x240>
 800451a:	2304      	movs	r3, #4
 800451c:	e006      	b.n	800452c <HAL_GPIO_Init+0x240>
 800451e:	2303      	movs	r3, #3
 8004520:	e004      	b.n	800452c <HAL_GPIO_Init+0x240>
 8004522:	2302      	movs	r3, #2
 8004524:	e002      	b.n	800452c <HAL_GPIO_Init+0x240>
 8004526:	2301      	movs	r3, #1
 8004528:	e000      	b.n	800452c <HAL_GPIO_Init+0x240>
 800452a:	2300      	movs	r3, #0
 800452c:	69fa      	ldr	r2, [r7, #28]
 800452e:	f002 0203 	and.w	r2, r2, #3
 8004532:	0092      	lsls	r2, r2, #2
 8004534:	4093      	lsls	r3, r2
 8004536:	69ba      	ldr	r2, [r7, #24]
 8004538:	4313      	orrs	r3, r2
 800453a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800453c:	4934      	ldr	r1, [pc, #208]	; (8004610 <HAL_GPIO_Init+0x324>)
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	089b      	lsrs	r3, r3, #2
 8004542:	3302      	adds	r3, #2
 8004544:	69ba      	ldr	r2, [r7, #24]
 8004546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800454a:	4b3c      	ldr	r3, [pc, #240]	; (800463c <HAL_GPIO_Init+0x350>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	43db      	mvns	r3, r3
 8004554:	69ba      	ldr	r2, [r7, #24]
 8004556:	4013      	ands	r3, r2
 8004558:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d003      	beq.n	800456e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004566:	69ba      	ldr	r2, [r7, #24]
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	4313      	orrs	r3, r2
 800456c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800456e:	4a33      	ldr	r2, [pc, #204]	; (800463c <HAL_GPIO_Init+0x350>)
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004574:	4b31      	ldr	r3, [pc, #196]	; (800463c <HAL_GPIO_Init+0x350>)
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	43db      	mvns	r3, r3
 800457e:	69ba      	ldr	r2, [r7, #24]
 8004580:	4013      	ands	r3, r2
 8004582:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004590:	69ba      	ldr	r2, [r7, #24]
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	4313      	orrs	r3, r2
 8004596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004598:	4a28      	ldr	r2, [pc, #160]	; (800463c <HAL_GPIO_Init+0x350>)
 800459a:	69bb      	ldr	r3, [r7, #24]
 800459c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800459e:	4b27      	ldr	r3, [pc, #156]	; (800463c <HAL_GPIO_Init+0x350>)
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	43db      	mvns	r3, r3
 80045a8:	69ba      	ldr	r2, [r7, #24]
 80045aa:	4013      	ands	r3, r2
 80045ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d003      	beq.n	80045c2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80045ba:	69ba      	ldr	r2, [r7, #24]
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	4313      	orrs	r3, r2
 80045c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80045c2:	4a1e      	ldr	r2, [pc, #120]	; (800463c <HAL_GPIO_Init+0x350>)
 80045c4:	69bb      	ldr	r3, [r7, #24]
 80045c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80045c8:	4b1c      	ldr	r3, [pc, #112]	; (800463c <HAL_GPIO_Init+0x350>)
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	43db      	mvns	r3, r3
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	4013      	ands	r3, r2
 80045d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d003      	beq.n	80045ec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80045e4:	69ba      	ldr	r2, [r7, #24]
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80045ec:	4a13      	ldr	r2, [pc, #76]	; (800463c <HAL_GPIO_Init+0x350>)
 80045ee:	69bb      	ldr	r3, [r7, #24]
 80045f0:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	3301      	adds	r3, #1
 80045f6:	61fb      	str	r3, [r7, #28]
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	2b0f      	cmp	r3, #15
 80045fc:	f67f ae86 	bls.w	800430c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004600:	bf00      	nop
 8004602:	3724      	adds	r7, #36	; 0x24
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr
 800460c:	40023800 	.word	0x40023800
 8004610:	40013800 	.word	0x40013800
 8004614:	40020000 	.word	0x40020000
 8004618:	40020400 	.word	0x40020400
 800461c:	40020800 	.word	0x40020800
 8004620:	40020c00 	.word	0x40020c00
 8004624:	40021000 	.word	0x40021000
 8004628:	40021400 	.word	0x40021400
 800462c:	40021800 	.word	0x40021800
 8004630:	40021c00 	.word	0x40021c00
 8004634:	40022000 	.word	0x40022000
 8004638:	40022400 	.word	0x40022400
 800463c:	40013c00 	.word	0x40013c00

08004640 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004640:	b480      	push	{r7}
 8004642:	b083      	sub	sp, #12
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	460b      	mov	r3, r1
 800464a:	807b      	strh	r3, [r7, #2]
 800464c:	4613      	mov	r3, r2
 800464e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004650:	787b      	ldrb	r3, [r7, #1]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004656:	887a      	ldrh	r2, [r7, #2]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800465c:	e003      	b.n	8004666 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800465e:	887b      	ldrh	r3, [r7, #2]
 8004660:	041a      	lsls	r2, r3, #16
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	619a      	str	r2, [r3, #24]
}
 8004666:	bf00      	nop
 8004668:	370c      	adds	r7, #12
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
	...

08004674 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e07f      	b.n	8004786 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d106      	bne.n	80046a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7fd ffb0 	bl	8002600 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2224      	movs	r2, #36	; 0x24
 80046a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f022 0201 	bic.w	r2, r2, #1
 80046b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685a      	ldr	r2, [r3, #4]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80046c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	689a      	ldr	r2, [r3, #8]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	68db      	ldr	r3, [r3, #12]
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d107      	bne.n	80046ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	689a      	ldr	r2, [r3, #8]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046ea:	609a      	str	r2, [r3, #8]
 80046ec:	e006      	b.n	80046fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	689a      	ldr	r2, [r3, #8]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80046fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	2b02      	cmp	r3, #2
 8004702:	d104      	bne.n	800470e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800470c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	6859      	ldr	r1, [r3, #4]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	4b1d      	ldr	r3, [pc, #116]	; (8004790 <HAL_I2C_Init+0x11c>)
 800471a:	430b      	orrs	r3, r1
 800471c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	68da      	ldr	r2, [r3, #12]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800472c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	691a      	ldr	r2, [r3, #16]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	ea42 0103 	orr.w	r1, r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	021a      	lsls	r2, r3, #8
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	430a      	orrs	r2, r1
 8004746:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	69d9      	ldr	r1, [r3, #28]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a1a      	ldr	r2, [r3, #32]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	430a      	orrs	r2, r1
 8004756:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f042 0201 	orr.w	r2, r2, #1
 8004766:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2220      	movs	r2, #32
 8004772:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3708      	adds	r7, #8
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	02008000 	.word	0x02008000

08004794 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	2b20      	cmp	r3, #32
 80047a8:	d138      	bne.n	800481c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d101      	bne.n	80047b8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80047b4:	2302      	movs	r3, #2
 80047b6:	e032      	b.n	800481e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2224      	movs	r2, #36	; 0x24
 80047c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f022 0201 	bic.w	r2, r2, #1
 80047d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80047e6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	6819      	ldr	r1, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	683a      	ldr	r2, [r7, #0]
 80047f4:	430a      	orrs	r2, r1
 80047f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f042 0201 	orr.w	r2, r2, #1
 8004806:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2220      	movs	r2, #32
 800480c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004818:	2300      	movs	r3, #0
 800481a:	e000      	b.n	800481e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800481c:	2302      	movs	r3, #2
  }
}
 800481e:	4618      	mov	r0, r3
 8004820:	370c      	adds	r7, #12
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr

0800482a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800482a:	b480      	push	{r7}
 800482c:	b085      	sub	sp, #20
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
 8004832:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800483a:	b2db      	uxtb	r3, r3
 800483c:	2b20      	cmp	r3, #32
 800483e:	d139      	bne.n	80048b4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004846:	2b01      	cmp	r3, #1
 8004848:	d101      	bne.n	800484e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800484a:	2302      	movs	r3, #2
 800484c:	e033      	b.n	80048b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2201      	movs	r2, #1
 8004852:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2224      	movs	r2, #36	; 0x24
 800485a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f022 0201 	bic.w	r2, r2, #1
 800486c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800487c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	021b      	lsls	r3, r3, #8
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	4313      	orrs	r3, r2
 8004886:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68fa      	ldr	r2, [r7, #12]
 800488e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f042 0201 	orr.w	r2, r2, #1
 800489e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2220      	movs	r2, #32
 80048a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80048b0:	2300      	movs	r3, #0
 80048b2:	e000      	b.n	80048b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80048b4:	2302      	movs	r3, #2
  }
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3714      	adds	r7, #20
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
	...

080048c4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80048c4:	b480      	push	{r7}
 80048c6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048c8:	4b05      	ldr	r3, [pc, #20]	; (80048e0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a04      	ldr	r2, [pc, #16]	; (80048e0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80048ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048d2:	6013      	str	r3, [r2, #0]
}
 80048d4:	bf00      	nop
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	40007000 	.word	0x40007000

080048e4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b082      	sub	sp, #8
 80048e8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80048ea:	2300      	movs	r3, #0
 80048ec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80048ee:	4b23      	ldr	r3, [pc, #140]	; (800497c <HAL_PWREx_EnableOverDrive+0x98>)
 80048f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f2:	4a22      	ldr	r2, [pc, #136]	; (800497c <HAL_PWREx_EnableOverDrive+0x98>)
 80048f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048f8:	6413      	str	r3, [r2, #64]	; 0x40
 80048fa:	4b20      	ldr	r3, [pc, #128]	; (800497c <HAL_PWREx_EnableOverDrive+0x98>)
 80048fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004902:	603b      	str	r3, [r7, #0]
 8004904:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004906:	4b1e      	ldr	r3, [pc, #120]	; (8004980 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a1d      	ldr	r2, [pc, #116]	; (8004980 <HAL_PWREx_EnableOverDrive+0x9c>)
 800490c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004910:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004912:	f7fe fc07 	bl	8003124 <HAL_GetTick>
 8004916:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004918:	e009      	b.n	800492e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800491a:	f7fe fc03 	bl	8003124 <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004928:	d901      	bls.n	800492e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e022      	b.n	8004974 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800492e:	4b14      	ldr	r3, [pc, #80]	; (8004980 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004936:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800493a:	d1ee      	bne.n	800491a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800493c:	4b10      	ldr	r3, [pc, #64]	; (8004980 <HAL_PWREx_EnableOverDrive+0x9c>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a0f      	ldr	r2, [pc, #60]	; (8004980 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004942:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004946:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004948:	f7fe fbec 	bl	8003124 <HAL_GetTick>
 800494c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800494e:	e009      	b.n	8004964 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004950:	f7fe fbe8 	bl	8003124 <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800495e:	d901      	bls.n	8004964 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004960:	2303      	movs	r3, #3
 8004962:	e007      	b.n	8004974 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004964:	4b06      	ldr	r3, [pc, #24]	; (8004980 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800496c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004970:	d1ee      	bne.n	8004950 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004972:	2300      	movs	r3, #0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3708      	adds	r7, #8
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	40023800 	.word	0x40023800
 8004980:	40007000 	.word	0x40007000

08004984 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b086      	sub	sp, #24
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800498c:	2300      	movs	r3, #0
 800498e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e29b      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	f000 8087 	beq.w	8004ab6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80049a8:	4b96      	ldr	r3, [pc, #600]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f003 030c 	and.w	r3, r3, #12
 80049b0:	2b04      	cmp	r3, #4
 80049b2:	d00c      	beq.n	80049ce <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049b4:	4b93      	ldr	r3, [pc, #588]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f003 030c 	and.w	r3, r3, #12
 80049bc:	2b08      	cmp	r3, #8
 80049be:	d112      	bne.n	80049e6 <HAL_RCC_OscConfig+0x62>
 80049c0:	4b90      	ldr	r3, [pc, #576]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049cc:	d10b      	bne.n	80049e6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049ce:	4b8d      	ldr	r3, [pc, #564]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d06c      	beq.n	8004ab4 <HAL_RCC_OscConfig+0x130>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d168      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e275      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049ee:	d106      	bne.n	80049fe <HAL_RCC_OscConfig+0x7a>
 80049f0:	4b84      	ldr	r3, [pc, #528]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a83      	ldr	r2, [pc, #524]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 80049f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049fa:	6013      	str	r3, [r2, #0]
 80049fc:	e02e      	b.n	8004a5c <HAL_RCC_OscConfig+0xd8>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d10c      	bne.n	8004a20 <HAL_RCC_OscConfig+0x9c>
 8004a06:	4b7f      	ldr	r3, [pc, #508]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a7e      	ldr	r2, [pc, #504]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004a0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a10:	6013      	str	r3, [r2, #0]
 8004a12:	4b7c      	ldr	r3, [pc, #496]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a7b      	ldr	r2, [pc, #492]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004a18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a1c:	6013      	str	r3, [r2, #0]
 8004a1e:	e01d      	b.n	8004a5c <HAL_RCC_OscConfig+0xd8>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a28:	d10c      	bne.n	8004a44 <HAL_RCC_OscConfig+0xc0>
 8004a2a:	4b76      	ldr	r3, [pc, #472]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a75      	ldr	r2, [pc, #468]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004a30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a34:	6013      	str	r3, [r2, #0]
 8004a36:	4b73      	ldr	r3, [pc, #460]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a72      	ldr	r2, [pc, #456]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004a3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a40:	6013      	str	r3, [r2, #0]
 8004a42:	e00b      	b.n	8004a5c <HAL_RCC_OscConfig+0xd8>
 8004a44:	4b6f      	ldr	r3, [pc, #444]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a6e      	ldr	r2, [pc, #440]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004a4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a4e:	6013      	str	r3, [r2, #0]
 8004a50:	4b6c      	ldr	r3, [pc, #432]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a6b      	ldr	r2, [pc, #428]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004a56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d013      	beq.n	8004a8c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a64:	f7fe fb5e 	bl	8003124 <HAL_GetTick>
 8004a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a6a:	e008      	b.n	8004a7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a6c:	f7fe fb5a 	bl	8003124 <HAL_GetTick>
 8004a70:	4602      	mov	r2, r0
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	2b64      	cmp	r3, #100	; 0x64
 8004a78:	d901      	bls.n	8004a7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e229      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a7e:	4b61      	ldr	r3, [pc, #388]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d0f0      	beq.n	8004a6c <HAL_RCC_OscConfig+0xe8>
 8004a8a:	e014      	b.n	8004ab6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a8c:	f7fe fb4a 	bl	8003124 <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a94:	f7fe fb46 	bl	8003124 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b64      	cmp	r3, #100	; 0x64
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e215      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aa6:	4b57      	ldr	r3, [pc, #348]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1f0      	bne.n	8004a94 <HAL_RCC_OscConfig+0x110>
 8004ab2:	e000      	b.n	8004ab6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ab4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0302 	and.w	r3, r3, #2
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d069      	beq.n	8004b96 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ac2:	4b50      	ldr	r3, [pc, #320]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	f003 030c 	and.w	r3, r3, #12
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00b      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ace:	4b4d      	ldr	r3, [pc, #308]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	f003 030c 	and.w	r3, r3, #12
 8004ad6:	2b08      	cmp	r3, #8
 8004ad8:	d11c      	bne.n	8004b14 <HAL_RCC_OscConfig+0x190>
 8004ada:	4b4a      	ldr	r3, [pc, #296]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d116      	bne.n	8004b14 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ae6:	4b47      	ldr	r3, [pc, #284]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0302 	and.w	r3, r3, #2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d005      	beq.n	8004afe <HAL_RCC_OscConfig+0x17a>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d001      	beq.n	8004afe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e1e9      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004afe:	4b41      	ldr	r3, [pc, #260]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	691b      	ldr	r3, [r3, #16]
 8004b0a:	00db      	lsls	r3, r3, #3
 8004b0c:	493d      	ldr	r1, [pc, #244]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b12:	e040      	b.n	8004b96 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d023      	beq.n	8004b64 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b1c:	4b39      	ldr	r3, [pc, #228]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a38      	ldr	r2, [pc, #224]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004b22:	f043 0301 	orr.w	r3, r3, #1
 8004b26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b28:	f7fe fafc 	bl	8003124 <HAL_GetTick>
 8004b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b2e:	e008      	b.n	8004b42 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b30:	f7fe faf8 	bl	8003124 <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	2b02      	cmp	r3, #2
 8004b3c:	d901      	bls.n	8004b42 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e1c7      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b42:	4b30      	ldr	r3, [pc, #192]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0302 	and.w	r3, r3, #2
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d0f0      	beq.n	8004b30 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b4e:	4b2d      	ldr	r3, [pc, #180]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	00db      	lsls	r3, r3, #3
 8004b5c:	4929      	ldr	r1, [pc, #164]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	600b      	str	r3, [r1, #0]
 8004b62:	e018      	b.n	8004b96 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b64:	4b27      	ldr	r3, [pc, #156]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a26      	ldr	r2, [pc, #152]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004b6a:	f023 0301 	bic.w	r3, r3, #1
 8004b6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b70:	f7fe fad8 	bl	8003124 <HAL_GetTick>
 8004b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b76:	e008      	b.n	8004b8a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b78:	f7fe fad4 	bl	8003124 <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	2b02      	cmp	r3, #2
 8004b84:	d901      	bls.n	8004b8a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	e1a3      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b8a:	4b1e      	ldr	r3, [pc, #120]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 0302 	and.w	r3, r3, #2
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1f0      	bne.n	8004b78 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0308 	and.w	r3, r3, #8
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d038      	beq.n	8004c14 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d019      	beq.n	8004bde <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004baa:	4b16      	ldr	r3, [pc, #88]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004bac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bae:	4a15      	ldr	r2, [pc, #84]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004bb0:	f043 0301 	orr.w	r3, r3, #1
 8004bb4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bb6:	f7fe fab5 	bl	8003124 <HAL_GetTick>
 8004bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bbc:	e008      	b.n	8004bd0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bbe:	f7fe fab1 	bl	8003124 <HAL_GetTick>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d901      	bls.n	8004bd0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e180      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bd0:	4b0c      	ldr	r3, [pc, #48]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004bd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bd4:	f003 0302 	and.w	r3, r3, #2
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d0f0      	beq.n	8004bbe <HAL_RCC_OscConfig+0x23a>
 8004bdc:	e01a      	b.n	8004c14 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bde:	4b09      	ldr	r3, [pc, #36]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004be0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004be2:	4a08      	ldr	r2, [pc, #32]	; (8004c04 <HAL_RCC_OscConfig+0x280>)
 8004be4:	f023 0301 	bic.w	r3, r3, #1
 8004be8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bea:	f7fe fa9b 	bl	8003124 <HAL_GetTick>
 8004bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bf0:	e00a      	b.n	8004c08 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bf2:	f7fe fa97 	bl	8003124 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d903      	bls.n	8004c08 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e166      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
 8004c04:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c08:	4b92      	ldr	r3, [pc, #584]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004c0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c0c:	f003 0302 	and.w	r3, r3, #2
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1ee      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0304 	and.w	r3, r3, #4
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	f000 80a4 	beq.w	8004d6a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c22:	4b8c      	ldr	r3, [pc, #560]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d10d      	bne.n	8004c4a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c2e:	4b89      	ldr	r3, [pc, #548]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c32:	4a88      	ldr	r2, [pc, #544]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004c34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c38:	6413      	str	r3, [r2, #64]	; 0x40
 8004c3a:	4b86      	ldr	r3, [pc, #536]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c42:	60bb      	str	r3, [r7, #8]
 8004c44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c46:	2301      	movs	r3, #1
 8004c48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c4a:	4b83      	ldr	r3, [pc, #524]	; (8004e58 <HAL_RCC_OscConfig+0x4d4>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d118      	bne.n	8004c88 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004c56:	4b80      	ldr	r3, [pc, #512]	; (8004e58 <HAL_RCC_OscConfig+0x4d4>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a7f      	ldr	r2, [pc, #508]	; (8004e58 <HAL_RCC_OscConfig+0x4d4>)
 8004c5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c62:	f7fe fa5f 	bl	8003124 <HAL_GetTick>
 8004c66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c68:	e008      	b.n	8004c7c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c6a:	f7fe fa5b 	bl	8003124 <HAL_GetTick>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	1ad3      	subs	r3, r2, r3
 8004c74:	2b64      	cmp	r3, #100	; 0x64
 8004c76:	d901      	bls.n	8004c7c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e12a      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c7c:	4b76      	ldr	r3, [pc, #472]	; (8004e58 <HAL_RCC_OscConfig+0x4d4>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d0f0      	beq.n	8004c6a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d106      	bne.n	8004c9e <HAL_RCC_OscConfig+0x31a>
 8004c90:	4b70      	ldr	r3, [pc, #448]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004c92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c94:	4a6f      	ldr	r2, [pc, #444]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004c96:	f043 0301 	orr.w	r3, r3, #1
 8004c9a:	6713      	str	r3, [r2, #112]	; 0x70
 8004c9c:	e02d      	b.n	8004cfa <HAL_RCC_OscConfig+0x376>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d10c      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x33c>
 8004ca6:	4b6b      	ldr	r3, [pc, #428]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004caa:	4a6a      	ldr	r2, [pc, #424]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004cac:	f023 0301 	bic.w	r3, r3, #1
 8004cb0:	6713      	str	r3, [r2, #112]	; 0x70
 8004cb2:	4b68      	ldr	r3, [pc, #416]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb6:	4a67      	ldr	r2, [pc, #412]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004cb8:	f023 0304 	bic.w	r3, r3, #4
 8004cbc:	6713      	str	r3, [r2, #112]	; 0x70
 8004cbe:	e01c      	b.n	8004cfa <HAL_RCC_OscConfig+0x376>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	2b05      	cmp	r3, #5
 8004cc6:	d10c      	bne.n	8004ce2 <HAL_RCC_OscConfig+0x35e>
 8004cc8:	4b62      	ldr	r3, [pc, #392]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ccc:	4a61      	ldr	r2, [pc, #388]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004cce:	f043 0304 	orr.w	r3, r3, #4
 8004cd2:	6713      	str	r3, [r2, #112]	; 0x70
 8004cd4:	4b5f      	ldr	r3, [pc, #380]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cd8:	4a5e      	ldr	r2, [pc, #376]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004cda:	f043 0301 	orr.w	r3, r3, #1
 8004cde:	6713      	str	r3, [r2, #112]	; 0x70
 8004ce0:	e00b      	b.n	8004cfa <HAL_RCC_OscConfig+0x376>
 8004ce2:	4b5c      	ldr	r3, [pc, #368]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ce6:	4a5b      	ldr	r2, [pc, #364]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004ce8:	f023 0301 	bic.w	r3, r3, #1
 8004cec:	6713      	str	r3, [r2, #112]	; 0x70
 8004cee:	4b59      	ldr	r3, [pc, #356]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cf2:	4a58      	ldr	r2, [pc, #352]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004cf4:	f023 0304 	bic.w	r3, r3, #4
 8004cf8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d015      	beq.n	8004d2e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d02:	f7fe fa0f 	bl	8003124 <HAL_GetTick>
 8004d06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d08:	e00a      	b.n	8004d20 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d0a:	f7fe fa0b 	bl	8003124 <HAL_GetTick>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d901      	bls.n	8004d20 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e0d8      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d20:	4b4c      	ldr	r3, [pc, #304]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d24:	f003 0302 	and.w	r3, r3, #2
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d0ee      	beq.n	8004d0a <HAL_RCC_OscConfig+0x386>
 8004d2c:	e014      	b.n	8004d58 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d2e:	f7fe f9f9 	bl	8003124 <HAL_GetTick>
 8004d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d34:	e00a      	b.n	8004d4c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d36:	f7fe f9f5 	bl	8003124 <HAL_GetTick>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	1ad3      	subs	r3, r2, r3
 8004d40:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d901      	bls.n	8004d4c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004d48:	2303      	movs	r3, #3
 8004d4a:	e0c2      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d4c:	4b41      	ldr	r3, [pc, #260]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d50:	f003 0302 	and.w	r3, r3, #2
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d1ee      	bne.n	8004d36 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d58:	7dfb      	ldrb	r3, [r7, #23]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d105      	bne.n	8004d6a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d5e:	4b3d      	ldr	r3, [pc, #244]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d62:	4a3c      	ldr	r2, [pc, #240]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004d64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d68:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	f000 80ae 	beq.w	8004ed0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d74:	4b37      	ldr	r3, [pc, #220]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f003 030c 	and.w	r3, r3, #12
 8004d7c:	2b08      	cmp	r3, #8
 8004d7e:	d06d      	beq.n	8004e5c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	699b      	ldr	r3, [r3, #24]
 8004d84:	2b02      	cmp	r3, #2
 8004d86:	d14b      	bne.n	8004e20 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d88:	4b32      	ldr	r3, [pc, #200]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a31      	ldr	r2, [pc, #196]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004d8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d94:	f7fe f9c6 	bl	8003124 <HAL_GetTick>
 8004d98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d9a:	e008      	b.n	8004dae <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d9c:	f7fe f9c2 	bl	8003124 <HAL_GetTick>
 8004da0:	4602      	mov	r2, r0
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d901      	bls.n	8004dae <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004daa:	2303      	movs	r3, #3
 8004dac:	e091      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dae:	4b29      	ldr	r3, [pc, #164]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d1f0      	bne.n	8004d9c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	69da      	ldr	r2, [r3, #28]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6a1b      	ldr	r3, [r3, #32]
 8004dc2:	431a      	orrs	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc8:	019b      	lsls	r3, r3, #6
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd0:	085b      	lsrs	r3, r3, #1
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	041b      	lsls	r3, r3, #16
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ddc:	061b      	lsls	r3, r3, #24
 8004dde:	431a      	orrs	r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de4:	071b      	lsls	r3, r3, #28
 8004de6:	491b      	ldr	r1, [pc, #108]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004de8:	4313      	orrs	r3, r2
 8004dea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dec:	4b19      	ldr	r3, [pc, #100]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a18      	ldr	r2, [pc, #96]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004df2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004df6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004df8:	f7fe f994 	bl	8003124 <HAL_GetTick>
 8004dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dfe:	e008      	b.n	8004e12 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e00:	f7fe f990 	bl	8003124 <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d901      	bls.n	8004e12 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e05f      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e12:	4b10      	ldr	r3, [pc, #64]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d0f0      	beq.n	8004e00 <HAL_RCC_OscConfig+0x47c>
 8004e1e:	e057      	b.n	8004ed0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e20:	4b0c      	ldr	r3, [pc, #48]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a0b      	ldr	r2, [pc, #44]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004e26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e2c:	f7fe f97a 	bl	8003124 <HAL_GetTick>
 8004e30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e32:	e008      	b.n	8004e46 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e34:	f7fe f976 	bl	8003124 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d901      	bls.n	8004e46 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e045      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e46:	4b03      	ldr	r3, [pc, #12]	; (8004e54 <HAL_RCC_OscConfig+0x4d0>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d1f0      	bne.n	8004e34 <HAL_RCC_OscConfig+0x4b0>
 8004e52:	e03d      	b.n	8004ed0 <HAL_RCC_OscConfig+0x54c>
 8004e54:	40023800 	.word	0x40023800
 8004e58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004e5c:	4b1f      	ldr	r3, [pc, #124]	; (8004edc <HAL_RCC_OscConfig+0x558>)
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d030      	beq.n	8004ecc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d129      	bne.n	8004ecc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d122      	bne.n	8004ecc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e92:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d119      	bne.n	8004ecc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea2:	085b      	lsrs	r3, r3, #1
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d10f      	bne.n	8004ecc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eb6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d107      	bne.n	8004ecc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d001      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e000      	b.n	8004ed2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004ed0:	2300      	movs	r3, #0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3718      	adds	r7, #24
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	40023800 	.word	0x40023800

08004ee0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b084      	sub	sp, #16
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004eea:	2300      	movs	r3, #0
 8004eec:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d101      	bne.n	8004ef8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e0d0      	b.n	800509a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ef8:	4b6a      	ldr	r3, [pc, #424]	; (80050a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 030f 	and.w	r3, r3, #15
 8004f00:	683a      	ldr	r2, [r7, #0]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d910      	bls.n	8004f28 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f06:	4b67      	ldr	r3, [pc, #412]	; (80050a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f023 020f 	bic.w	r2, r3, #15
 8004f0e:	4965      	ldr	r1, [pc, #404]	; (80050a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f16:	4b63      	ldr	r3, [pc, #396]	; (80050a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 030f 	and.w	r3, r3, #15
 8004f1e:	683a      	ldr	r2, [r7, #0]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d001      	beq.n	8004f28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e0b8      	b.n	800509a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0302 	and.w	r3, r3, #2
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d020      	beq.n	8004f76 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 0304 	and.w	r3, r3, #4
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d005      	beq.n	8004f4c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f40:	4b59      	ldr	r3, [pc, #356]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	4a58      	ldr	r2, [pc, #352]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004f46:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f4a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0308 	and.w	r3, r3, #8
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d005      	beq.n	8004f64 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f58:	4b53      	ldr	r3, [pc, #332]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	4a52      	ldr	r2, [pc, #328]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004f5e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f62:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f64:	4b50      	ldr	r3, [pc, #320]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	494d      	ldr	r1, [pc, #308]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d040      	beq.n	8005004 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d107      	bne.n	8004f9a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f8a:	4b47      	ldr	r3, [pc, #284]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d115      	bne.n	8004fc2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e07f      	b.n	800509a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d107      	bne.n	8004fb2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fa2:	4b41      	ldr	r3, [pc, #260]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d109      	bne.n	8004fc2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e073      	b.n	800509a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fb2:	4b3d      	ldr	r3, [pc, #244]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0302 	and.w	r3, r3, #2
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d101      	bne.n	8004fc2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e06b      	b.n	800509a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fc2:	4b39      	ldr	r3, [pc, #228]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	f023 0203 	bic.w	r2, r3, #3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	4936      	ldr	r1, [pc, #216]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fd4:	f7fe f8a6 	bl	8003124 <HAL_GetTick>
 8004fd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fda:	e00a      	b.n	8004ff2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fdc:	f7fe f8a2 	bl	8003124 <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d901      	bls.n	8004ff2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e053      	b.n	800509a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ff2:	4b2d      	ldr	r3, [pc, #180]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f003 020c 	and.w	r2, r3, #12
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	429a      	cmp	r2, r3
 8005002:	d1eb      	bne.n	8004fdc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005004:	4b27      	ldr	r3, [pc, #156]	; (80050a4 <HAL_RCC_ClockConfig+0x1c4>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 030f 	and.w	r3, r3, #15
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	429a      	cmp	r2, r3
 8005010:	d210      	bcs.n	8005034 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005012:	4b24      	ldr	r3, [pc, #144]	; (80050a4 <HAL_RCC_ClockConfig+0x1c4>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f023 020f 	bic.w	r2, r3, #15
 800501a:	4922      	ldr	r1, [pc, #136]	; (80050a4 <HAL_RCC_ClockConfig+0x1c4>)
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	4313      	orrs	r3, r2
 8005020:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005022:	4b20      	ldr	r3, [pc, #128]	; (80050a4 <HAL_RCC_ClockConfig+0x1c4>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 030f 	and.w	r3, r3, #15
 800502a:	683a      	ldr	r2, [r7, #0]
 800502c:	429a      	cmp	r2, r3
 800502e:	d001      	beq.n	8005034 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e032      	b.n	800509a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0304 	and.w	r3, r3, #4
 800503c:	2b00      	cmp	r3, #0
 800503e:	d008      	beq.n	8005052 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005040:	4b19      	ldr	r3, [pc, #100]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	4916      	ldr	r1, [pc, #88]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 800504e:	4313      	orrs	r3, r2
 8005050:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 0308 	and.w	r3, r3, #8
 800505a:	2b00      	cmp	r3, #0
 800505c:	d009      	beq.n	8005072 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800505e:	4b12      	ldr	r3, [pc, #72]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	691b      	ldr	r3, [r3, #16]
 800506a:	00db      	lsls	r3, r3, #3
 800506c:	490e      	ldr	r1, [pc, #56]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 800506e:	4313      	orrs	r3, r2
 8005070:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005072:	f000 f821 	bl	80050b8 <HAL_RCC_GetSysClockFreq>
 8005076:	4601      	mov	r1, r0
 8005078:	4b0b      	ldr	r3, [pc, #44]	; (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	091b      	lsrs	r3, r3, #4
 800507e:	f003 030f 	and.w	r3, r3, #15
 8005082:	4a0a      	ldr	r2, [pc, #40]	; (80050ac <HAL_RCC_ClockConfig+0x1cc>)
 8005084:	5cd3      	ldrb	r3, [r2, r3]
 8005086:	fa21 f303 	lsr.w	r3, r1, r3
 800508a:	4a09      	ldr	r2, [pc, #36]	; (80050b0 <HAL_RCC_ClockConfig+0x1d0>)
 800508c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800508e:	4b09      	ldr	r3, [pc, #36]	; (80050b4 <HAL_RCC_ClockConfig+0x1d4>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4618      	mov	r0, r3
 8005094:	f7fe f802 	bl	800309c <HAL_InitTick>

  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3710      	adds	r7, #16
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	40023c00 	.word	0x40023c00
 80050a8:	40023800 	.word	0x40023800
 80050ac:	08009fb0 	.word	0x08009fb0
 80050b0:	20000008 	.word	0x20000008
 80050b4:	2000000c 	.word	0x2000000c

080050b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050ba:	b085      	sub	sp, #20
 80050bc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80050be:	2300      	movs	r3, #0
 80050c0:	607b      	str	r3, [r7, #4]
 80050c2:	2300      	movs	r3, #0
 80050c4:	60fb      	str	r3, [r7, #12]
 80050c6:	2300      	movs	r3, #0
 80050c8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80050ca:	2300      	movs	r3, #0
 80050cc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050ce:	4b50      	ldr	r3, [pc, #320]	; (8005210 <HAL_RCC_GetSysClockFreq+0x158>)
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f003 030c 	and.w	r3, r3, #12
 80050d6:	2b04      	cmp	r3, #4
 80050d8:	d007      	beq.n	80050ea <HAL_RCC_GetSysClockFreq+0x32>
 80050da:	2b08      	cmp	r3, #8
 80050dc:	d008      	beq.n	80050f0 <HAL_RCC_GetSysClockFreq+0x38>
 80050de:	2b00      	cmp	r3, #0
 80050e0:	f040 808d 	bne.w	80051fe <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050e4:	4b4b      	ldr	r3, [pc, #300]	; (8005214 <HAL_RCC_GetSysClockFreq+0x15c>)
 80050e6:	60bb      	str	r3, [r7, #8]
      break;
 80050e8:	e08c      	b.n	8005204 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050ea:	4b4b      	ldr	r3, [pc, #300]	; (8005218 <HAL_RCC_GetSysClockFreq+0x160>)
 80050ec:	60bb      	str	r3, [r7, #8]
      break;
 80050ee:	e089      	b.n	8005204 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050f0:	4b47      	ldr	r3, [pc, #284]	; (8005210 <HAL_RCC_GetSysClockFreq+0x158>)
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80050f8:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80050fa:	4b45      	ldr	r3, [pc, #276]	; (8005210 <HAL_RCC_GetSysClockFreq+0x158>)
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d023      	beq.n	800514e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005106:	4b42      	ldr	r3, [pc, #264]	; (8005210 <HAL_RCC_GetSysClockFreq+0x158>)
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	099b      	lsrs	r3, r3, #6
 800510c:	f04f 0400 	mov.w	r4, #0
 8005110:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005114:	f04f 0200 	mov.w	r2, #0
 8005118:	ea03 0501 	and.w	r5, r3, r1
 800511c:	ea04 0602 	and.w	r6, r4, r2
 8005120:	4a3d      	ldr	r2, [pc, #244]	; (8005218 <HAL_RCC_GetSysClockFreq+0x160>)
 8005122:	fb02 f106 	mul.w	r1, r2, r6
 8005126:	2200      	movs	r2, #0
 8005128:	fb02 f205 	mul.w	r2, r2, r5
 800512c:	440a      	add	r2, r1
 800512e:	493a      	ldr	r1, [pc, #232]	; (8005218 <HAL_RCC_GetSysClockFreq+0x160>)
 8005130:	fba5 0101 	umull	r0, r1, r5, r1
 8005134:	1853      	adds	r3, r2, r1
 8005136:	4619      	mov	r1, r3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f04f 0400 	mov.w	r4, #0
 800513e:	461a      	mov	r2, r3
 8005140:	4623      	mov	r3, r4
 8005142:	f7fb f8e5 	bl	8000310 <__aeabi_uldivmod>
 8005146:	4603      	mov	r3, r0
 8005148:	460c      	mov	r4, r1
 800514a:	60fb      	str	r3, [r7, #12]
 800514c:	e049      	b.n	80051e2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800514e:	4b30      	ldr	r3, [pc, #192]	; (8005210 <HAL_RCC_GetSysClockFreq+0x158>)
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	099b      	lsrs	r3, r3, #6
 8005154:	f04f 0400 	mov.w	r4, #0
 8005158:	f240 11ff 	movw	r1, #511	; 0x1ff
 800515c:	f04f 0200 	mov.w	r2, #0
 8005160:	ea03 0501 	and.w	r5, r3, r1
 8005164:	ea04 0602 	and.w	r6, r4, r2
 8005168:	4629      	mov	r1, r5
 800516a:	4632      	mov	r2, r6
 800516c:	f04f 0300 	mov.w	r3, #0
 8005170:	f04f 0400 	mov.w	r4, #0
 8005174:	0154      	lsls	r4, r2, #5
 8005176:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800517a:	014b      	lsls	r3, r1, #5
 800517c:	4619      	mov	r1, r3
 800517e:	4622      	mov	r2, r4
 8005180:	1b49      	subs	r1, r1, r5
 8005182:	eb62 0206 	sbc.w	r2, r2, r6
 8005186:	f04f 0300 	mov.w	r3, #0
 800518a:	f04f 0400 	mov.w	r4, #0
 800518e:	0194      	lsls	r4, r2, #6
 8005190:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005194:	018b      	lsls	r3, r1, #6
 8005196:	1a5b      	subs	r3, r3, r1
 8005198:	eb64 0402 	sbc.w	r4, r4, r2
 800519c:	f04f 0100 	mov.w	r1, #0
 80051a0:	f04f 0200 	mov.w	r2, #0
 80051a4:	00e2      	lsls	r2, r4, #3
 80051a6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80051aa:	00d9      	lsls	r1, r3, #3
 80051ac:	460b      	mov	r3, r1
 80051ae:	4614      	mov	r4, r2
 80051b0:	195b      	adds	r3, r3, r5
 80051b2:	eb44 0406 	adc.w	r4, r4, r6
 80051b6:	f04f 0100 	mov.w	r1, #0
 80051ba:	f04f 0200 	mov.w	r2, #0
 80051be:	02a2      	lsls	r2, r4, #10
 80051c0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80051c4:	0299      	lsls	r1, r3, #10
 80051c6:	460b      	mov	r3, r1
 80051c8:	4614      	mov	r4, r2
 80051ca:	4618      	mov	r0, r3
 80051cc:	4621      	mov	r1, r4
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f04f 0400 	mov.w	r4, #0
 80051d4:	461a      	mov	r2, r3
 80051d6:	4623      	mov	r3, r4
 80051d8:	f7fb f89a 	bl	8000310 <__aeabi_uldivmod>
 80051dc:	4603      	mov	r3, r0
 80051de:	460c      	mov	r4, r1
 80051e0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80051e2:	4b0b      	ldr	r3, [pc, #44]	; (8005210 <HAL_RCC_GetSysClockFreq+0x158>)
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	0c1b      	lsrs	r3, r3, #16
 80051e8:	f003 0303 	and.w	r3, r3, #3
 80051ec:	3301      	adds	r3, #1
 80051ee:	005b      	lsls	r3, r3, #1
 80051f0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80051f2:	68fa      	ldr	r2, [r7, #12]
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051fa:	60bb      	str	r3, [r7, #8]
      break;
 80051fc:	e002      	b.n	8005204 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80051fe:	4b05      	ldr	r3, [pc, #20]	; (8005214 <HAL_RCC_GetSysClockFreq+0x15c>)
 8005200:	60bb      	str	r3, [r7, #8]
      break;
 8005202:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005204:	68bb      	ldr	r3, [r7, #8]
}
 8005206:	4618      	mov	r0, r3
 8005208:	3714      	adds	r7, #20
 800520a:	46bd      	mov	sp, r7
 800520c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800520e:	bf00      	nop
 8005210:	40023800 	.word	0x40023800
 8005214:	00f42400 	.word	0x00f42400
 8005218:	00989680 	.word	0x00989680

0800521c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800521c:	b480      	push	{r7}
 800521e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005220:	4b03      	ldr	r3, [pc, #12]	; (8005230 <HAL_RCC_GetHCLKFreq+0x14>)
 8005222:	681b      	ldr	r3, [r3, #0]
}
 8005224:	4618      	mov	r0, r3
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	20000008 	.word	0x20000008

08005234 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005238:	f7ff fff0 	bl	800521c <HAL_RCC_GetHCLKFreq>
 800523c:	4601      	mov	r1, r0
 800523e:	4b05      	ldr	r3, [pc, #20]	; (8005254 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	0a9b      	lsrs	r3, r3, #10
 8005244:	f003 0307 	and.w	r3, r3, #7
 8005248:	4a03      	ldr	r2, [pc, #12]	; (8005258 <HAL_RCC_GetPCLK1Freq+0x24>)
 800524a:	5cd3      	ldrb	r3, [r2, r3]
 800524c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005250:	4618      	mov	r0, r3
 8005252:	bd80      	pop	{r7, pc}
 8005254:	40023800 	.word	0x40023800
 8005258:	08009fc0 	.word	0x08009fc0

0800525c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005260:	f7ff ffdc 	bl	800521c <HAL_RCC_GetHCLKFreq>
 8005264:	4601      	mov	r1, r0
 8005266:	4b05      	ldr	r3, [pc, #20]	; (800527c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	0b5b      	lsrs	r3, r3, #13
 800526c:	f003 0307 	and.w	r3, r3, #7
 8005270:	4a03      	ldr	r2, [pc, #12]	; (8005280 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005272:	5cd3      	ldrb	r3, [r2, r3]
 8005274:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005278:	4618      	mov	r0, r3
 800527a:	bd80      	pop	{r7, pc}
 800527c:	40023800 	.word	0x40023800
 8005280:	08009fc0 	.word	0x08009fc0

08005284 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b088      	sub	sp, #32
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800528c:	2300      	movs	r3, #0
 800528e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005290:	2300      	movs	r3, #0
 8005292:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005294:	2300      	movs	r3, #0
 8005296:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005298:	2300      	movs	r3, #0
 800529a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800529c:	2300      	movs	r3, #0
 800529e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 0301 	and.w	r3, r3, #1
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d012      	beq.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80052ac:	4b69      	ldr	r3, [pc, #420]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	4a68      	ldr	r2, [pc, #416]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052b2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80052b6:	6093      	str	r3, [r2, #8]
 80052b8:	4b66      	ldr	r3, [pc, #408]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052ba:	689a      	ldr	r2, [r3, #8]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052c0:	4964      	ldr	r1, [pc, #400]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052c2:	4313      	orrs	r3, r2
 80052c4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d101      	bne.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80052ce:	2301      	movs	r3, #1
 80052d0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d017      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052de:	4b5d      	ldr	r3, [pc, #372]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ec:	4959      	ldr	r1, [pc, #356]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052ee:	4313      	orrs	r3, r2
 80052f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052fc:	d101      	bne.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80052fe:	2301      	movs	r3, #1
 8005300:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005306:	2b00      	cmp	r3, #0
 8005308:	d101      	bne.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800530a:	2301      	movs	r3, #1
 800530c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d017      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800531a:	4b4e      	ldr	r3, [pc, #312]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800531c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005320:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005328:	494a      	ldr	r1, [pc, #296]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800532a:	4313      	orrs	r3, r2
 800532c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005334:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005338:	d101      	bne.n	800533e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800533a:	2301      	movs	r3, #1
 800533c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005342:	2b00      	cmp	r3, #0
 8005344:	d101      	bne.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005346:	2301      	movs	r3, #1
 8005348:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d001      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005356:	2301      	movs	r3, #1
 8005358:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0320 	and.w	r3, r3, #32
 8005362:	2b00      	cmp	r3, #0
 8005364:	f000 808b 	beq.w	800547e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005368:	4b3a      	ldr	r3, [pc, #232]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800536a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536c:	4a39      	ldr	r2, [pc, #228]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800536e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005372:	6413      	str	r3, [r2, #64]	; 0x40
 8005374:	4b37      	ldr	r3, [pc, #220]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005378:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800537c:	60bb      	str	r3, [r7, #8]
 800537e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005380:	4b35      	ldr	r3, [pc, #212]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a34      	ldr	r2, [pc, #208]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005386:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800538a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800538c:	f7fd feca 	bl	8003124 <HAL_GetTick>
 8005390:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005392:	e008      	b.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005394:	f7fd fec6 	bl	8003124 <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	2b64      	cmp	r3, #100	; 0x64
 80053a0:	d901      	bls.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	e38d      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80053a6:	4b2c      	ldr	r3, [pc, #176]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d0f0      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80053b2:	4b28      	ldr	r3, [pc, #160]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ba:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d035      	beq.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d02e      	beq.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80053d0:	4b20      	ldr	r3, [pc, #128]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053d8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80053da:	4b1e      	ldr	r3, [pc, #120]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053de:	4a1d      	ldr	r2, [pc, #116]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053e4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80053e6:	4b1b      	ldr	r3, [pc, #108]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ea:	4a1a      	ldr	r2, [pc, #104]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053f0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80053f2:	4a18      	ldr	r2, [pc, #96]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80053f8:	4b16      	ldr	r3, [pc, #88]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053fc:	f003 0301 	and.w	r3, r3, #1
 8005400:	2b01      	cmp	r3, #1
 8005402:	d114      	bne.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005404:	f7fd fe8e 	bl	8003124 <HAL_GetTick>
 8005408:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800540a:	e00a      	b.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800540c:	f7fd fe8a 	bl	8003124 <HAL_GetTick>
 8005410:	4602      	mov	r2, r0
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	f241 3288 	movw	r2, #5000	; 0x1388
 800541a:	4293      	cmp	r3, r2
 800541c:	d901      	bls.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800541e:	2303      	movs	r3, #3
 8005420:	e34f      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005422:	4b0c      	ldr	r3, [pc, #48]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005424:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d0ee      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005432:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005436:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800543a:	d111      	bne.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800543c:	4b05      	ldr	r3, [pc, #20]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005448:	4b04      	ldr	r3, [pc, #16]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800544a:	400b      	ands	r3, r1
 800544c:	4901      	ldr	r1, [pc, #4]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800544e:	4313      	orrs	r3, r2
 8005450:	608b      	str	r3, [r1, #8]
 8005452:	e00b      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005454:	40023800 	.word	0x40023800
 8005458:	40007000 	.word	0x40007000
 800545c:	0ffffcff 	.word	0x0ffffcff
 8005460:	4bb3      	ldr	r3, [pc, #716]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	4ab2      	ldr	r2, [pc, #712]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005466:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800546a:	6093      	str	r3, [r2, #8]
 800546c:	4bb0      	ldr	r3, [pc, #704]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800546e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005474:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005478:	49ad      	ldr	r1, [pc, #692]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800547a:	4313      	orrs	r3, r2
 800547c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f003 0310 	and.w	r3, r3, #16
 8005486:	2b00      	cmp	r3, #0
 8005488:	d010      	beq.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800548a:	4ba9      	ldr	r3, [pc, #676]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800548c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005490:	4aa7      	ldr	r2, [pc, #668]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005492:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005496:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800549a:	4ba5      	ldr	r3, [pc, #660]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800549c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a4:	49a2      	ldr	r1, [pc, #648]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00a      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80054b8:	4b9d      	ldr	r3, [pc, #628]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054be:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80054c6:	499a      	ldr	r1, [pc, #616]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054c8:	4313      	orrs	r3, r2
 80054ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d00a      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80054da:	4b95      	ldr	r3, [pc, #596]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80054e8:	4991      	ldr	r1, [pc, #580]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054ea:	4313      	orrs	r3, r2
 80054ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d00a      	beq.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054fc:	4b8c      	ldr	r3, [pc, #560]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005502:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800550a:	4989      	ldr	r1, [pc, #548]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800550c:	4313      	orrs	r3, r2
 800550e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00a      	beq.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800551e:	4b84      	ldr	r3, [pc, #528]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005520:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005524:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800552c:	4980      	ldr	r1, [pc, #512]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800552e:	4313      	orrs	r3, r2
 8005530:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800553c:	2b00      	cmp	r3, #0
 800553e:	d00a      	beq.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005540:	4b7b      	ldr	r3, [pc, #492]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005546:	f023 0203 	bic.w	r2, r3, #3
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800554e:	4978      	ldr	r1, [pc, #480]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005550:	4313      	orrs	r3, r2
 8005552:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800555e:	2b00      	cmp	r3, #0
 8005560:	d00a      	beq.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005562:	4b73      	ldr	r3, [pc, #460]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005564:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005568:	f023 020c 	bic.w	r2, r3, #12
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005570:	496f      	ldr	r1, [pc, #444]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005572:	4313      	orrs	r3, r2
 8005574:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005580:	2b00      	cmp	r3, #0
 8005582:	d00a      	beq.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005584:	4b6a      	ldr	r3, [pc, #424]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005586:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800558a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005592:	4967      	ldr	r1, [pc, #412]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005594:	4313      	orrs	r3, r2
 8005596:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d00a      	beq.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80055a6:	4b62      	ldr	r3, [pc, #392]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055ac:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055b4:	495e      	ldr	r1, [pc, #376]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055b6:	4313      	orrs	r3, r2
 80055b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00a      	beq.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80055c8:	4b59      	ldr	r3, [pc, #356]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055d6:	4956      	ldr	r1, [pc, #344]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055d8:	4313      	orrs	r3, r2
 80055da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00a      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80055ea:	4b51      	ldr	r3, [pc, #324]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055f0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f8:	494d      	ldr	r1, [pc, #308]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055fa:	4313      	orrs	r3, r2
 80055fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d00a      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800560c:	4b48      	ldr	r3, [pc, #288]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800560e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005612:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800561a:	4945      	ldr	r1, [pc, #276]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800561c:	4313      	orrs	r3, r2
 800561e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d00a      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800562e:	4b40      	ldr	r3, [pc, #256]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005630:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005634:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800563c:	493c      	ldr	r1, [pc, #240]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800563e:	4313      	orrs	r3, r2
 8005640:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00a      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005650:	4b37      	ldr	r3, [pc, #220]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005656:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800565e:	4934      	ldr	r1, [pc, #208]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005660:	4313      	orrs	r3, r2
 8005662:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800566e:	2b00      	cmp	r3, #0
 8005670:	d011      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005672:	4b2f      	ldr	r3, [pc, #188]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005674:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005678:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005680:	492b      	ldr	r1, [pc, #172]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005682:	4313      	orrs	r3, r2
 8005684:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800568c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005690:	d101      	bne.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005692:	2301      	movs	r3, #1
 8005694:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0308 	and.w	r3, r3, #8
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d001      	beq.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80056a2:	2301      	movs	r3, #1
 80056a4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00a      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056b2:	4b1f      	ldr	r3, [pc, #124]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056b8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056c0:	491b      	ldr	r1, [pc, #108]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056c2:	4313      	orrs	r3, r2
 80056c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00b      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80056d4:	4b16      	ldr	r3, [pc, #88]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056da:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80056e4:	4912      	ldr	r1, [pc, #72]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056e6:	4313      	orrs	r3, r2
 80056e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d00b      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80056f8:	4b0d      	ldr	r3, [pc, #52]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056fe:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005708:	4909      	ldr	r1, [pc, #36]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800570a:	4313      	orrs	r3, r2
 800570c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00f      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800571c:	4b04      	ldr	r3, [pc, #16]	; (8005730 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800571e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005722:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800572c:	e002      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800572e:	bf00      	nop
 8005730:	40023800 	.word	0x40023800
 8005734:	4985      	ldr	r1, [pc, #532]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005736:	4313      	orrs	r3, r2
 8005738:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005744:	2b00      	cmp	r3, #0
 8005746:	d00b      	beq.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005748:	4b80      	ldr	r3, [pc, #512]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800574a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800574e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005758:	497c      	ldr	r1, [pc, #496]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800575a:	4313      	orrs	r3, r2
 800575c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	2b01      	cmp	r3, #1
 8005764:	d005      	beq.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800576e:	f040 80d6 	bne.w	800591e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005772:	4b76      	ldr	r3, [pc, #472]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a75      	ldr	r2, [pc, #468]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005778:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800577c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800577e:	f7fd fcd1 	bl	8003124 <HAL_GetTick>
 8005782:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005784:	e008      	b.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005786:	f7fd fccd 	bl	8003124 <HAL_GetTick>
 800578a:	4602      	mov	r2, r0
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	2b64      	cmp	r3, #100	; 0x64
 8005792:	d901      	bls.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005794:	2303      	movs	r3, #3
 8005796:	e194      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005798:	4b6c      	ldr	r3, [pc, #432]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d1f0      	bne.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d021      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x570>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d11d      	bne.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80057b8:	4b64      	ldr	r3, [pc, #400]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80057ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057be:	0c1b      	lsrs	r3, r3, #16
 80057c0:	f003 0303 	and.w	r3, r3, #3
 80057c4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80057c6:	4b61      	ldr	r3, [pc, #388]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80057c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057cc:	0e1b      	lsrs	r3, r3, #24
 80057ce:	f003 030f 	and.w	r3, r3, #15
 80057d2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	019a      	lsls	r2, r3, #6
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	041b      	lsls	r3, r3, #16
 80057de:	431a      	orrs	r2, r3
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	061b      	lsls	r3, r3, #24
 80057e4:	431a      	orrs	r2, r3
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	071b      	lsls	r3, r3, #28
 80057ec:	4957      	ldr	r1, [pc, #348]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80057ee:	4313      	orrs	r3, r2
 80057f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d004      	beq.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005804:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005808:	d00a      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005812:	2b00      	cmp	r3, #0
 8005814:	d02e      	beq.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800581a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800581e:	d129      	bne.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005820:	4b4a      	ldr	r3, [pc, #296]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005822:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005826:	0c1b      	lsrs	r3, r3, #16
 8005828:	f003 0303 	and.w	r3, r3, #3
 800582c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800582e:	4b47      	ldr	r3, [pc, #284]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005830:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005834:	0f1b      	lsrs	r3, r3, #28
 8005836:	f003 0307 	and.w	r3, r3, #7
 800583a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	019a      	lsls	r2, r3, #6
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	041b      	lsls	r3, r3, #16
 8005846:	431a      	orrs	r2, r3
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	061b      	lsls	r3, r3, #24
 800584e:	431a      	orrs	r2, r3
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	071b      	lsls	r3, r3, #28
 8005854:	493d      	ldr	r1, [pc, #244]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005856:	4313      	orrs	r3, r2
 8005858:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800585c:	4b3b      	ldr	r3, [pc, #236]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800585e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005862:	f023 021f 	bic.w	r2, r3, #31
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586a:	3b01      	subs	r3, #1
 800586c:	4937      	ldr	r1, [pc, #220]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800586e:	4313      	orrs	r3, r2
 8005870:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800587c:	2b00      	cmp	r3, #0
 800587e:	d01d      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005880:	4b32      	ldr	r3, [pc, #200]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005882:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005886:	0e1b      	lsrs	r3, r3, #24
 8005888:	f003 030f 	and.w	r3, r3, #15
 800588c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800588e:	4b2f      	ldr	r3, [pc, #188]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005890:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005894:	0f1b      	lsrs	r3, r3, #28
 8005896:	f003 0307 	and.w	r3, r3, #7
 800589a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	019a      	lsls	r2, r3, #6
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	691b      	ldr	r3, [r3, #16]
 80058a6:	041b      	lsls	r3, r3, #16
 80058a8:	431a      	orrs	r2, r3
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	061b      	lsls	r3, r3, #24
 80058ae:	431a      	orrs	r2, r3
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	071b      	lsls	r3, r3, #28
 80058b4:	4925      	ldr	r1, [pc, #148]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80058b6:	4313      	orrs	r3, r2
 80058b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d011      	beq.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	019a      	lsls	r2, r3, #6
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	041b      	lsls	r3, r3, #16
 80058d4:	431a      	orrs	r2, r3
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	061b      	lsls	r3, r3, #24
 80058dc:	431a      	orrs	r2, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	071b      	lsls	r3, r3, #28
 80058e4:	4919      	ldr	r1, [pc, #100]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80058ec:	4b17      	ldr	r3, [pc, #92]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a16      	ldr	r2, [pc, #88]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80058f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80058f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058f8:	f7fd fc14 	bl	8003124 <HAL_GetTick>
 80058fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80058fe:	e008      	b.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005900:	f7fd fc10 	bl	8003124 <HAL_GetTick>
 8005904:	4602      	mov	r2, r0
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	2b64      	cmp	r3, #100	; 0x64
 800590c:	d901      	bls.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e0d7      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005912:	4b0e      	ldr	r3, [pc, #56]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800591a:	2b00      	cmp	r3, #0
 800591c:	d0f0      	beq.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	2b01      	cmp	r3, #1
 8005922:	f040 80cd 	bne.w	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005926:	4b09      	ldr	r3, [pc, #36]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a08      	ldr	r2, [pc, #32]	; (800594c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800592c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005930:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005932:	f7fd fbf7 	bl	8003124 <HAL_GetTick>
 8005936:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005938:	e00a      	b.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800593a:	f7fd fbf3 	bl	8003124 <HAL_GetTick>
 800593e:	4602      	mov	r2, r0
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	1ad3      	subs	r3, r2, r3
 8005944:	2b64      	cmp	r3, #100	; 0x64
 8005946:	d903      	bls.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005948:	2303      	movs	r3, #3
 800594a:	e0ba      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 800594c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005950:	4b5e      	ldr	r3, [pc, #376]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005958:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800595c:	d0ed      	beq.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005966:	2b00      	cmp	r3, #0
 8005968:	d003      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800596e:	2b00      	cmp	r3, #0
 8005970:	d009      	beq.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800597a:	2b00      	cmp	r3, #0
 800597c:	d02e      	beq.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005982:	2b00      	cmp	r3, #0
 8005984:	d12a      	bne.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005986:	4b51      	ldr	r3, [pc, #324]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005988:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800598c:	0c1b      	lsrs	r3, r3, #16
 800598e:	f003 0303 	and.w	r3, r3, #3
 8005992:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005994:	4b4d      	ldr	r3, [pc, #308]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005996:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800599a:	0f1b      	lsrs	r3, r3, #28
 800599c:	f003 0307 	and.w	r3, r3, #7
 80059a0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	695b      	ldr	r3, [r3, #20]
 80059a6:	019a      	lsls	r2, r3, #6
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	041b      	lsls	r3, r3, #16
 80059ac:	431a      	orrs	r2, r3
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	699b      	ldr	r3, [r3, #24]
 80059b2:	061b      	lsls	r3, r3, #24
 80059b4:	431a      	orrs	r2, r3
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	071b      	lsls	r3, r3, #28
 80059ba:	4944      	ldr	r1, [pc, #272]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80059bc:	4313      	orrs	r3, r2
 80059be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80059c2:	4b42      	ldr	r3, [pc, #264]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80059c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059c8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059d0:	3b01      	subs	r3, #1
 80059d2:	021b      	lsls	r3, r3, #8
 80059d4:	493d      	ldr	r1, [pc, #244]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d022      	beq.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80059f0:	d11d      	bne.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80059f2:	4b36      	ldr	r3, [pc, #216]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80059f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059f8:	0e1b      	lsrs	r3, r3, #24
 80059fa:	f003 030f 	and.w	r3, r3, #15
 80059fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005a00:	4b32      	ldr	r3, [pc, #200]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a06:	0f1b      	lsrs	r3, r3, #28
 8005a08:	f003 0307 	and.w	r3, r3, #7
 8005a0c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	695b      	ldr	r3, [r3, #20]
 8005a12:	019a      	lsls	r2, r3, #6
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a1b      	ldr	r3, [r3, #32]
 8005a18:	041b      	lsls	r3, r3, #16
 8005a1a:	431a      	orrs	r2, r3
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	061b      	lsls	r3, r3, #24
 8005a20:	431a      	orrs	r2, r3
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	071b      	lsls	r3, r3, #28
 8005a26:	4929      	ldr	r1, [pc, #164]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0308 	and.w	r3, r3, #8
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d028      	beq.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005a3a:	4b24      	ldr	r3, [pc, #144]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a40:	0e1b      	lsrs	r3, r3, #24
 8005a42:	f003 030f 	and.w	r3, r3, #15
 8005a46:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005a48:	4b20      	ldr	r3, [pc, #128]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a4e:	0c1b      	lsrs	r3, r3, #16
 8005a50:	f003 0303 	and.w	r3, r3, #3
 8005a54:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	695b      	ldr	r3, [r3, #20]
 8005a5a:	019a      	lsls	r2, r3, #6
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	041b      	lsls	r3, r3, #16
 8005a60:	431a      	orrs	r2, r3
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	061b      	lsls	r3, r3, #24
 8005a66:	431a      	orrs	r2, r3
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	69db      	ldr	r3, [r3, #28]
 8005a6c:	071b      	lsls	r3, r3, #28
 8005a6e:	4917      	ldr	r1, [pc, #92]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a70:	4313      	orrs	r3, r2
 8005a72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005a76:	4b15      	ldr	r3, [pc, #84]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a84:	4911      	ldr	r1, [pc, #68]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005a8c:	4b0f      	ldr	r3, [pc, #60]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a0e      	ldr	r2, [pc, #56]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a98:	f7fd fb44 	bl	8003124 <HAL_GetTick>
 8005a9c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005a9e:	e008      	b.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005aa0:	f7fd fb40 	bl	8003124 <HAL_GetTick>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	1ad3      	subs	r3, r2, r3
 8005aaa:	2b64      	cmp	r3, #100	; 0x64
 8005aac:	d901      	bls.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005aae:	2303      	movs	r3, #3
 8005ab0:	e007      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005ab2:	4b06      	ldr	r3, [pc, #24]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005aba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005abe:	d1ef      	bne.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3720      	adds	r7, #32
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}
 8005aca:	bf00      	nop
 8005acc:	40023800 	.word	0x40023800

08005ad0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d101      	bne.n	8005ae2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e084      	b.n	8005bec <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d106      	bne.n	8005b02 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f7fc fe15 	bl	800272c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2202      	movs	r2, #2
 8005b06:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b18:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b22:	d902      	bls.n	8005b2a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005b24:	2300      	movs	r3, #0
 8005b26:	60fb      	str	r3, [r7, #12]
 8005b28:	e002      	b.n	8005b30 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005b2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b2e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005b38:	d007      	beq.n	8005b4a <HAL_SPI_Init+0x7a>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b42:	d002      	beq.n	8005b4a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d10b      	bne.n	8005b6a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b5a:	d903      	bls.n	8005b64 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2202      	movs	r2, #2
 8005b60:	631a      	str	r2, [r3, #48]	; 0x30
 8005b62:	e002      	b.n	8005b6a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	685a      	ldr	r2, [r3, #4]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	431a      	orrs	r2, r3
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	691b      	ldr	r3, [r3, #16]
 8005b78:	431a      	orrs	r2, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	431a      	orrs	r2, r3
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	699b      	ldr	r3, [r3, #24]
 8005b84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b88:	431a      	orrs	r2, r3
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	69db      	ldr	r3, [r3, #28]
 8005b8e:	431a      	orrs	r2, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a1b      	ldr	r3, [r3, #32]
 8005b94:	ea42 0103 	orr.w	r1, r2, r3
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	430a      	orrs	r2, r1
 8005ba2:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	699b      	ldr	r3, [r3, #24]
 8005ba8:	0c1b      	lsrs	r3, r3, #16
 8005baa:	f003 0204 	and.w	r2, r3, #4
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb2:	431a      	orrs	r2, r3
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bb8:	431a      	orrs	r2, r3
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	ea42 0103 	orr.w	r1, r2, r3
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68fa      	ldr	r2, [r7, #12]
 8005bc8:	430a      	orrs	r2, r1
 8005bca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	69da      	ldr	r2, [r3, #28]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005bda:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005bea:	2300      	movs	r3, #0
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b086      	sub	sp, #24
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	4613      	mov	r3, r2
 8005c00:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c02:	2300      	movs	r3, #0
 8005c04:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d110      	bne.n	8005c30 <HAL_SPI_Receive_DMA+0x3c>
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c16:	d10b      	bne.n	8005c30 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2204      	movs	r2, #4
 8005c1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8005c20:	88fb      	ldrh	r3, [r7, #6]
 8005c22:	68ba      	ldr	r2, [r7, #8]
 8005c24:	68b9      	ldr	r1, [r7, #8]
 8005c26:	68f8      	ldr	r0, [r7, #12]
 8005c28:	f000 f900 	bl	8005e2c <HAL_SPI_TransmitReceive_DMA>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	e0f3      	b.n	8005e18 <HAL_SPI_Receive_DMA+0x224>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d101      	bne.n	8005c3e <HAL_SPI_Receive_DMA+0x4a>
 8005c3a:	2302      	movs	r3, #2
 8005c3c:	e0ec      	b.n	8005e18 <HAL_SPI_Receive_DMA+0x224>
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2201      	movs	r2, #1
 8005c42:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d002      	beq.n	8005c58 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 8005c52:	2302      	movs	r3, #2
 8005c54:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c56:	e0da      	b.n	8005e0e <HAL_SPI_Receive_DMA+0x21a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d002      	beq.n	8005c64 <HAL_SPI_Receive_DMA+0x70>
 8005c5e:	88fb      	ldrh	r3, [r7, #6]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d102      	bne.n	8005c6a <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c68:	e0d1      	b.n	8005e0e <HAL_SPI_Receive_DMA+0x21a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2204      	movs	r2, #4
 8005c6e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2200      	movs	r2, #0
 8005c76:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	68ba      	ldr	r2, [r7, #8]
 8005c7c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	88fa      	ldrh	r2, [r7, #6]
 8005c82:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	88fa      	ldrh	r2, [r7, #6]
 8005c8a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2200      	movs	r2, #0
 8005c98:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cae:	d107      	bne.n	8005cc0 <HAL_SPI_Receive_DMA+0xcc>
  {
    SPI_1LINE_RX(hspi);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005cbe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	685a      	ldr	r2, [r3, #4]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005cce:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005cd8:	d908      	bls.n	8005cec <HAL_SPI_Receive_DMA+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	685a      	ldr	r2, [r3, #4]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005ce8:	605a      	str	r2, [r3, #4]
 8005cea:	e042      	b.n	8005d72 <HAL_SPI_Receive_DMA+0x17e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	685a      	ldr	r2, [r3, #4]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005cfa:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d00:	699b      	ldr	r3, [r3, #24]
 8005d02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d06:	d134      	bne.n	8005d72 <HAL_SPI_Receive_DMA+0x17e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	685a      	ldr	r2, [r3, #4]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005d16:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	f003 0301 	and.w	r3, r3, #1
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d111      	bne.n	8005d4c <HAL_SPI_Receive_DMA+0x158>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685a      	ldr	r2, [r3, #4]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d36:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	085b      	lsrs	r3, r3, #1
 8005d42:	b29a      	uxth	r2, r3
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005d4a:	e012      	b.n	8005d72 <HAL_SPI_Receive_DMA+0x17e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	685a      	ldr	r2, [r3, #4]
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d5a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	085b      	lsrs	r3, r3, #1
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	3301      	adds	r3, #1
 8005d6a:	b29a      	uxth	r2, r3
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d76:	4a2a      	ldr	r2, [pc, #168]	; (8005e20 <HAL_SPI_Receive_DMA+0x22c>)
 8005d78:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d7e:	4a29      	ldr	r2, [pc, #164]	; (8005e24 <HAL_SPI_Receive_DMA+0x230>)
 8005d80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d86:	4a28      	ldr	r2, [pc, #160]	; (8005e28 <HAL_SPI_Receive_DMA+0x234>)
 8005d88:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d8e:	2200      	movs	r2, #0
 8005d90:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	330c      	adds	r3, #12
 8005d9c:	4619      	mov	r1, r3
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da2:	461a      	mov	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	f7fd ffb4 	bl	8003d18 <HAL_DMA_Start_IT>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d00c      	beq.n	8005dd0 <HAL_SPI_Receive_DMA+0x1dc>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dba:	f043 0210 	orr.w	r2, r3, #16
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8005dce:	e01e      	b.n	8005e0e <HAL_SPI_Receive_DMA+0x21a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dda:	2b40      	cmp	r3, #64	; 0x40
 8005ddc:	d007      	beq.n	8005dee <HAL_SPI_Receive_DMA+0x1fa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005dec:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	685a      	ldr	r2, [r3, #4]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f042 0220 	orr.w	r2, r2, #32
 8005dfc:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	685a      	ldr	r2, [r3, #4]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f042 0201 	orr.w	r2, r2, #1
 8005e0c:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3718      	adds	r7, #24
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}
 8005e20:	080062ad 	.word	0x080062ad
 8005e24:	08006195 	.word	0x08006195
 8005e28:	080062e5 	.word	0x080062e5

08005e2c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b086      	sub	sp, #24
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]
 8005e38:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d101      	bne.n	8005e4c <HAL_SPI_TransmitReceive_DMA+0x20>
 8005e48:	2302      	movs	r3, #2
 8005e4a:	e16c      	b.n	8006126 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005e5a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005e62:	7dbb      	ldrb	r3, [r7, #22]
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d00d      	beq.n	8005e84 <HAL_SPI_TransmitReceive_DMA+0x58>
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e6e:	d106      	bne.n	8005e7e <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d102      	bne.n	8005e7e <HAL_SPI_TransmitReceive_DMA+0x52>
 8005e78:	7dbb      	ldrb	r3, [r7, #22]
 8005e7a:	2b04      	cmp	r3, #4
 8005e7c:	d002      	beq.n	8005e84 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8005e7e:	2302      	movs	r3, #2
 8005e80:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005e82:	e14b      	b.n	800611c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d005      	beq.n	8005e96 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d002      	beq.n	8005e96 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005e90:	887b      	ldrh	r3, [r7, #2]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d102      	bne.n	8005e9c <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005e9a:	e13f      	b.n	800611c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b04      	cmp	r3, #4
 8005ea6:	d003      	beq.n	8005eb0 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2205      	movs	r2, #5
 8005eac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	68ba      	ldr	r2, [r7, #8]
 8005eba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	887a      	ldrh	r2, [r7, #2]
 8005ec0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	887a      	ldrh	r2, [r7, #2]
 8005ec6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	887a      	ldrh	r2, [r7, #2]
 8005ed2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	887a      	ldrh	r2, [r7, #2]
 8005eda:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	685a      	ldr	r2, [r3, #4]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8005ef8:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005f02:	d908      	bls.n	8005f16 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	685a      	ldr	r2, [r3, #4]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005f12:	605a      	str	r2, [r3, #4]
 8005f14:	e06f      	b.n	8005ff6 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	685a      	ldr	r2, [r3, #4]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f24:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f2a:	699b      	ldr	r3, [r3, #24]
 8005f2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f30:	d126      	bne.n	8005f80 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d10f      	bne.n	8005f5e <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	685a      	ldr	r2, [r3, #4]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005f4c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	085b      	lsrs	r3, r3, #1
 8005f56:	b29a      	uxth	r2, r3
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f5c:	e010      	b.n	8005f80 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	685a      	ldr	r2, [r3, #4]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005f6c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	085b      	lsrs	r3, r3, #1
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	3301      	adds	r3, #1
 8005f7a:	b29a      	uxth	r2, r3
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f84:	699b      	ldr	r3, [r3, #24]
 8005f86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f8a:	d134      	bne.n	8005ff6 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	685a      	ldr	r2, [r3, #4]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005f9a:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	f003 0301 	and.w	r3, r3, #1
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d111      	bne.n	8005fd0 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	685a      	ldr	r2, [r3, #4]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005fba:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	085b      	lsrs	r3, r3, #1
 8005fc6:	b29a      	uxth	r2, r3
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005fce:	e012      	b.n	8005ff6 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	685a      	ldr	r2, [r3, #4]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005fde:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	085b      	lsrs	r3, r3, #1
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	3301      	adds	r3, #1
 8005fee:	b29a      	uxth	r2, r3
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	2b04      	cmp	r3, #4
 8006000:	d108      	bne.n	8006014 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006006:	4a4a      	ldr	r2, [pc, #296]	; (8006130 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8006008:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800600e:	4a49      	ldr	r2, [pc, #292]	; (8006134 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8006010:	63da      	str	r2, [r3, #60]	; 0x3c
 8006012:	e007      	b.n	8006024 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006018:	4a47      	ldr	r2, [pc, #284]	; (8006138 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 800601a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006020:	4a46      	ldr	r2, [pc, #280]	; (800613c <HAL_SPI_TransmitReceive_DMA+0x310>)
 8006022:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006028:	4a45      	ldr	r2, [pc, #276]	; (8006140 <HAL_SPI_TransmitReceive_DMA+0x314>)
 800602a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006030:	2200      	movs	r2, #0
 8006032:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	330c      	adds	r3, #12
 800603e:	4619      	mov	r1, r3
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006044:	461a      	mov	r2, r3
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800604c:	b29b      	uxth	r3, r3
 800604e:	f7fd fe63 	bl	8003d18 <HAL_DMA_Start_IT>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d00c      	beq.n	8006072 <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800605c:	f043 0210 	orr.w	r2, r3, #16
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8006064:	2301      	movs	r3, #1
 8006066:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8006070:	e054      	b.n	800611c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	685a      	ldr	r2, [r3, #4]
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f042 0201 	orr.w	r2, r2, #1
 8006080:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006086:	2200      	movs	r2, #0
 8006088:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800608e:	2200      	movs	r2, #0
 8006090:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006096:	2200      	movs	r2, #0
 8006098:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800609e:	2200      	movs	r2, #0
 80060a0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060aa:	4619      	mov	r1, r3
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	330c      	adds	r3, #12
 80060b2:	461a      	mov	r2, r3
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060b8:	b29b      	uxth	r3, r3
 80060ba:	f7fd fe2d 	bl	8003d18 <HAL_DMA_Start_IT>
 80060be:	4603      	mov	r3, r0
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d00c      	beq.n	80060de <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060c8:	f043 0210 	orr.w	r2, r3, #16
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2201      	movs	r2, #1
 80060d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80060dc:	e01e      	b.n	800611c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060e8:	2b40      	cmp	r3, #64	; 0x40
 80060ea:	d007      	beq.n	80060fc <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060fa:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	685a      	ldr	r2, [r3, #4]
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f042 0220 	orr.w	r2, r2, #32
 800610a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	685a      	ldr	r2, [r3, #4]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f042 0202 	orr.w	r2, r2, #2
 800611a:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2200      	movs	r2, #0
 8006120:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006124:	7dfb      	ldrb	r3, [r7, #23]
}
 8006126:	4618      	mov	r0, r3
 8006128:	3718      	adds	r7, #24
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	080062ad 	.word	0x080062ad
 8006134:	08006195 	.word	0x08006195
 8006138:	080062c9 	.word	0x080062c9
 800613c:	0800621b 	.word	0x0800621b
 8006140:	080062e5 	.word	0x080062e5

08006144 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006144:	b480      	push	{r7}
 8006146:	b083      	sub	sp, #12
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800614c:	bf00      	nop
 800614e:	370c      	adds	r7, #12
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006160:	bf00      	nop
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr

0800616c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006174:	bf00      	nop
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006188:	bf00      	nop
 800618a:	370c      	adds	r7, #12
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr

08006194 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a0:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80061a2:	f7fc ffbf 	bl	8003124 <HAL_GetTick>
 80061a6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061b6:	d02a      	beq.n	800620e <SPI_DMAReceiveCplt+0x7a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	685a      	ldr	r2, [r3, #4]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f022 0220 	bic.w	r2, r2, #32
 80061c6:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	685a      	ldr	r2, [r3, #4]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f022 0203 	bic.w	r2, r2, #3
 80061d6:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80061d8:	68ba      	ldr	r2, [r7, #8]
 80061da:	2164      	movs	r1, #100	; 0x64
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f000 f978 	bl	80064d2 <SPI_EndRxTransaction>
 80061e2:	4603      	mov	r3, r0
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d002      	beq.n	80061ee <SPI_DMAReceiveCplt+0x5a>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2220      	movs	r2, #32
 80061ec:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2200      	movs	r2, #0
 80061f2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2201      	movs	r2, #1
 80061fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006202:	2b00      	cmp	r3, #0
 8006204:	d003      	beq.n	800620e <SPI_DMAReceiveCplt+0x7a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006206:	68f8      	ldr	r0, [r7, #12]
 8006208:	f7ff ffba 	bl	8006180 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800620c:	e002      	b.n	8006214 <SPI_DMAReceiveCplt+0x80>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800620e:	68f8      	ldr	r0, [r7, #12]
 8006210:	f7fb fce0 	bl	8001bd4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}

0800621a <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800621a:	b580      	push	{r7, lr}
 800621c:	b084      	sub	sp, #16
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006226:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006228:	f7fc ff7c 	bl	8003124 <HAL_GetTick>
 800622c:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006238:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800623c:	d030      	beq.n	80062a0 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	685a      	ldr	r2, [r3, #4]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f022 0220 	bic.w	r2, r2, #32
 800624c:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800624e:	68ba      	ldr	r2, [r7, #8]
 8006250:	2164      	movs	r1, #100	; 0x64
 8006252:	68f8      	ldr	r0, [r7, #12]
 8006254:	f000 f995 	bl	8006582 <SPI_EndRxTxTransaction>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d005      	beq.n	800626a <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006262:	f043 0220 	orr.w	r2, r3, #32
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	685a      	ldr	r2, [r3, #4]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f022 0203 	bic.w	r2, r2, #3
 8006278:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2200      	movs	r2, #0
 8006284:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006294:	2b00      	cmp	r3, #0
 8006296:	d003      	beq.n	80062a0 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006298:	68f8      	ldr	r0, [r7, #12]
 800629a:	f7ff ff71 	bl	8006180 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800629e:	e002      	b.n	80062a6 <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80062a0:	68f8      	ldr	r0, [r7, #12]
 80062a2:	f7ff ff4f 	bl	8006144 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062a6:	3710      	adds	r7, #16
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}

080062ac <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80062ba:	68f8      	ldr	r0, [r7, #12]
 80062bc:	f7ff ff4c 	bl	8006158 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062c0:	bf00      	nop
 80062c2:	3710      	adds	r7, #16
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b084      	sub	sp, #16
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062d4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80062d6:	68f8      	ldr	r0, [r7, #12]
 80062d8:	f7ff ff48 	bl	800616c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062dc:	bf00      	nop
 80062de:	3710      	adds	r7, #16
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	685a      	ldr	r2, [r3, #4]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f022 0203 	bic.w	r2, r2, #3
 8006300:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006306:	f043 0210 	orr.w	r2, r3, #16
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2201      	movs	r2, #1
 8006312:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006316:	68f8      	ldr	r0, [r7, #12]
 8006318:	f7ff ff32 	bl	8006180 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800631c:	bf00      	nop
 800631e:	3710      	adds	r7, #16
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	603b      	str	r3, [r7, #0]
 8006330:	4613      	mov	r3, r2
 8006332:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006334:	e04c      	b.n	80063d0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800633c:	d048      	beq.n	80063d0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800633e:	f7fc fef1 	bl	8003124 <HAL_GetTick>
 8006342:	4602      	mov	r2, r0
 8006344:	69bb      	ldr	r3, [r7, #24]
 8006346:	1ad3      	subs	r3, r2, r3
 8006348:	683a      	ldr	r2, [r7, #0]
 800634a:	429a      	cmp	r2, r3
 800634c:	d902      	bls.n	8006354 <SPI_WaitFlagStateUntilTimeout+0x30>
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d13d      	bne.n	80063d0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	685a      	ldr	r2, [r3, #4]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006362:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800636c:	d111      	bne.n	8006392 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006376:	d004      	beq.n	8006382 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006380:	d107      	bne.n	8006392 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006390:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006396:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800639a:	d10f      	bne.n	80063bc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063aa:	601a      	str	r2, [r3, #0]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063ba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2201      	movs	r2, #1
 80063c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80063cc:	2303      	movs	r3, #3
 80063ce:	e00f      	b.n	80063f0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689a      	ldr	r2, [r3, #8]
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	4013      	ands	r3, r2
 80063da:	68ba      	ldr	r2, [r7, #8]
 80063dc:	429a      	cmp	r2, r3
 80063de:	bf0c      	ite	eq
 80063e0:	2301      	moveq	r3, #1
 80063e2:	2300      	movne	r3, #0
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	461a      	mov	r2, r3
 80063e8:	79fb      	ldrb	r3, [r7, #7]
 80063ea:	429a      	cmp	r2, r3
 80063ec:	d1a3      	bne.n	8006336 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
 8006404:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8006406:	e057      	b.n	80064b8 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800640e:	d106      	bne.n	800641e <SPI_WaitFifoStateUntilTimeout+0x26>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d103      	bne.n	800641e <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	330c      	adds	r3, #12
 800641c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006424:	d048      	beq.n	80064b8 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006426:	f7fc fe7d 	bl	8003124 <HAL_GetTick>
 800642a:	4602      	mov	r2, r0
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	1ad3      	subs	r3, r2, r3
 8006430:	683a      	ldr	r2, [r7, #0]
 8006432:	429a      	cmp	r2, r3
 8006434:	d902      	bls.n	800643c <SPI_WaitFifoStateUntilTimeout+0x44>
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d13d      	bne.n	80064b8 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	685a      	ldr	r2, [r3, #4]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800644a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006454:	d111      	bne.n	800647a <SPI_WaitFifoStateUntilTimeout+0x82>
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800645e:	d004      	beq.n	800646a <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006468:	d107      	bne.n	800647a <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006478:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800647e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006482:	d10f      	bne.n	80064a4 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006492:	601a      	str	r2, [r3, #0]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	681a      	ldr	r2, [r3, #0]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064a2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2201      	movs	r2, #1
 80064a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80064b4:	2303      	movs	r3, #3
 80064b6:	e008      	b.n	80064ca <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	689a      	ldr	r2, [r3, #8]
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	4013      	ands	r3, r2
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d19f      	bne.n	8006408 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80064c8:	2300      	movs	r3, #0
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3710      	adds	r7, #16
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}

080064d2 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80064d2:	b580      	push	{r7, lr}
 80064d4:	b086      	sub	sp, #24
 80064d6:	af02      	add	r7, sp, #8
 80064d8:	60f8      	str	r0, [r7, #12]
 80064da:	60b9      	str	r1, [r7, #8]
 80064dc:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064e6:	d111      	bne.n	800650c <SPI_EndRxTransaction+0x3a>
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064f0:	d004      	beq.n	80064fc <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064fa:	d107      	bne.n	800650c <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800650a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	9300      	str	r3, [sp, #0]
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	2200      	movs	r2, #0
 8006514:	2180      	movs	r1, #128	; 0x80
 8006516:	68f8      	ldr	r0, [r7, #12]
 8006518:	f7ff ff04 	bl	8006324 <SPI_WaitFlagStateUntilTimeout>
 800651c:	4603      	mov	r3, r0
 800651e:	2b00      	cmp	r3, #0
 8006520:	d007      	beq.n	8006532 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006526:	f043 0220 	orr.w	r2, r3, #32
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e023      	b.n	800657a <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800653a:	d11d      	bne.n	8006578 <SPI_EndRxTransaction+0xa6>
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006544:	d004      	beq.n	8006550 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800654e:	d113      	bne.n	8006578 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	9300      	str	r3, [sp, #0]
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	2200      	movs	r2, #0
 8006558:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800655c:	68f8      	ldr	r0, [r7, #12]
 800655e:	f7ff ff4b 	bl	80063f8 <SPI_WaitFifoStateUntilTimeout>
 8006562:	4603      	mov	r3, r0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d007      	beq.n	8006578 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800656c:	f043 0220 	orr.w	r2, r3, #32
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e000      	b.n	800657a <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006578:	2300      	movs	r3, #0
}
 800657a:	4618      	mov	r0, r3
 800657c:	3710      	adds	r7, #16
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}

08006582 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006582:	b580      	push	{r7, lr}
 8006584:	b086      	sub	sp, #24
 8006586:	af02      	add	r7, sp, #8
 8006588:	60f8      	str	r0, [r7, #12]
 800658a:	60b9      	str	r1, [r7, #8]
 800658c:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	9300      	str	r3, [sp, #0]
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	2200      	movs	r2, #0
 8006596:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800659a:	68f8      	ldr	r0, [r7, #12]
 800659c:	f7ff ff2c 	bl	80063f8 <SPI_WaitFifoStateUntilTimeout>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d007      	beq.n	80065b6 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065aa:	f043 0220 	orr.w	r2, r3, #32
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	e027      	b.n	8006606 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	9300      	str	r3, [sp, #0]
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	2200      	movs	r2, #0
 80065be:	2180      	movs	r1, #128	; 0x80
 80065c0:	68f8      	ldr	r0, [r7, #12]
 80065c2:	f7ff feaf 	bl	8006324 <SPI_WaitFlagStateUntilTimeout>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d007      	beq.n	80065dc <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065d0:	f043 0220 	orr.w	r2, r3, #32
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80065d8:	2303      	movs	r3, #3
 80065da:	e014      	b.n	8006606 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	9300      	str	r3, [sp, #0]
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80065e8:	68f8      	ldr	r0, [r7, #12]
 80065ea:	f7ff ff05 	bl	80063f8 <SPI_WaitFifoStateUntilTimeout>
 80065ee:	4603      	mov	r3, r0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d007      	beq.n	8006604 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065f8:	f043 0220 	orr.w	r2, r3, #32
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006600:	2303      	movs	r3, #3
 8006602:	e000      	b.n	8006606 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3710      	adds	r7, #16
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}

0800660e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800660e:	b580      	push	{r7, lr}
 8006610:	b082      	sub	sp, #8
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d101      	bne.n	8006620 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e01d      	b.n	800665c <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006626:	b2db      	uxtb	r3, r3
 8006628:	2b00      	cmp	r3, #0
 800662a:	d106      	bne.n	800663a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f7fc f923 	bl	8002880 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2202      	movs	r2, #2
 800663e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	3304      	adds	r3, #4
 800664a:	4619      	mov	r1, r3
 800664c:	4610      	mov	r0, r2
 800664e:	f001 f827 	bl	80076a0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2201      	movs	r2, #1
 8006656:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800665a:	2300      	movs	r3, #0
}
 800665c:	4618      	mov	r0, r3
 800665e:	3708      	adds	r7, #8
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006664:	b480      	push	{r7}
 8006666:	b085      	sub	sp, #20
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	68da      	ldr	r2, [r3, #12]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f042 0201 	orr.w	r2, r2, #1
 800667a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	689a      	ldr	r2, [r3, #8]
 8006682:	4b0c      	ldr	r3, [pc, #48]	; (80066b4 <HAL_TIM_Base_Start_IT+0x50>)
 8006684:	4013      	ands	r3, r2
 8006686:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2b06      	cmp	r3, #6
 800668c:	d00b      	beq.n	80066a6 <HAL_TIM_Base_Start_IT+0x42>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006694:	d007      	beq.n	80066a6 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f042 0201 	orr.w	r2, r2, #1
 80066a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80066a6:	2300      	movs	r3, #0
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3714      	adds	r7, #20
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr
 80066b4:	00010007 	.word	0x00010007

080066b8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b083      	sub	sp, #12
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	68da      	ldr	r2, [r3, #12]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f022 0201 	bic.w	r2, r2, #1
 80066ce:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	6a1a      	ldr	r2, [r3, #32]
 80066d6:	f241 1311 	movw	r3, #4369	; 0x1111
 80066da:	4013      	ands	r3, r2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d10f      	bne.n	8006700 <HAL_TIM_Base_Stop_IT+0x48>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	6a1a      	ldr	r2, [r3, #32]
 80066e6:	f240 4344 	movw	r3, #1092	; 0x444
 80066ea:	4013      	ands	r3, r2
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d107      	bne.n	8006700 <HAL_TIM_Base_Stop_IT+0x48>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f022 0201 	bic.w	r2, r2, #1
 80066fe:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006700:	2300      	movs	r3, #0
}
 8006702:	4618      	mov	r0, r3
 8006704:	370c      	adds	r7, #12
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr

0800670e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800670e:	b580      	push	{r7, lr}
 8006710:	b082      	sub	sp, #8
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d101      	bne.n	8006720 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e01d      	b.n	800675c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006726:	b2db      	uxtb	r3, r3
 8006728:	2b00      	cmp	r3, #0
 800672a:	d106      	bne.n	800673a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2200      	movs	r2, #0
 8006730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f7fc f9b7 	bl	8002aa8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2202      	movs	r2, #2
 800673e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	3304      	adds	r3, #4
 800674a:	4619      	mov	r1, r3
 800674c:	4610      	mov	r0, r2
 800674e:	f000 ffa7 	bl	80076a0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2201      	movs	r2, #1
 8006756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	3708      	adds	r7, #8
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}

08006764 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	2b0c      	cmp	r3, #12
 8006772:	d841      	bhi.n	80067f8 <HAL_TIM_PWM_Start_IT+0x94>
 8006774:	a201      	add	r2, pc, #4	; (adr r2, 800677c <HAL_TIM_PWM_Start_IT+0x18>)
 8006776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800677a:	bf00      	nop
 800677c:	080067b1 	.word	0x080067b1
 8006780:	080067f9 	.word	0x080067f9
 8006784:	080067f9 	.word	0x080067f9
 8006788:	080067f9 	.word	0x080067f9
 800678c:	080067c3 	.word	0x080067c3
 8006790:	080067f9 	.word	0x080067f9
 8006794:	080067f9 	.word	0x080067f9
 8006798:	080067f9 	.word	0x080067f9
 800679c:	080067d5 	.word	0x080067d5
 80067a0:	080067f9 	.word	0x080067f9
 80067a4:	080067f9 	.word	0x080067f9
 80067a8:	080067f9 	.word	0x080067f9
 80067ac:	080067e7 	.word	0x080067e7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	68da      	ldr	r2, [r3, #12]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f042 0202 	orr.w	r2, r2, #2
 80067be:	60da      	str	r2, [r3, #12]
      break;
 80067c0:	e01b      	b.n	80067fa <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	68da      	ldr	r2, [r3, #12]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f042 0204 	orr.w	r2, r2, #4
 80067d0:	60da      	str	r2, [r3, #12]
      break;
 80067d2:	e012      	b.n	80067fa <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68da      	ldr	r2, [r3, #12]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f042 0208 	orr.w	r2, r2, #8
 80067e2:	60da      	str	r2, [r3, #12]
      break;
 80067e4:	e009      	b.n	80067fa <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	68da      	ldr	r2, [r3, #12]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f042 0210 	orr.w	r2, r2, #16
 80067f4:	60da      	str	r2, [r3, #12]
      break;
 80067f6:	e000      	b.n	80067fa <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 80067f8:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2201      	movs	r2, #1
 8006800:	6839      	ldr	r1, [r7, #0]
 8006802:	4618      	mov	r0, r3
 8006804:	f001 fc96 	bl	8008134 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a17      	ldr	r2, [pc, #92]	; (800686c <HAL_TIM_PWM_Start_IT+0x108>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d004      	beq.n	800681c <HAL_TIM_PWM_Start_IT+0xb8>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a16      	ldr	r2, [pc, #88]	; (8006870 <HAL_TIM_PWM_Start_IT+0x10c>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d101      	bne.n	8006820 <HAL_TIM_PWM_Start_IT+0xbc>
 800681c:	2301      	movs	r3, #1
 800681e:	e000      	b.n	8006822 <HAL_TIM_PWM_Start_IT+0xbe>
 8006820:	2300      	movs	r3, #0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d007      	beq.n	8006836 <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006834:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	689a      	ldr	r2, [r3, #8]
 800683c:	4b0d      	ldr	r3, [pc, #52]	; (8006874 <HAL_TIM_PWM_Start_IT+0x110>)
 800683e:	4013      	ands	r3, r2
 8006840:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2b06      	cmp	r3, #6
 8006846:	d00b      	beq.n	8006860 <HAL_TIM_PWM_Start_IT+0xfc>
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800684e:	d007      	beq.n	8006860 <HAL_TIM_PWM_Start_IT+0xfc>
  {
    __HAL_TIM_ENABLE(htim);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f042 0201 	orr.w	r2, r2, #1
 800685e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006860:	2300      	movs	r3, #0
}
 8006862:	4618      	mov	r0, r3
 8006864:	3710      	adds	r7, #16
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}
 800686a:	bf00      	nop
 800686c:	40010000 	.word	0x40010000
 8006870:	40010400 	.word	0x40010400
 8006874:	00010007 	.word	0x00010007

08006878 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b082      	sub	sp, #8
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	2b0c      	cmp	r3, #12
 8006886:	d841      	bhi.n	800690c <HAL_TIM_PWM_Stop_IT+0x94>
 8006888:	a201      	add	r2, pc, #4	; (adr r2, 8006890 <HAL_TIM_PWM_Stop_IT+0x18>)
 800688a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800688e:	bf00      	nop
 8006890:	080068c5 	.word	0x080068c5
 8006894:	0800690d 	.word	0x0800690d
 8006898:	0800690d 	.word	0x0800690d
 800689c:	0800690d 	.word	0x0800690d
 80068a0:	080068d7 	.word	0x080068d7
 80068a4:	0800690d 	.word	0x0800690d
 80068a8:	0800690d 	.word	0x0800690d
 80068ac:	0800690d 	.word	0x0800690d
 80068b0:	080068e9 	.word	0x080068e9
 80068b4:	0800690d 	.word	0x0800690d
 80068b8:	0800690d 	.word	0x0800690d
 80068bc:	0800690d 	.word	0x0800690d
 80068c0:	080068fb 	.word	0x080068fb
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	68da      	ldr	r2, [r3, #12]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f022 0202 	bic.w	r2, r2, #2
 80068d2:	60da      	str	r2, [r3, #12]
      break;
 80068d4:	e01b      	b.n	800690e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	68da      	ldr	r2, [r3, #12]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f022 0204 	bic.w	r2, r2, #4
 80068e4:	60da      	str	r2, [r3, #12]
      break;
 80068e6:	e012      	b.n	800690e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	68da      	ldr	r2, [r3, #12]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f022 0208 	bic.w	r2, r2, #8
 80068f6:	60da      	str	r2, [r3, #12]
      break;
 80068f8:	e009      	b.n	800690e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	68da      	ldr	r2, [r3, #12]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f022 0210 	bic.w	r2, r2, #16
 8006908:	60da      	str	r2, [r3, #12]
      break;
 800690a:	e000      	b.n	800690e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    default:
      break;
 800690c:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	2200      	movs	r2, #0
 8006914:	6839      	ldr	r1, [r7, #0]
 8006916:	4618      	mov	r0, r3
 8006918:	f001 fc0c 	bl	8008134 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a20      	ldr	r2, [pc, #128]	; (80069a4 <HAL_TIM_PWM_Stop_IT+0x12c>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d004      	beq.n	8006930 <HAL_TIM_PWM_Stop_IT+0xb8>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a1f      	ldr	r2, [pc, #124]	; (80069a8 <HAL_TIM_PWM_Stop_IT+0x130>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d101      	bne.n	8006934 <HAL_TIM_PWM_Stop_IT+0xbc>
 8006930:	2301      	movs	r3, #1
 8006932:	e000      	b.n	8006936 <HAL_TIM_PWM_Stop_IT+0xbe>
 8006934:	2300      	movs	r3, #0
 8006936:	2b00      	cmp	r3, #0
 8006938:	d017      	beq.n	800696a <HAL_TIM_PWM_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	6a1a      	ldr	r2, [r3, #32]
 8006940:	f241 1311 	movw	r3, #4369	; 0x1111
 8006944:	4013      	ands	r3, r2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d10f      	bne.n	800696a <HAL_TIM_PWM_Stop_IT+0xf2>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	6a1a      	ldr	r2, [r3, #32]
 8006950:	f240 4344 	movw	r3, #1092	; 0x444
 8006954:	4013      	ands	r3, r2
 8006956:	2b00      	cmp	r3, #0
 8006958:	d107      	bne.n	800696a <HAL_TIM_PWM_Stop_IT+0xf2>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006968:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	6a1a      	ldr	r2, [r3, #32]
 8006970:	f241 1311 	movw	r3, #4369	; 0x1111
 8006974:	4013      	ands	r3, r2
 8006976:	2b00      	cmp	r3, #0
 8006978:	d10f      	bne.n	800699a <HAL_TIM_PWM_Stop_IT+0x122>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	6a1a      	ldr	r2, [r3, #32]
 8006980:	f240 4344 	movw	r3, #1092	; 0x444
 8006984:	4013      	ands	r3, r2
 8006986:	2b00      	cmp	r3, #0
 8006988:	d107      	bne.n	800699a <HAL_TIM_PWM_Stop_IT+0x122>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f022 0201 	bic.w	r2, r2, #1
 8006998:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800699a:	2300      	movs	r3, #0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3708      	adds	r7, #8
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	40010000 	.word	0x40010000
 80069a8:	40010400 	.word	0x40010400

080069ac <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d101      	bne.n	80069be <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80069ba:	2301      	movs	r3, #1
 80069bc:	e01d      	b.n	80069fa <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d106      	bne.n	80069d8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f7fb ffea 	bl	80029ac <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2202      	movs	r2, #2
 80069dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	3304      	adds	r3, #4
 80069e8:	4619      	mov	r1, r3
 80069ea:	4610      	mov	r0, r2
 80069ec:	f000 fe58 	bl	80076a0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069f8:	2300      	movs	r3, #0
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3708      	adds	r7, #8
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}
	...

08006a04 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b086      	sub	sp, #24
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	60f8      	str	r0, [r7, #12]
 8006a0c:	60b9      	str	r1, [r7, #8]
 8006a0e:	607a      	str	r2, [r7, #4]
 8006a10:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  if (htim->State == HAL_TIM_STATE_BUSY)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	2b02      	cmp	r3, #2
 8006a1c:	d101      	bne.n	8006a22 <HAL_TIM_IC_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 8006a1e:	2302      	movs	r3, #2
 8006a20:	e0e0      	b.n	8006be4 <HAL_TIM_IC_Start_DMA+0x1e0>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a28:	b2db      	uxtb	r3, r3
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d10b      	bne.n	8006a46 <HAL_TIM_IC_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d104      	bne.n	8006a3e <HAL_TIM_IC_Start_DMA+0x3a>
 8006a34:	887b      	ldrh	r3, [r7, #2]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d001      	beq.n	8006a3e <HAL_TIM_IC_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e0d2      	b.n	8006be4 <HAL_TIM_IC_Start_DMA+0x1e0>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2202      	movs	r2, #2
 8006a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	2b0c      	cmp	r3, #12
 8006a4a:	f200 80ad 	bhi.w	8006ba8 <HAL_TIM_IC_Start_DMA+0x1a4>
 8006a4e:	a201      	add	r2, pc, #4	; (adr r2, 8006a54 <HAL_TIM_IC_Start_DMA+0x50>)
 8006a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a54:	08006a89 	.word	0x08006a89
 8006a58:	08006ba9 	.word	0x08006ba9
 8006a5c:	08006ba9 	.word	0x08006ba9
 8006a60:	08006ba9 	.word	0x08006ba9
 8006a64:	08006ad1 	.word	0x08006ad1
 8006a68:	08006ba9 	.word	0x08006ba9
 8006a6c:	08006ba9 	.word	0x08006ba9
 8006a70:	08006ba9 	.word	0x08006ba9
 8006a74:	08006b19 	.word	0x08006b19
 8006a78:	08006ba9 	.word	0x08006ba9
 8006a7c:	08006ba9 	.word	0x08006ba9
 8006a80:	08006ba9 	.word	0x08006ba9
 8006a84:	08006b61 	.word	0x08006b61
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8c:	4a57      	ldr	r2, [pc, #348]	; (8006bec <HAL_TIM_IC_Start_DMA+0x1e8>)
 8006a8e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a94:	4a56      	ldr	r2, [pc, #344]	; (8006bf0 <HAL_TIM_IC_Start_DMA+0x1ec>)
 8006a96:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a9c:	4a55      	ldr	r2, [pc, #340]	; (8006bf4 <HAL_TIM_IC_Start_DMA+0x1f0>)
 8006a9e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	3334      	adds	r3, #52	; 0x34
 8006aaa:	4619      	mov	r1, r3
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	887b      	ldrh	r3, [r7, #2]
 8006ab0:	f7fd f932 	bl	8003d18 <HAL_DMA_Start_IT>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d001      	beq.n	8006abe <HAL_TIM_IC_Start_DMA+0xba>
      {
        return HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e092      	b.n	8006be4 <HAL_TIM_IC_Start_DMA+0x1e0>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	68da      	ldr	r2, [r3, #12]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006acc:	60da      	str	r2, [r3, #12]
      break;
 8006ace:	e06c      	b.n	8006baa <HAL_TIM_IC_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ad4:	4a45      	ldr	r2, [pc, #276]	; (8006bec <HAL_TIM_IC_Start_DMA+0x1e8>)
 8006ad6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006adc:	4a44      	ldr	r2, [pc, #272]	; (8006bf0 <HAL_TIM_IC_Start_DMA+0x1ec>)
 8006ade:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ae4:	4a43      	ldr	r2, [pc, #268]	; (8006bf4 <HAL_TIM_IC_Start_DMA+0x1f0>)
 8006ae6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	3338      	adds	r3, #56	; 0x38
 8006af2:	4619      	mov	r1, r3
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	887b      	ldrh	r3, [r7, #2]
 8006af8:	f7fd f90e 	bl	8003d18 <HAL_DMA_Start_IT>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d001      	beq.n	8006b06 <HAL_TIM_IC_Start_DMA+0x102>
      {
        return HAL_ERROR;
 8006b02:	2301      	movs	r3, #1
 8006b04:	e06e      	b.n	8006be4 <HAL_TIM_IC_Start_DMA+0x1e0>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	68da      	ldr	r2, [r3, #12]
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006b14:	60da      	str	r2, [r3, #12]
      break;
 8006b16:	e048      	b.n	8006baa <HAL_TIM_IC_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b1c:	4a33      	ldr	r2, [pc, #204]	; (8006bec <HAL_TIM_IC_Start_DMA+0x1e8>)
 8006b1e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b24:	4a32      	ldr	r2, [pc, #200]	; (8006bf0 <HAL_TIM_IC_Start_DMA+0x1ec>)
 8006b26:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b2c:	4a31      	ldr	r2, [pc, #196]	; (8006bf4 <HAL_TIM_IC_Start_DMA+0x1f0>)
 8006b2e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	333c      	adds	r3, #60	; 0x3c
 8006b3a:	4619      	mov	r1, r3
 8006b3c:	687a      	ldr	r2, [r7, #4]
 8006b3e:	887b      	ldrh	r3, [r7, #2]
 8006b40:	f7fd f8ea 	bl	8003d18 <HAL_DMA_Start_IT>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d001      	beq.n	8006b4e <HAL_TIM_IC_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e04a      	b.n	8006be4 <HAL_TIM_IC_Start_DMA+0x1e0>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	68da      	ldr	r2, [r3, #12]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b5c:	60da      	str	r2, [r3, #12]
      break;
 8006b5e:	e024      	b.n	8006baa <HAL_TIM_IC_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b64:	4a21      	ldr	r2, [pc, #132]	; (8006bec <HAL_TIM_IC_Start_DMA+0x1e8>)
 8006b66:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b6c:	4a20      	ldr	r2, [pc, #128]	; (8006bf0 <HAL_TIM_IC_Start_DMA+0x1ec>)
 8006b6e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b74:	4a1f      	ldr	r2, [pc, #124]	; (8006bf4 <HAL_TIM_IC_Start_DMA+0x1f0>)
 8006b76:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	3340      	adds	r3, #64	; 0x40
 8006b82:	4619      	mov	r1, r3
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	887b      	ldrh	r3, [r7, #2]
 8006b88:	f7fd f8c6 	bl	8003d18 <HAL_DMA_Start_IT>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d001      	beq.n	8006b96 <HAL_TIM_IC_Start_DMA+0x192>
      {
        return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e026      	b.n	8006be4 <HAL_TIM_IC_Start_DMA+0x1e0>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	68da      	ldr	r2, [r3, #12]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006ba4:	60da      	str	r2, [r3, #12]
      break;
 8006ba6:	e000      	b.n	8006baa <HAL_TIM_IC_Start_DMA+0x1a6>
    }

    default:
      break;
 8006ba8:	bf00      	nop
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	2201      	movs	r2, #1
 8006bb0:	68b9      	ldr	r1, [r7, #8]
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f001 fabe 	bl	8008134 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	689a      	ldr	r2, [r3, #8]
 8006bbe:	4b0e      	ldr	r3, [pc, #56]	; (8006bf8 <HAL_TIM_IC_Start_DMA+0x1f4>)
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	2b06      	cmp	r3, #6
 8006bc8:	d00b      	beq.n	8006be2 <HAL_TIM_IC_Start_DMA+0x1de>
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bd0:	d007      	beq.n	8006be2 <HAL_TIM_IC_Start_DMA+0x1de>
  {
    __HAL_TIM_ENABLE(htim);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f042 0201 	orr.w	r2, r2, #1
 8006be0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3718      	adds	r7, #24
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}
 8006bec:	080075c1 	.word	0x080075c1
 8006bf0:	08007631 	.word	0x08007631
 8006bf4:	0800759d 	.word	0x0800759d
 8006bf8:	00010007 	.word	0x00010007

08006bfc <HAL_TIM_IC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
 8006c04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  switch (Channel)
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	2b0c      	cmp	r3, #12
 8006c0a:	d855      	bhi.n	8006cb8 <HAL_TIM_IC_Stop_DMA+0xbc>
 8006c0c:	a201      	add	r2, pc, #4	; (adr r2, 8006c14 <HAL_TIM_IC_Stop_DMA+0x18>)
 8006c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c12:	bf00      	nop
 8006c14:	08006c49 	.word	0x08006c49
 8006c18:	08006cb9 	.word	0x08006cb9
 8006c1c:	08006cb9 	.word	0x08006cb9
 8006c20:	08006cb9 	.word	0x08006cb9
 8006c24:	08006c65 	.word	0x08006c65
 8006c28:	08006cb9 	.word	0x08006cb9
 8006c2c:	08006cb9 	.word	0x08006cb9
 8006c30:	08006cb9 	.word	0x08006cb9
 8006c34:	08006c81 	.word	0x08006c81
 8006c38:	08006cb9 	.word	0x08006cb9
 8006c3c:	08006cb9 	.word	0x08006cb9
 8006c40:	08006cb9 	.word	0x08006cb9
 8006c44:	08006c9d 	.word	0x08006c9d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68da      	ldr	r2, [r3, #12]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006c56:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	f7fd f8bb 	bl	8003dd8 <HAL_DMA_Abort_IT>
      break;
 8006c62:	e02a      	b.n	8006cba <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68da      	ldr	r2, [r3, #12]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c72:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f7fd f8ad 	bl	8003dd8 <HAL_DMA_Abort_IT>
      break;
 8006c7e:	e01c      	b.n	8006cba <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	68da      	ldr	r2, [r3, #12]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006c8e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7fd f89f 	bl	8003dd8 <HAL_DMA_Abort_IT>
      break;
 8006c9a:	e00e      	b.n	8006cba <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	68da      	ldr	r2, [r3, #12]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006caa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f7fd f891 	bl	8003dd8 <HAL_DMA_Abort_IT>
      break;
 8006cb6:	e000      	b.n	8006cba <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    default:
      break;
 8006cb8:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	6839      	ldr	r1, [r7, #0]
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f001 fa36 	bl	8008134 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	6a1a      	ldr	r2, [r3, #32]
 8006cce:	f241 1311 	movw	r3, #4369	; 0x1111
 8006cd2:	4013      	ands	r3, r2
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d10f      	bne.n	8006cf8 <HAL_TIM_IC_Stop_DMA+0xfc>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	6a1a      	ldr	r2, [r3, #32]
 8006cde:	f240 4344 	movw	r3, #1092	; 0x444
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d107      	bne.n	8006cf8 <HAL_TIM_IC_Stop_DMA+0xfc>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f022 0201 	bic.w	r2, r2, #1
 8006cf6:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006d00:	2300      	movs	r3, #0
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3708      	adds	r7, #8
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}
 8006d0a:	bf00      	nop

08006d0c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b082      	sub	sp, #8
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d101      	bne.n	8006d20 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e02d      	b.n	8006d7c <HAL_TIM_OnePulse_Init+0x70>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d106      	bne.n	8006d3a <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f000 f825 	bl	8006d84 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2202      	movs	r2, #2
 8006d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681a      	ldr	r2, [r3, #0]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	3304      	adds	r3, #4
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	4610      	mov	r0, r2
 8006d4e:	f000 fca7 	bl	80076a0 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f022 0208 	bic.w	r2, r2, #8
 8006d60:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	6819      	ldr	r1, [r3, #0]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	683a      	ldr	r2, [r7, #0]
 8006d6e:	430a      	orrs	r2, r1
 8006d70:	601a      	str	r2, [r3, #0]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2201      	movs	r2, #1
 8006d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3708      	adds	r7, #8
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8006d8c:	bf00      	nop
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr

08006d98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b082      	sub	sp, #8
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	691b      	ldr	r3, [r3, #16]
 8006da6:	f003 0302 	and.w	r3, r3, #2
 8006daa:	2b02      	cmp	r3, #2
 8006dac:	d122      	bne.n	8006df4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	68db      	ldr	r3, [r3, #12]
 8006db4:	f003 0302 	and.w	r3, r3, #2
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	d11b      	bne.n	8006df4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f06f 0202 	mvn.w	r2, #2
 8006dc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2201      	movs	r2, #1
 8006dca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	699b      	ldr	r3, [r3, #24]
 8006dd2:	f003 0303 	and.w	r3, r3, #3
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d003      	beq.n	8006de2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f7fa fe38 	bl	8001a50 <HAL_TIM_IC_CaptureCallback>
 8006de0:	e005      	b.n	8006dee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 fba8 	bl	8007538 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 fbb9 	bl	8007560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	691b      	ldr	r3, [r3, #16]
 8006dfa:	f003 0304 	and.w	r3, r3, #4
 8006dfe:	2b04      	cmp	r3, #4
 8006e00:	d122      	bne.n	8006e48 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	68db      	ldr	r3, [r3, #12]
 8006e08:	f003 0304 	and.w	r3, r3, #4
 8006e0c:	2b04      	cmp	r3, #4
 8006e0e:	d11b      	bne.n	8006e48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f06f 0204 	mvn.w	r2, #4
 8006e18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2202      	movs	r2, #2
 8006e1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	699b      	ldr	r3, [r3, #24]
 8006e26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d003      	beq.n	8006e36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f7fa fe0e 	bl	8001a50 <HAL_TIM_IC_CaptureCallback>
 8006e34:	e005      	b.n	8006e42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 fb7e 	bl	8007538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f000 fb8f 	bl	8007560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	691b      	ldr	r3, [r3, #16]
 8006e4e:	f003 0308 	and.w	r3, r3, #8
 8006e52:	2b08      	cmp	r3, #8
 8006e54:	d122      	bne.n	8006e9c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	f003 0308 	and.w	r3, r3, #8
 8006e60:	2b08      	cmp	r3, #8
 8006e62:	d11b      	bne.n	8006e9c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f06f 0208 	mvn.w	r2, #8
 8006e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2204      	movs	r2, #4
 8006e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	69db      	ldr	r3, [r3, #28]
 8006e7a:	f003 0303 	and.w	r3, r3, #3
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d003      	beq.n	8006e8a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f7fa fde4 	bl	8001a50 <HAL_TIM_IC_CaptureCallback>
 8006e88:	e005      	b.n	8006e96 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 fb54 	bl	8007538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f000 fb65 	bl	8007560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	691b      	ldr	r3, [r3, #16]
 8006ea2:	f003 0310 	and.w	r3, r3, #16
 8006ea6:	2b10      	cmp	r3, #16
 8006ea8:	d122      	bne.n	8006ef0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	68db      	ldr	r3, [r3, #12]
 8006eb0:	f003 0310 	and.w	r3, r3, #16
 8006eb4:	2b10      	cmp	r3, #16
 8006eb6:	d11b      	bne.n	8006ef0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f06f 0210 	mvn.w	r2, #16
 8006ec0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2208      	movs	r2, #8
 8006ec6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	69db      	ldr	r3, [r3, #28]
 8006ece:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d003      	beq.n	8006ede <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f7fa fdba 	bl	8001a50 <HAL_TIM_IC_CaptureCallback>
 8006edc:	e005      	b.n	8006eea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f000 fb2a 	bl	8007538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f000 fb3b 	bl	8007560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2200      	movs	r2, #0
 8006eee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	691b      	ldr	r3, [r3, #16]
 8006ef6:	f003 0301 	and.w	r3, r3, #1
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d10e      	bne.n	8006f1c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	68db      	ldr	r3, [r3, #12]
 8006f04:	f003 0301 	and.w	r3, r3, #1
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d107      	bne.n	8006f1c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f06f 0201 	mvn.w	r2, #1
 8006f14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f7fa fc90 	bl	800183c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	691b      	ldr	r3, [r3, #16]
 8006f22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f26:	2b80      	cmp	r3, #128	; 0x80
 8006f28:	d10e      	bne.n	8006f48 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	68db      	ldr	r3, [r3, #12]
 8006f30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f34:	2b80      	cmp	r3, #128	; 0x80
 8006f36:	d107      	bne.n	8006f48 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006f40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f001 fa32 	bl	80083ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	691b      	ldr	r3, [r3, #16]
 8006f4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f56:	d10e      	bne.n	8006f76 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68db      	ldr	r3, [r3, #12]
 8006f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f62:	2b80      	cmp	r3, #128	; 0x80
 8006f64:	d107      	bne.n	8006f76 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006f6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f001 fa25 	bl	80083c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	691b      	ldr	r3, [r3, #16]
 8006f7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f80:	2b40      	cmp	r3, #64	; 0x40
 8006f82:	d10e      	bne.n	8006fa2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f8e:	2b40      	cmp	r3, #64	; 0x40
 8006f90:	d107      	bne.n	8006fa2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006f9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f000 fae9 	bl	8007574 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	691b      	ldr	r3, [r3, #16]
 8006fa8:	f003 0320 	and.w	r3, r3, #32
 8006fac:	2b20      	cmp	r3, #32
 8006fae:	d10e      	bne.n	8006fce <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	68db      	ldr	r3, [r3, #12]
 8006fb6:	f003 0320 	and.w	r3, r3, #32
 8006fba:	2b20      	cmp	r3, #32
 8006fbc:	d107      	bne.n	8006fce <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f06f 0220 	mvn.w	r2, #32
 8006fc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f001 f9e5 	bl	8008398 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006fce:	bf00      	nop
 8006fd0:	3708      	adds	r7, #8
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}

08006fd6 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006fd6:	b580      	push	{r7, lr}
 8006fd8:	b084      	sub	sp, #16
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	60f8      	str	r0, [r7, #12]
 8006fde:	60b9      	str	r1, [r7, #8]
 8006fe0:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d101      	bne.n	8006ff0 <HAL_TIM_IC_ConfigChannel+0x1a>
 8006fec:	2302      	movs	r3, #2
 8006fee:	e08a      	b.n	8007106 <HAL_TIM_IC_ConfigChannel+0x130>
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d11b      	bne.n	800703e <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	6818      	ldr	r0, [r3, #0]
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	6819      	ldr	r1, [r3, #0]
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	685a      	ldr	r2, [r3, #4]
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	68db      	ldr	r3, [r3, #12]
 8007016:	f000 fec9 	bl	8007dac <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	699a      	ldr	r2, [r3, #24]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f022 020c 	bic.w	r2, r2, #12
 8007028:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	6999      	ldr	r1, [r3, #24]
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	689a      	ldr	r2, [r3, #8]
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	430a      	orrs	r2, r1
 800703a:	619a      	str	r2, [r3, #24]
 800703c:	e05a      	b.n	80070f4 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2b04      	cmp	r3, #4
 8007042:	d11c      	bne.n	800707e <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	6818      	ldr	r0, [r3, #0]
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	6819      	ldr	r1, [r3, #0]
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	685a      	ldr	r2, [r3, #4]
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	68db      	ldr	r3, [r3, #12]
 8007054:	f000 ff4d 	bl	8007ef2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	699a      	ldr	r2, [r3, #24]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007066:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	6999      	ldr	r1, [r3, #24]
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	021a      	lsls	r2, r3, #8
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	430a      	orrs	r2, r1
 800707a:	619a      	str	r2, [r3, #24]
 800707c:	e03a      	b.n	80070f4 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2b08      	cmp	r3, #8
 8007082:	d11b      	bne.n	80070bc <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6818      	ldr	r0, [r3, #0]
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	6819      	ldr	r1, [r3, #0]
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	685a      	ldr	r2, [r3, #4]
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	f000 ff9a 	bl	8007fcc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	69da      	ldr	r2, [r3, #28]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f022 020c 	bic.w	r2, r2, #12
 80070a6:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	69d9      	ldr	r1, [r3, #28]
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	689a      	ldr	r2, [r3, #8]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	430a      	orrs	r2, r1
 80070b8:	61da      	str	r2, [r3, #28]
 80070ba:	e01b      	b.n	80070f4 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6818      	ldr	r0, [r3, #0]
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	6819      	ldr	r1, [r3, #0]
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	685a      	ldr	r2, [r3, #4]
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	f000 ffba 	bl	8008044 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	69da      	ldr	r2, [r3, #28]
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80070de:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	69d9      	ldr	r1, [r3, #28]
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	689b      	ldr	r3, [r3, #8]
 80070ea:	021a      	lsls	r2, r3, #8
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	430a      	orrs	r2, r1
 80070f2:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007104:	2300      	movs	r3, #0
}
 8007106:	4618      	mov	r0, r3
 8007108:	3710      	adds	r7, #16
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
	...

08007110 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b084      	sub	sp, #16
 8007114:	af00      	add	r7, sp, #0
 8007116:	60f8      	str	r0, [r7, #12]
 8007118:	60b9      	str	r1, [r7, #8]
 800711a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007122:	2b01      	cmp	r3, #1
 8007124:	d101      	bne.n	800712a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007126:	2302      	movs	r3, #2
 8007128:	e105      	b.n	8007336 <HAL_TIM_PWM_ConfigChannel+0x226>
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2201      	movs	r2, #1
 800712e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2202      	movs	r2, #2
 8007136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2b14      	cmp	r3, #20
 800713e:	f200 80f0 	bhi.w	8007322 <HAL_TIM_PWM_ConfigChannel+0x212>
 8007142:	a201      	add	r2, pc, #4	; (adr r2, 8007148 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007148:	0800719d 	.word	0x0800719d
 800714c:	08007323 	.word	0x08007323
 8007150:	08007323 	.word	0x08007323
 8007154:	08007323 	.word	0x08007323
 8007158:	080071dd 	.word	0x080071dd
 800715c:	08007323 	.word	0x08007323
 8007160:	08007323 	.word	0x08007323
 8007164:	08007323 	.word	0x08007323
 8007168:	0800721f 	.word	0x0800721f
 800716c:	08007323 	.word	0x08007323
 8007170:	08007323 	.word	0x08007323
 8007174:	08007323 	.word	0x08007323
 8007178:	0800725f 	.word	0x0800725f
 800717c:	08007323 	.word	0x08007323
 8007180:	08007323 	.word	0x08007323
 8007184:	08007323 	.word	0x08007323
 8007188:	080072a1 	.word	0x080072a1
 800718c:	08007323 	.word	0x08007323
 8007190:	08007323 	.word	0x08007323
 8007194:	08007323 	.word	0x08007323
 8007198:	080072e1 	.word	0x080072e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	68b9      	ldr	r1, [r7, #8]
 80071a2:	4618      	mov	r0, r3
 80071a4:	f000 fb1c 	bl	80077e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	699a      	ldr	r2, [r3, #24]
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f042 0208 	orr.w	r2, r2, #8
 80071b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	699a      	ldr	r2, [r3, #24]
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f022 0204 	bic.w	r2, r2, #4
 80071c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	6999      	ldr	r1, [r3, #24]
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	691a      	ldr	r2, [r3, #16]
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	430a      	orrs	r2, r1
 80071d8:	619a      	str	r2, [r3, #24]
      break;
 80071da:	e0a3      	b.n	8007324 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	68b9      	ldr	r1, [r7, #8]
 80071e2:	4618      	mov	r0, r3
 80071e4:	f000 fb6e 	bl	80078c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	699a      	ldr	r2, [r3, #24]
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80071f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	699a      	ldr	r2, [r3, #24]
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007206:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	6999      	ldr	r1, [r3, #24]
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	691b      	ldr	r3, [r3, #16]
 8007212:	021a      	lsls	r2, r3, #8
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	430a      	orrs	r2, r1
 800721a:	619a      	str	r2, [r3, #24]
      break;
 800721c:	e082      	b.n	8007324 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68b9      	ldr	r1, [r7, #8]
 8007224:	4618      	mov	r0, r3
 8007226:	f000 fbc5 	bl	80079b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	69da      	ldr	r2, [r3, #28]
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f042 0208 	orr.w	r2, r2, #8
 8007238:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	69da      	ldr	r2, [r3, #28]
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f022 0204 	bic.w	r2, r2, #4
 8007248:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	69d9      	ldr	r1, [r3, #28]
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	691a      	ldr	r2, [r3, #16]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	430a      	orrs	r2, r1
 800725a:	61da      	str	r2, [r3, #28]
      break;
 800725c:	e062      	b.n	8007324 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	68b9      	ldr	r1, [r7, #8]
 8007264:	4618      	mov	r0, r3
 8007266:	f000 fc1b 	bl	8007aa0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	69da      	ldr	r2, [r3, #28]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007278:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	69da      	ldr	r2, [r3, #28]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007288:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	69d9      	ldr	r1, [r3, #28]
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	691b      	ldr	r3, [r3, #16]
 8007294:	021a      	lsls	r2, r3, #8
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	430a      	orrs	r2, r1
 800729c:	61da      	str	r2, [r3, #28]
      break;
 800729e:	e041      	b.n	8007324 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	68b9      	ldr	r1, [r7, #8]
 80072a6:	4618      	mov	r0, r3
 80072a8:	f000 fc52 	bl	8007b50 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f042 0208 	orr.w	r2, r2, #8
 80072ba:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f022 0204 	bic.w	r2, r2, #4
 80072ca:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	691a      	ldr	r2, [r3, #16]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	430a      	orrs	r2, r1
 80072dc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80072de:	e021      	b.n	8007324 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	68b9      	ldr	r1, [r7, #8]
 80072e6:	4618      	mov	r0, r3
 80072e8:	f000 fc84 	bl	8007bf4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80072fa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800730a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	691b      	ldr	r3, [r3, #16]
 8007316:	021a      	lsls	r2, r3, #8
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	430a      	orrs	r2, r1
 800731e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007320:	e000      	b.n	8007324 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8007322:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2200      	movs	r2, #0
 8007330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3710      	adds	r7, #16
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}
 800733e:	bf00      	nop

08007340 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b084      	sub	sp, #16
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
 8007348:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007350:	2b01      	cmp	r3, #1
 8007352:	d101      	bne.n	8007358 <HAL_TIM_ConfigClockSource+0x18>
 8007354:	2302      	movs	r3, #2
 8007356:	e0a6      	b.n	80074a6 <HAL_TIM_ConfigClockSource+0x166>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2202      	movs	r2, #2
 8007364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007370:	68fa      	ldr	r2, [r7, #12]
 8007372:	4b4f      	ldr	r3, [pc, #316]	; (80074b0 <HAL_TIM_ConfigClockSource+0x170>)
 8007374:	4013      	ands	r3, r2
 8007376:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800737e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	68fa      	ldr	r2, [r7, #12]
 8007386:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	2b40      	cmp	r3, #64	; 0x40
 800738e:	d067      	beq.n	8007460 <HAL_TIM_ConfigClockSource+0x120>
 8007390:	2b40      	cmp	r3, #64	; 0x40
 8007392:	d80b      	bhi.n	80073ac <HAL_TIM_ConfigClockSource+0x6c>
 8007394:	2b10      	cmp	r3, #16
 8007396:	d073      	beq.n	8007480 <HAL_TIM_ConfigClockSource+0x140>
 8007398:	2b10      	cmp	r3, #16
 800739a:	d802      	bhi.n	80073a2 <HAL_TIM_ConfigClockSource+0x62>
 800739c:	2b00      	cmp	r3, #0
 800739e:	d06f      	beq.n	8007480 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80073a0:	e078      	b.n	8007494 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80073a2:	2b20      	cmp	r3, #32
 80073a4:	d06c      	beq.n	8007480 <HAL_TIM_ConfigClockSource+0x140>
 80073a6:	2b30      	cmp	r3, #48	; 0x30
 80073a8:	d06a      	beq.n	8007480 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80073aa:	e073      	b.n	8007494 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80073ac:	2b70      	cmp	r3, #112	; 0x70
 80073ae:	d00d      	beq.n	80073cc <HAL_TIM_ConfigClockSource+0x8c>
 80073b0:	2b70      	cmp	r3, #112	; 0x70
 80073b2:	d804      	bhi.n	80073be <HAL_TIM_ConfigClockSource+0x7e>
 80073b4:	2b50      	cmp	r3, #80	; 0x50
 80073b6:	d033      	beq.n	8007420 <HAL_TIM_ConfigClockSource+0xe0>
 80073b8:	2b60      	cmp	r3, #96	; 0x60
 80073ba:	d041      	beq.n	8007440 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80073bc:	e06a      	b.n	8007494 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80073be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073c2:	d066      	beq.n	8007492 <HAL_TIM_ConfigClockSource+0x152>
 80073c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073c8:	d017      	beq.n	80073fa <HAL_TIM_ConfigClockSource+0xba>
      break;
 80073ca:	e063      	b.n	8007494 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6818      	ldr	r0, [r3, #0]
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	6899      	ldr	r1, [r3, #8]
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	685a      	ldr	r2, [r3, #4]
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	68db      	ldr	r3, [r3, #12]
 80073dc:	f000 fe8a 	bl	80080f4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80073ee:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	68fa      	ldr	r2, [r7, #12]
 80073f6:	609a      	str	r2, [r3, #8]
      break;
 80073f8:	e04c      	b.n	8007494 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6818      	ldr	r0, [r3, #0]
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	6899      	ldr	r1, [r3, #8]
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	685a      	ldr	r2, [r3, #4]
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	68db      	ldr	r3, [r3, #12]
 800740a:	f000 fe73 	bl	80080f4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	689a      	ldr	r2, [r3, #8]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800741c:	609a      	str	r2, [r3, #8]
      break;
 800741e:	e039      	b.n	8007494 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6818      	ldr	r0, [r3, #0]
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	6859      	ldr	r1, [r3, #4]
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	68db      	ldr	r3, [r3, #12]
 800742c:	461a      	mov	r2, r3
 800742e:	f000 fd31 	bl	8007e94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	2150      	movs	r1, #80	; 0x50
 8007438:	4618      	mov	r0, r3
 800743a:	f000 fe40 	bl	80080be <TIM_ITRx_SetConfig>
      break;
 800743e:	e029      	b.n	8007494 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6818      	ldr	r0, [r3, #0]
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	6859      	ldr	r1, [r3, #4]
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	68db      	ldr	r3, [r3, #12]
 800744c:	461a      	mov	r2, r3
 800744e:	f000 fd8d 	bl	8007f6c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	2160      	movs	r1, #96	; 0x60
 8007458:	4618      	mov	r0, r3
 800745a:	f000 fe30 	bl	80080be <TIM_ITRx_SetConfig>
      break;
 800745e:	e019      	b.n	8007494 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6818      	ldr	r0, [r3, #0]
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	6859      	ldr	r1, [r3, #4]
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	461a      	mov	r2, r3
 800746e:	f000 fd11 	bl	8007e94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	2140      	movs	r1, #64	; 0x40
 8007478:	4618      	mov	r0, r3
 800747a:	f000 fe20 	bl	80080be <TIM_ITRx_SetConfig>
      break;
 800747e:	e009      	b.n	8007494 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681a      	ldr	r2, [r3, #0]
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4619      	mov	r1, r3
 800748a:	4610      	mov	r0, r2
 800748c:	f000 fe17 	bl	80080be <TIM_ITRx_SetConfig>
      break;
 8007490:	e000      	b.n	8007494 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8007492:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80074a4:	2300      	movs	r3, #0
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3710      	adds	r7, #16
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
 80074ae:	bf00      	nop
 80074b0:	fffeff88 	.word	0xfffeff88

080074b4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b082      	sub	sp, #8
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
 80074bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074c4:	2b01      	cmp	r3, #1
 80074c6:	d101      	bne.n	80074cc <HAL_TIM_SlaveConfigSynchro+0x18>
 80074c8:	2302      	movs	r3, #2
 80074ca:	e031      	b.n	8007530 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2201      	movs	r2, #1
 80074d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2202      	movs	r2, #2
 80074d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80074dc:	6839      	ldr	r1, [r7, #0]
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 fbdc 	bl	8007c9c <TIM_SlaveTimer_SetConfig>
 80074e4:	4603      	mov	r3, r0
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d009      	beq.n	80074fe <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2201      	movs	r2, #1
 80074ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2200      	movs	r2, #0
 80074f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	e018      	b.n	8007530 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	68da      	ldr	r2, [r3, #12]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800750c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	68da      	ldr	r2, [r3, #12]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800751c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2201      	movs	r2, #1
 8007522:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800752e:	2300      	movs	r3, #0
}
 8007530:	4618      	mov	r0, r3
 8007532:	3708      	adds	r7, #8
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}

08007538 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007538:	b480      	push	{r7}
 800753a:	b083      	sub	sp, #12
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007540:	bf00      	nop
 8007542:	370c      	adds	r7, #12
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr

0800754c <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800754c:	b480      	push	{r7}
 800754e:	b083      	sub	sp, #12
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8007554:	bf00      	nop
 8007556:	370c      	adds	r7, #12
 8007558:	46bd      	mov	sp, r7
 800755a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755e:	4770      	bx	lr

08007560 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007560:	b480      	push	{r7}
 8007562:	b083      	sub	sp, #12
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007568:	bf00      	nop
 800756a:	370c      	adds	r7, #12
 800756c:	46bd      	mov	sp, r7
 800756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007572:	4770      	bx	lr

08007574 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007574:	b480      	push	{r7}
 8007576:	b083      	sub	sp, #12
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800757c:	bf00      	nop
 800757e:	370c      	adds	r7, #12
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr

08007588 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007588:	b480      	push	{r7}
 800758a:	b083      	sub	sp, #12
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007590:	bf00      	nop
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b084      	sub	sp, #16
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075a8:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2201      	movs	r2, #1
 80075ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80075b2:	68f8      	ldr	r0, [r7, #12]
 80075b4:	f7ff ffe8 	bl	8007588 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 80075b8:	bf00      	nop
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b084      	sub	sp, #16
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075cc:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2201      	movs	r2, #1
 80075d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	429a      	cmp	r2, r3
 80075de:	d103      	bne.n	80075e8 <TIM_DMACaptureCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2201      	movs	r2, #1
 80075e4:	771a      	strb	r2, [r3, #28]
 80075e6:	e019      	b.n	800761c <TIM_DMACaptureCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ec:	687a      	ldr	r2, [r7, #4]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d103      	bne.n	80075fa <TIM_DMACaptureCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2202      	movs	r2, #2
 80075f6:	771a      	strb	r2, [r3, #28]
 80075f8:	e010      	b.n	800761c <TIM_DMACaptureCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075fe:	687a      	ldr	r2, [r7, #4]
 8007600:	429a      	cmp	r2, r3
 8007602:	d103      	bne.n	800760c <TIM_DMACaptureCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2204      	movs	r2, #4
 8007608:	771a      	strb	r2, [r3, #28]
 800760a:	e007      	b.n	800761c <TIM_DMACaptureCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007610:	687a      	ldr	r2, [r7, #4]
 8007612:	429a      	cmp	r2, r3
 8007614:	d102      	bne.n	800761c <TIM_DMACaptureCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2208      	movs	r2, #8
 800761a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 800761c:	68f8      	ldr	r0, [r7, #12]
 800761e:	f7fa fa17 	bl	8001a50 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2200      	movs	r2, #0
 8007626:	771a      	strb	r2, [r3, #28]
}
 8007628:	bf00      	nop
 800762a:	3710      	adds	r7, #16
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}

08007630 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b084      	sub	sp, #16
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800763c:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2201      	movs	r2, #1
 8007642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	429a      	cmp	r2, r3
 800764e:	d103      	bne.n	8007658 <TIM_DMACaptureHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2201      	movs	r2, #1
 8007654:	771a      	strb	r2, [r3, #28]
 8007656:	e019      	b.n	800768c <TIM_DMACaptureHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	429a      	cmp	r2, r3
 8007660:	d103      	bne.n	800766a <TIM_DMACaptureHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2202      	movs	r2, #2
 8007666:	771a      	strb	r2, [r3, #28]
 8007668:	e010      	b.n	800768c <TIM_DMACaptureHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800766e:	687a      	ldr	r2, [r7, #4]
 8007670:	429a      	cmp	r2, r3
 8007672:	d103      	bne.n	800767c <TIM_DMACaptureHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2204      	movs	r2, #4
 8007678:	771a      	strb	r2, [r3, #28]
 800767a:	e007      	b.n	800768c <TIM_DMACaptureHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007680:	687a      	ldr	r2, [r7, #4]
 8007682:	429a      	cmp	r2, r3
 8007684:	d102      	bne.n	800768c <TIM_DMACaptureHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2208      	movs	r2, #8
 800768a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800768c:	68f8      	ldr	r0, [r7, #12]
 800768e:	f7ff ff5d 	bl	800754c <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2200      	movs	r2, #0
 8007696:	771a      	strb	r2, [r3, #28]
}
 8007698:	bf00      	nop
 800769a:	3710      	adds	r7, #16
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4a40      	ldr	r2, [pc, #256]	; (80077b4 <TIM_Base_SetConfig+0x114>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d013      	beq.n	80076e0 <TIM_Base_SetConfig+0x40>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076be:	d00f      	beq.n	80076e0 <TIM_Base_SetConfig+0x40>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	4a3d      	ldr	r2, [pc, #244]	; (80077b8 <TIM_Base_SetConfig+0x118>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d00b      	beq.n	80076e0 <TIM_Base_SetConfig+0x40>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	4a3c      	ldr	r2, [pc, #240]	; (80077bc <TIM_Base_SetConfig+0x11c>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d007      	beq.n	80076e0 <TIM_Base_SetConfig+0x40>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	4a3b      	ldr	r2, [pc, #236]	; (80077c0 <TIM_Base_SetConfig+0x120>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d003      	beq.n	80076e0 <TIM_Base_SetConfig+0x40>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	4a3a      	ldr	r2, [pc, #232]	; (80077c4 <TIM_Base_SetConfig+0x124>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d108      	bne.n	80076f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	68fa      	ldr	r2, [r7, #12]
 80076ee:	4313      	orrs	r3, r2
 80076f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a2f      	ldr	r2, [pc, #188]	; (80077b4 <TIM_Base_SetConfig+0x114>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d02b      	beq.n	8007752 <TIM_Base_SetConfig+0xb2>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007700:	d027      	beq.n	8007752 <TIM_Base_SetConfig+0xb2>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a2c      	ldr	r2, [pc, #176]	; (80077b8 <TIM_Base_SetConfig+0x118>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d023      	beq.n	8007752 <TIM_Base_SetConfig+0xb2>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a2b      	ldr	r2, [pc, #172]	; (80077bc <TIM_Base_SetConfig+0x11c>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d01f      	beq.n	8007752 <TIM_Base_SetConfig+0xb2>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a2a      	ldr	r2, [pc, #168]	; (80077c0 <TIM_Base_SetConfig+0x120>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d01b      	beq.n	8007752 <TIM_Base_SetConfig+0xb2>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a29      	ldr	r2, [pc, #164]	; (80077c4 <TIM_Base_SetConfig+0x124>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d017      	beq.n	8007752 <TIM_Base_SetConfig+0xb2>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a28      	ldr	r2, [pc, #160]	; (80077c8 <TIM_Base_SetConfig+0x128>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d013      	beq.n	8007752 <TIM_Base_SetConfig+0xb2>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4a27      	ldr	r2, [pc, #156]	; (80077cc <TIM_Base_SetConfig+0x12c>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d00f      	beq.n	8007752 <TIM_Base_SetConfig+0xb2>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	4a26      	ldr	r2, [pc, #152]	; (80077d0 <TIM_Base_SetConfig+0x130>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d00b      	beq.n	8007752 <TIM_Base_SetConfig+0xb2>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a25      	ldr	r2, [pc, #148]	; (80077d4 <TIM_Base_SetConfig+0x134>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d007      	beq.n	8007752 <TIM_Base_SetConfig+0xb2>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a24      	ldr	r2, [pc, #144]	; (80077d8 <TIM_Base_SetConfig+0x138>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d003      	beq.n	8007752 <TIM_Base_SetConfig+0xb2>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a23      	ldr	r2, [pc, #140]	; (80077dc <TIM_Base_SetConfig+0x13c>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d108      	bne.n	8007764 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007758:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	68db      	ldr	r3, [r3, #12]
 800775e:	68fa      	ldr	r2, [r7, #12]
 8007760:	4313      	orrs	r3, r2
 8007762:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	695b      	ldr	r3, [r3, #20]
 800776e:	4313      	orrs	r3, r2
 8007770:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	68fa      	ldr	r2, [r7, #12]
 8007776:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	689a      	ldr	r2, [r3, #8]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	681a      	ldr	r2, [r3, #0]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	4a0a      	ldr	r2, [pc, #40]	; (80077b4 <TIM_Base_SetConfig+0x114>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d003      	beq.n	8007798 <TIM_Base_SetConfig+0xf8>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	4a0c      	ldr	r2, [pc, #48]	; (80077c4 <TIM_Base_SetConfig+0x124>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d103      	bne.n	80077a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	691a      	ldr	r2, [r3, #16]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2201      	movs	r2, #1
 80077a4:	615a      	str	r2, [r3, #20]
}
 80077a6:	bf00      	nop
 80077a8:	3714      	adds	r7, #20
 80077aa:	46bd      	mov	sp, r7
 80077ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b0:	4770      	bx	lr
 80077b2:	bf00      	nop
 80077b4:	40010000 	.word	0x40010000
 80077b8:	40000400 	.word	0x40000400
 80077bc:	40000800 	.word	0x40000800
 80077c0:	40000c00 	.word	0x40000c00
 80077c4:	40010400 	.word	0x40010400
 80077c8:	40014000 	.word	0x40014000
 80077cc:	40014400 	.word	0x40014400
 80077d0:	40014800 	.word	0x40014800
 80077d4:	40001800 	.word	0x40001800
 80077d8:	40001c00 	.word	0x40001c00
 80077dc:	40002000 	.word	0x40002000

080077e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b087      	sub	sp, #28
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a1b      	ldr	r3, [r3, #32]
 80077ee:	f023 0201 	bic.w	r2, r3, #1
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6a1b      	ldr	r3, [r3, #32]
 80077fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	699b      	ldr	r3, [r3, #24]
 8007806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007808:	68fa      	ldr	r2, [r7, #12]
 800780a:	4b2b      	ldr	r3, [pc, #172]	; (80078b8 <TIM_OC1_SetConfig+0xd8>)
 800780c:	4013      	ands	r3, r2
 800780e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f023 0303 	bic.w	r3, r3, #3
 8007816:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	68fa      	ldr	r2, [r7, #12]
 800781e:	4313      	orrs	r3, r2
 8007820:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	f023 0302 	bic.w	r3, r3, #2
 8007828:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	697a      	ldr	r2, [r7, #20]
 8007830:	4313      	orrs	r3, r2
 8007832:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	4a21      	ldr	r2, [pc, #132]	; (80078bc <TIM_OC1_SetConfig+0xdc>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d003      	beq.n	8007844 <TIM_OC1_SetConfig+0x64>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	4a20      	ldr	r2, [pc, #128]	; (80078c0 <TIM_OC1_SetConfig+0xe0>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d10c      	bne.n	800785e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	f023 0308 	bic.w	r3, r3, #8
 800784a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	697a      	ldr	r2, [r7, #20]
 8007852:	4313      	orrs	r3, r2
 8007854:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	f023 0304 	bic.w	r3, r3, #4
 800785c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a16      	ldr	r2, [pc, #88]	; (80078bc <TIM_OC1_SetConfig+0xdc>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d003      	beq.n	800786e <TIM_OC1_SetConfig+0x8e>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a15      	ldr	r2, [pc, #84]	; (80078c0 <TIM_OC1_SetConfig+0xe0>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d111      	bne.n	8007892 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007874:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800787c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	695b      	ldr	r3, [r3, #20]
 8007882:	693a      	ldr	r2, [r7, #16]
 8007884:	4313      	orrs	r3, r2
 8007886:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	699b      	ldr	r3, [r3, #24]
 800788c:	693a      	ldr	r2, [r7, #16]
 800788e:	4313      	orrs	r3, r2
 8007890:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	693a      	ldr	r2, [r7, #16]
 8007896:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	68fa      	ldr	r2, [r7, #12]
 800789c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	685a      	ldr	r2, [r3, #4]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	697a      	ldr	r2, [r7, #20]
 80078aa:	621a      	str	r2, [r3, #32]
}
 80078ac:	bf00      	nop
 80078ae:	371c      	adds	r7, #28
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr
 80078b8:	fffeff8f 	.word	0xfffeff8f
 80078bc:	40010000 	.word	0x40010000
 80078c0:	40010400 	.word	0x40010400

080078c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b087      	sub	sp, #28
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6a1b      	ldr	r3, [r3, #32]
 80078d2:	f023 0210 	bic.w	r2, r3, #16
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a1b      	ldr	r3, [r3, #32]
 80078de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	699b      	ldr	r3, [r3, #24]
 80078ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80078ec:	68fa      	ldr	r2, [r7, #12]
 80078ee:	4b2e      	ldr	r3, [pc, #184]	; (80079a8 <TIM_OC2_SetConfig+0xe4>)
 80078f0:	4013      	ands	r3, r2
 80078f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	021b      	lsls	r3, r3, #8
 8007902:	68fa      	ldr	r2, [r7, #12]
 8007904:	4313      	orrs	r3, r2
 8007906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	f023 0320 	bic.w	r3, r3, #32
 800790e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	011b      	lsls	r3, r3, #4
 8007916:	697a      	ldr	r2, [r7, #20]
 8007918:	4313      	orrs	r3, r2
 800791a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	4a23      	ldr	r2, [pc, #140]	; (80079ac <TIM_OC2_SetConfig+0xe8>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d003      	beq.n	800792c <TIM_OC2_SetConfig+0x68>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	4a22      	ldr	r2, [pc, #136]	; (80079b0 <TIM_OC2_SetConfig+0xec>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d10d      	bne.n	8007948 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007932:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	68db      	ldr	r3, [r3, #12]
 8007938:	011b      	lsls	r3, r3, #4
 800793a:	697a      	ldr	r2, [r7, #20]
 800793c:	4313      	orrs	r3, r2
 800793e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007946:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	4a18      	ldr	r2, [pc, #96]	; (80079ac <TIM_OC2_SetConfig+0xe8>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d003      	beq.n	8007958 <TIM_OC2_SetConfig+0x94>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	4a17      	ldr	r2, [pc, #92]	; (80079b0 <TIM_OC2_SetConfig+0xec>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d113      	bne.n	8007980 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800795e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007966:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	695b      	ldr	r3, [r3, #20]
 800796c:	009b      	lsls	r3, r3, #2
 800796e:	693a      	ldr	r2, [r7, #16]
 8007970:	4313      	orrs	r3, r2
 8007972:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	699b      	ldr	r3, [r3, #24]
 8007978:	009b      	lsls	r3, r3, #2
 800797a:	693a      	ldr	r2, [r7, #16]
 800797c:	4313      	orrs	r3, r2
 800797e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	693a      	ldr	r2, [r7, #16]
 8007984:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	68fa      	ldr	r2, [r7, #12]
 800798a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	685a      	ldr	r2, [r3, #4]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	697a      	ldr	r2, [r7, #20]
 8007998:	621a      	str	r2, [r3, #32]
}
 800799a:	bf00      	nop
 800799c:	371c      	adds	r7, #28
 800799e:	46bd      	mov	sp, r7
 80079a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a4:	4770      	bx	lr
 80079a6:	bf00      	nop
 80079a8:	feff8fff 	.word	0xfeff8fff
 80079ac:	40010000 	.word	0x40010000
 80079b0:	40010400 	.word	0x40010400

080079b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b087      	sub	sp, #28
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a1b      	ldr	r3, [r3, #32]
 80079c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a1b      	ldr	r3, [r3, #32]
 80079ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	69db      	ldr	r3, [r3, #28]
 80079da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80079dc:	68fa      	ldr	r2, [r7, #12]
 80079de:	4b2d      	ldr	r3, [pc, #180]	; (8007a94 <TIM_OC3_SetConfig+0xe0>)
 80079e0:	4013      	ands	r3, r2
 80079e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f023 0303 	bic.w	r3, r3, #3
 80079ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	68fa      	ldr	r2, [r7, #12]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80079fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	021b      	lsls	r3, r3, #8
 8007a04:	697a      	ldr	r2, [r7, #20]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	4a22      	ldr	r2, [pc, #136]	; (8007a98 <TIM_OC3_SetConfig+0xe4>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d003      	beq.n	8007a1a <TIM_OC3_SetConfig+0x66>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	4a21      	ldr	r2, [pc, #132]	; (8007a9c <TIM_OC3_SetConfig+0xe8>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d10d      	bne.n	8007a36 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	68db      	ldr	r3, [r3, #12]
 8007a26:	021b      	lsls	r3, r3, #8
 8007a28:	697a      	ldr	r2, [r7, #20]
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a17      	ldr	r2, [pc, #92]	; (8007a98 <TIM_OC3_SetConfig+0xe4>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d003      	beq.n	8007a46 <TIM_OC3_SetConfig+0x92>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a16      	ldr	r2, [pc, #88]	; (8007a9c <TIM_OC3_SetConfig+0xe8>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d113      	bne.n	8007a6e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007a4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	695b      	ldr	r3, [r3, #20]
 8007a5a:	011b      	lsls	r3, r3, #4
 8007a5c:	693a      	ldr	r2, [r7, #16]
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	699b      	ldr	r3, [r3, #24]
 8007a66:	011b      	lsls	r3, r3, #4
 8007a68:	693a      	ldr	r2, [r7, #16]
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	693a      	ldr	r2, [r7, #16]
 8007a72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	68fa      	ldr	r2, [r7, #12]
 8007a78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	685a      	ldr	r2, [r3, #4]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	697a      	ldr	r2, [r7, #20]
 8007a86:	621a      	str	r2, [r3, #32]
}
 8007a88:	bf00      	nop
 8007a8a:	371c      	adds	r7, #28
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr
 8007a94:	fffeff8f 	.word	0xfffeff8f
 8007a98:	40010000 	.word	0x40010000
 8007a9c:	40010400 	.word	0x40010400

08007aa0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b087      	sub	sp, #28
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
 8007aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6a1b      	ldr	r3, [r3, #32]
 8007aae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a1b      	ldr	r3, [r3, #32]
 8007aba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	69db      	ldr	r3, [r3, #28]
 8007ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007ac8:	68fa      	ldr	r2, [r7, #12]
 8007aca:	4b1e      	ldr	r3, [pc, #120]	; (8007b44 <TIM_OC4_SetConfig+0xa4>)
 8007acc:	4013      	ands	r3, r2
 8007ace:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ad6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	021b      	lsls	r3, r3, #8
 8007ade:	68fa      	ldr	r2, [r7, #12]
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007aea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	031b      	lsls	r3, r3, #12
 8007af2:	693a      	ldr	r2, [r7, #16]
 8007af4:	4313      	orrs	r3, r2
 8007af6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	4a13      	ldr	r2, [pc, #76]	; (8007b48 <TIM_OC4_SetConfig+0xa8>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d003      	beq.n	8007b08 <TIM_OC4_SetConfig+0x68>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	4a12      	ldr	r2, [pc, #72]	; (8007b4c <TIM_OC4_SetConfig+0xac>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d109      	bne.n	8007b1c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	695b      	ldr	r3, [r3, #20]
 8007b14:	019b      	lsls	r3, r3, #6
 8007b16:	697a      	ldr	r2, [r7, #20]
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	697a      	ldr	r2, [r7, #20]
 8007b20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	68fa      	ldr	r2, [r7, #12]
 8007b26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	685a      	ldr	r2, [r3, #4]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	693a      	ldr	r2, [r7, #16]
 8007b34:	621a      	str	r2, [r3, #32]
}
 8007b36:	bf00      	nop
 8007b38:	371c      	adds	r7, #28
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	feff8fff 	.word	0xfeff8fff
 8007b48:	40010000 	.word	0x40010000
 8007b4c:	40010400 	.word	0x40010400

08007b50 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b087      	sub	sp, #28
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6a1b      	ldr	r3, [r3, #32]
 8007b5e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a1b      	ldr	r3, [r3, #32]
 8007b6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007b78:	68fa      	ldr	r2, [r7, #12]
 8007b7a:	4b1b      	ldr	r3, [pc, #108]	; (8007be8 <TIM_OC5_SetConfig+0x98>)
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	68fa      	ldr	r2, [r7, #12]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007b90:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	041b      	lsls	r3, r3, #16
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4a12      	ldr	r2, [pc, #72]	; (8007bec <TIM_OC5_SetConfig+0x9c>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d003      	beq.n	8007bae <TIM_OC5_SetConfig+0x5e>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	4a11      	ldr	r2, [pc, #68]	; (8007bf0 <TIM_OC5_SetConfig+0xa0>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d109      	bne.n	8007bc2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007bb4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	695b      	ldr	r3, [r3, #20]
 8007bba:	021b      	lsls	r3, r3, #8
 8007bbc:	697a      	ldr	r2, [r7, #20]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	697a      	ldr	r2, [r7, #20]
 8007bc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	68fa      	ldr	r2, [r7, #12]
 8007bcc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	685a      	ldr	r2, [r3, #4]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	693a      	ldr	r2, [r7, #16]
 8007bda:	621a      	str	r2, [r3, #32]
}
 8007bdc:	bf00      	nop
 8007bde:	371c      	adds	r7, #28
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr
 8007be8:	fffeff8f 	.word	0xfffeff8f
 8007bec:	40010000 	.word	0x40010000
 8007bf0:	40010400 	.word	0x40010400

08007bf4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b087      	sub	sp, #28
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6a1b      	ldr	r3, [r3, #32]
 8007c02:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6a1b      	ldr	r3, [r3, #32]
 8007c0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007c1c:	68fa      	ldr	r2, [r7, #12]
 8007c1e:	4b1c      	ldr	r3, [pc, #112]	; (8007c90 <TIM_OC6_SetConfig+0x9c>)
 8007c20:	4013      	ands	r3, r2
 8007c22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	021b      	lsls	r3, r3, #8
 8007c2a:	68fa      	ldr	r2, [r7, #12]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007c30:	693b      	ldr	r3, [r7, #16]
 8007c32:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007c36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	051b      	lsls	r3, r3, #20
 8007c3e:	693a      	ldr	r2, [r7, #16]
 8007c40:	4313      	orrs	r3, r2
 8007c42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	4a13      	ldr	r2, [pc, #76]	; (8007c94 <TIM_OC6_SetConfig+0xa0>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d003      	beq.n	8007c54 <TIM_OC6_SetConfig+0x60>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	4a12      	ldr	r2, [pc, #72]	; (8007c98 <TIM_OC6_SetConfig+0xa4>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d109      	bne.n	8007c68 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007c5a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	695b      	ldr	r3, [r3, #20]
 8007c60:	029b      	lsls	r3, r3, #10
 8007c62:	697a      	ldr	r2, [r7, #20]
 8007c64:	4313      	orrs	r3, r2
 8007c66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	697a      	ldr	r2, [r7, #20]
 8007c6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	68fa      	ldr	r2, [r7, #12]
 8007c72:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	685a      	ldr	r2, [r3, #4]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	693a      	ldr	r2, [r7, #16]
 8007c80:	621a      	str	r2, [r3, #32]
}
 8007c82:	bf00      	nop
 8007c84:	371c      	adds	r7, #28
 8007c86:	46bd      	mov	sp, r7
 8007c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8c:	4770      	bx	lr
 8007c8e:	bf00      	nop
 8007c90:	feff8fff 	.word	0xfeff8fff
 8007c94:	40010000 	.word	0x40010000
 8007c98:	40010400 	.word	0x40010400

08007c9c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b086      	sub	sp, #24
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cb4:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	685b      	ldr	r3, [r3, #4]
 8007cba:	697a      	ldr	r2, [r7, #20]
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007cc0:	697a      	ldr	r2, [r7, #20]
 8007cc2:	4b39      	ldr	r3, [pc, #228]	; (8007da8 <TIM_SlaveTimer_SetConfig+0x10c>)
 8007cc4:	4013      	ands	r3, r2
 8007cc6:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	697a      	ldr	r2, [r7, #20]
 8007cce:	4313      	orrs	r3, r2
 8007cd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	697a      	ldr	r2, [r7, #20]
 8007cd8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	2b30      	cmp	r3, #48	; 0x30
 8007ce0:	d05c      	beq.n	8007d9c <TIM_SlaveTimer_SetConfig+0x100>
 8007ce2:	2b30      	cmp	r3, #48	; 0x30
 8007ce4:	d806      	bhi.n	8007cf4 <TIM_SlaveTimer_SetConfig+0x58>
 8007ce6:	2b10      	cmp	r3, #16
 8007ce8:	d058      	beq.n	8007d9c <TIM_SlaveTimer_SetConfig+0x100>
 8007cea:	2b20      	cmp	r3, #32
 8007cec:	d056      	beq.n	8007d9c <TIM_SlaveTimer_SetConfig+0x100>
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d054      	beq.n	8007d9c <TIM_SlaveTimer_SetConfig+0x100>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8007cf2:	e054      	b.n	8007d9e <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8007cf4:	2b50      	cmp	r3, #80	; 0x50
 8007cf6:	d03d      	beq.n	8007d74 <TIM_SlaveTimer_SetConfig+0xd8>
 8007cf8:	2b50      	cmp	r3, #80	; 0x50
 8007cfa:	d802      	bhi.n	8007d02 <TIM_SlaveTimer_SetConfig+0x66>
 8007cfc:	2b40      	cmp	r3, #64	; 0x40
 8007cfe:	d010      	beq.n	8007d22 <TIM_SlaveTimer_SetConfig+0x86>
      break;
 8007d00:	e04d      	b.n	8007d9e <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8007d02:	2b60      	cmp	r3, #96	; 0x60
 8007d04:	d040      	beq.n	8007d88 <TIM_SlaveTimer_SetConfig+0xec>
 8007d06:	2b70      	cmp	r3, #112	; 0x70
 8007d08:	d000      	beq.n	8007d0c <TIM_SlaveTimer_SetConfig+0x70>
      break;
 8007d0a:	e048      	b.n	8007d9e <TIM_SlaveTimer_SetConfig+0x102>
      TIM_ETR_SetConfig(htim->Instance,
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6818      	ldr	r0, [r3, #0]
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	68d9      	ldr	r1, [r3, #12]
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	689a      	ldr	r2, [r3, #8]
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	691b      	ldr	r3, [r3, #16]
 8007d1c:	f000 f9ea 	bl	80080f4 <TIM_ETR_SetConfig>
      break;
 8007d20:	e03d      	b.n	8007d9e <TIM_SlaveTimer_SetConfig+0x102>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2b05      	cmp	r3, #5
 8007d28:	d101      	bne.n	8007d2e <TIM_SlaveTimer_SetConfig+0x92>
        return HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	e038      	b.n	8007da0 <TIM_SlaveTimer_SetConfig+0x104>
      tmpccer = htim->Instance->CCER;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	6a1b      	ldr	r3, [r3, #32]
 8007d34:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	6a1a      	ldr	r2, [r3, #32]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f022 0201 	bic.w	r2, r2, #1
 8007d44:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	699b      	ldr	r3, [r3, #24]
 8007d4c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d54:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	691b      	ldr	r3, [r3, #16]
 8007d5a:	011b      	lsls	r3, r3, #4
 8007d5c:	68fa      	ldr	r2, [r7, #12]
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	68fa      	ldr	r2, [r7, #12]
 8007d68:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	693a      	ldr	r2, [r7, #16]
 8007d70:	621a      	str	r2, [r3, #32]
      break;
 8007d72:	e014      	b.n	8007d9e <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6818      	ldr	r0, [r3, #0]
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	6899      	ldr	r1, [r3, #8]
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	691b      	ldr	r3, [r3, #16]
 8007d80:	461a      	mov	r2, r3
 8007d82:	f000 f887 	bl	8007e94 <TIM_TI1_ConfigInputStage>
      break;
 8007d86:	e00a      	b.n	8007d9e <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6818      	ldr	r0, [r3, #0]
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	6899      	ldr	r1, [r3, #8]
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	691b      	ldr	r3, [r3, #16]
 8007d94:	461a      	mov	r2, r3
 8007d96:	f000 f8e9 	bl	8007f6c <TIM_TI2_ConfigInputStage>
      break;
 8007d9a:	e000      	b.n	8007d9e <TIM_SlaveTimer_SetConfig+0x102>
      break;
 8007d9c:	bf00      	nop
  }
  return HAL_OK;
 8007d9e:	2300      	movs	r3, #0
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3718      	adds	r7, #24
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}
 8007da8:	fffefff8 	.word	0xfffefff8

08007dac <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b087      	sub	sp, #28
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	60f8      	str	r0, [r7, #12]
 8007db4:	60b9      	str	r1, [r7, #8]
 8007db6:	607a      	str	r2, [r7, #4]
 8007db8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6a1b      	ldr	r3, [r3, #32]
 8007dbe:	f023 0201 	bic.w	r2, r3, #1
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	699b      	ldr	r3, [r3, #24]
 8007dca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6a1b      	ldr	r3, [r3, #32]
 8007dd0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	4a28      	ldr	r2, [pc, #160]	; (8007e78 <TIM_TI1_SetConfig+0xcc>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d01b      	beq.n	8007e12 <TIM_TI1_SetConfig+0x66>
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007de0:	d017      	beq.n	8007e12 <TIM_TI1_SetConfig+0x66>
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	4a25      	ldr	r2, [pc, #148]	; (8007e7c <TIM_TI1_SetConfig+0xd0>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d013      	beq.n	8007e12 <TIM_TI1_SetConfig+0x66>
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	4a24      	ldr	r2, [pc, #144]	; (8007e80 <TIM_TI1_SetConfig+0xd4>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d00f      	beq.n	8007e12 <TIM_TI1_SetConfig+0x66>
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	4a23      	ldr	r2, [pc, #140]	; (8007e84 <TIM_TI1_SetConfig+0xd8>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d00b      	beq.n	8007e12 <TIM_TI1_SetConfig+0x66>
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	4a22      	ldr	r2, [pc, #136]	; (8007e88 <TIM_TI1_SetConfig+0xdc>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d007      	beq.n	8007e12 <TIM_TI1_SetConfig+0x66>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	4a21      	ldr	r2, [pc, #132]	; (8007e8c <TIM_TI1_SetConfig+0xe0>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d003      	beq.n	8007e12 <TIM_TI1_SetConfig+0x66>
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	4a20      	ldr	r2, [pc, #128]	; (8007e90 <TIM_TI1_SetConfig+0xe4>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d101      	bne.n	8007e16 <TIM_TI1_SetConfig+0x6a>
 8007e12:	2301      	movs	r3, #1
 8007e14:	e000      	b.n	8007e18 <TIM_TI1_SetConfig+0x6c>
 8007e16:	2300      	movs	r3, #0
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d008      	beq.n	8007e2e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	f023 0303 	bic.w	r3, r3, #3
 8007e22:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007e24:	697a      	ldr	r2, [r7, #20]
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	617b      	str	r3, [r7, #20]
 8007e2c:	e003      	b.n	8007e36 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	f043 0301 	orr.w	r3, r3, #1
 8007e34:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	011b      	lsls	r3, r3, #4
 8007e42:	b2db      	uxtb	r3, r3
 8007e44:	697a      	ldr	r2, [r7, #20]
 8007e46:	4313      	orrs	r3, r2
 8007e48:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	f023 030a 	bic.w	r3, r3, #10
 8007e50:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	f003 030a 	and.w	r3, r3, #10
 8007e58:	693a      	ldr	r2, [r7, #16]
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	697a      	ldr	r2, [r7, #20]
 8007e62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	693a      	ldr	r2, [r7, #16]
 8007e68:	621a      	str	r2, [r3, #32]
}
 8007e6a:	bf00      	nop
 8007e6c:	371c      	adds	r7, #28
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e74:	4770      	bx	lr
 8007e76:	bf00      	nop
 8007e78:	40010000 	.word	0x40010000
 8007e7c:	40000400 	.word	0x40000400
 8007e80:	40000800 	.word	0x40000800
 8007e84:	40000c00 	.word	0x40000c00
 8007e88:	40010400 	.word	0x40010400
 8007e8c:	40014000 	.word	0x40014000
 8007e90:	40001800 	.word	0x40001800

08007e94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b087      	sub	sp, #28
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	60f8      	str	r0, [r7, #12]
 8007e9c:	60b9      	str	r1, [r7, #8]
 8007e9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	6a1b      	ldr	r3, [r3, #32]
 8007ea4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	6a1b      	ldr	r3, [r3, #32]
 8007eaa:	f023 0201 	bic.w	r2, r3, #1
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	699b      	ldr	r3, [r3, #24]
 8007eb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007ebe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	011b      	lsls	r3, r3, #4
 8007ec4:	693a      	ldr	r2, [r7, #16]
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	f023 030a 	bic.w	r3, r3, #10
 8007ed0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ed2:	697a      	ldr	r2, [r7, #20]
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	693a      	ldr	r2, [r7, #16]
 8007ede:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	697a      	ldr	r2, [r7, #20]
 8007ee4:	621a      	str	r2, [r3, #32]
}
 8007ee6:	bf00      	nop
 8007ee8:	371c      	adds	r7, #28
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr

08007ef2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007ef2:	b480      	push	{r7}
 8007ef4:	b087      	sub	sp, #28
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	60f8      	str	r0, [r7, #12]
 8007efa:	60b9      	str	r1, [r7, #8]
 8007efc:	607a      	str	r2, [r7, #4]
 8007efe:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	6a1b      	ldr	r3, [r3, #32]
 8007f04:	f023 0210 	bic.w	r2, r3, #16
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	699b      	ldr	r3, [r3, #24]
 8007f10:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	6a1b      	ldr	r3, [r3, #32]
 8007f16:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f1e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	021b      	lsls	r3, r3, #8
 8007f24:	697a      	ldr	r2, [r7, #20]
 8007f26:	4313      	orrs	r3, r2
 8007f28:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007f30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	031b      	lsls	r3, r3, #12
 8007f36:	b29b      	uxth	r3, r3
 8007f38:	697a      	ldr	r2, [r7, #20]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007f44:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	011b      	lsls	r3, r3, #4
 8007f4a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007f4e:	693a      	ldr	r2, [r7, #16]
 8007f50:	4313      	orrs	r3, r2
 8007f52:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	697a      	ldr	r2, [r7, #20]
 8007f58:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	693a      	ldr	r2, [r7, #16]
 8007f5e:	621a      	str	r2, [r3, #32]
}
 8007f60:	bf00      	nop
 8007f62:	371c      	adds	r7, #28
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr

08007f6c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b087      	sub	sp, #28
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	60f8      	str	r0, [r7, #12]
 8007f74:	60b9      	str	r1, [r7, #8]
 8007f76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	6a1b      	ldr	r3, [r3, #32]
 8007f7c:	f023 0210 	bic.w	r2, r3, #16
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	699b      	ldr	r3, [r3, #24]
 8007f88:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	6a1b      	ldr	r3, [r3, #32]
 8007f8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007f96:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	031b      	lsls	r3, r3, #12
 8007f9c:	697a      	ldr	r2, [r7, #20]
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007fa8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	011b      	lsls	r3, r3, #4
 8007fae:	693a      	ldr	r2, [r7, #16]
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	697a      	ldr	r2, [r7, #20]
 8007fb8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	693a      	ldr	r2, [r7, #16]
 8007fbe:	621a      	str	r2, [r3, #32]
}
 8007fc0:	bf00      	nop
 8007fc2:	371c      	adds	r7, #28
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr

08007fcc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b087      	sub	sp, #28
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	60f8      	str	r0, [r7, #12]
 8007fd4:	60b9      	str	r1, [r7, #8]
 8007fd6:	607a      	str	r2, [r7, #4]
 8007fd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	6a1b      	ldr	r3, [r3, #32]
 8007fde:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	69db      	ldr	r3, [r3, #28]
 8007fea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	6a1b      	ldr	r3, [r3, #32]
 8007ff0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	f023 0303 	bic.w	r3, r3, #3
 8007ff8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007ffa:	697a      	ldr	r2, [r7, #20]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008008:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	011b      	lsls	r3, r3, #4
 800800e:	b2db      	uxtb	r3, r3
 8008010:	697a      	ldr	r2, [r7, #20]
 8008012:	4313      	orrs	r3, r2
 8008014:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800801c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	021b      	lsls	r3, r3, #8
 8008022:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008026:	693a      	ldr	r2, [r7, #16]
 8008028:	4313      	orrs	r3, r2
 800802a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	697a      	ldr	r2, [r7, #20]
 8008030:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	693a      	ldr	r2, [r7, #16]
 8008036:	621a      	str	r2, [r3, #32]
}
 8008038:	bf00      	nop
 800803a:	371c      	adds	r7, #28
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr

08008044 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008044:	b480      	push	{r7}
 8008046:	b087      	sub	sp, #28
 8008048:	af00      	add	r7, sp, #0
 800804a:	60f8      	str	r0, [r7, #12]
 800804c:	60b9      	str	r1, [r7, #8]
 800804e:	607a      	str	r2, [r7, #4]
 8008050:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	6a1b      	ldr	r3, [r3, #32]
 8008056:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	69db      	ldr	r3, [r3, #28]
 8008062:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	6a1b      	ldr	r3, [r3, #32]
 8008068:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008070:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	021b      	lsls	r3, r3, #8
 8008076:	697a      	ldr	r2, [r7, #20]
 8008078:	4313      	orrs	r3, r2
 800807a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008082:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	031b      	lsls	r3, r3, #12
 8008088:	b29b      	uxth	r3, r3
 800808a:	697a      	ldr	r2, [r7, #20]
 800808c:	4313      	orrs	r3, r2
 800808e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008096:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	031b      	lsls	r3, r3, #12
 800809c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80080a0:	693a      	ldr	r2, [r7, #16]
 80080a2:	4313      	orrs	r3, r2
 80080a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	697a      	ldr	r2, [r7, #20]
 80080aa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	693a      	ldr	r2, [r7, #16]
 80080b0:	621a      	str	r2, [r3, #32]
}
 80080b2:	bf00      	nop
 80080b4:	371c      	adds	r7, #28
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr

080080be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80080be:	b480      	push	{r7}
 80080c0:	b085      	sub	sp, #20
 80080c2:	af00      	add	r7, sp, #0
 80080c4:	6078      	str	r0, [r7, #4]
 80080c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	689b      	ldr	r3, [r3, #8]
 80080cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80080d6:	683a      	ldr	r2, [r7, #0]
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	4313      	orrs	r3, r2
 80080dc:	f043 0307 	orr.w	r3, r3, #7
 80080e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	68fa      	ldr	r2, [r7, #12]
 80080e6:	609a      	str	r2, [r3, #8]
}
 80080e8:	bf00      	nop
 80080ea:	3714      	adds	r7, #20
 80080ec:	46bd      	mov	sp, r7
 80080ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f2:	4770      	bx	lr

080080f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b087      	sub	sp, #28
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	607a      	str	r2, [r7, #4]
 8008100:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800810e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	021a      	lsls	r2, r3, #8
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	431a      	orrs	r2, r3
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	4313      	orrs	r3, r2
 800811c:	697a      	ldr	r2, [r7, #20]
 800811e:	4313      	orrs	r3, r2
 8008120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	697a      	ldr	r2, [r7, #20]
 8008126:	609a      	str	r2, [r3, #8]
}
 8008128:	bf00      	nop
 800812a:	371c      	adds	r7, #28
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr

08008134 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008134:	b480      	push	{r7}
 8008136:	b087      	sub	sp, #28
 8008138:	af00      	add	r7, sp, #0
 800813a:	60f8      	str	r0, [r7, #12]
 800813c:	60b9      	str	r1, [r7, #8]
 800813e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	f003 031f 	and.w	r3, r3, #31
 8008146:	2201      	movs	r2, #1
 8008148:	fa02 f303 	lsl.w	r3, r2, r3
 800814c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	6a1a      	ldr	r2, [r3, #32]
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	43db      	mvns	r3, r3
 8008156:	401a      	ands	r2, r3
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6a1a      	ldr	r2, [r3, #32]
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	f003 031f 	and.w	r3, r3, #31
 8008166:	6879      	ldr	r1, [r7, #4]
 8008168:	fa01 f303 	lsl.w	r3, r1, r3
 800816c:	431a      	orrs	r2, r3
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	621a      	str	r2, [r3, #32]
}
 8008172:	bf00      	nop
 8008174:	371c      	adds	r7, #28
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr
	...

08008180 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008180:	b480      	push	{r7}
 8008182:	b085      	sub	sp, #20
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
 8008188:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008190:	2b01      	cmp	r3, #1
 8008192:	d101      	bne.n	8008198 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008194:	2302      	movs	r3, #2
 8008196:	e06d      	b.n	8008274 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2202      	movs	r2, #2
 80081a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	689b      	ldr	r3, [r3, #8]
 80081b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a30      	ldr	r2, [pc, #192]	; (8008280 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d004      	beq.n	80081cc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4a2f      	ldr	r2, [pc, #188]	; (8008284 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d108      	bne.n	80081de <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80081d2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	68fa      	ldr	r2, [r7, #12]
 80081da:	4313      	orrs	r3, r2
 80081dc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081e4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	68fa      	ldr	r2, [r7, #12]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	68fa      	ldr	r2, [r7, #12]
 80081f6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a20      	ldr	r2, [pc, #128]	; (8008280 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d022      	beq.n	8008248 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800820a:	d01d      	beq.n	8008248 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a1d      	ldr	r2, [pc, #116]	; (8008288 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d018      	beq.n	8008248 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a1c      	ldr	r2, [pc, #112]	; (800828c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d013      	beq.n	8008248 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a1a      	ldr	r2, [pc, #104]	; (8008290 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d00e      	beq.n	8008248 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a15      	ldr	r2, [pc, #84]	; (8008284 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d009      	beq.n	8008248 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a16      	ldr	r2, [pc, #88]	; (8008294 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d004      	beq.n	8008248 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a15      	ldr	r2, [pc, #84]	; (8008298 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d10c      	bne.n	8008262 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800824e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	689b      	ldr	r3, [r3, #8]
 8008254:	68ba      	ldr	r2, [r7, #8]
 8008256:	4313      	orrs	r3, r2
 8008258:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	68ba      	ldr	r2, [r7, #8]
 8008260:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2201      	movs	r2, #1
 8008266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2200      	movs	r2, #0
 800826e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008272:	2300      	movs	r3, #0
}
 8008274:	4618      	mov	r0, r3
 8008276:	3714      	adds	r7, #20
 8008278:	46bd      	mov	sp, r7
 800827a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827e:	4770      	bx	lr
 8008280:	40010000 	.word	0x40010000
 8008284:	40010400 	.word	0x40010400
 8008288:	40000400 	.word	0x40000400
 800828c:	40000800 	.word	0x40000800
 8008290:	40000c00 	.word	0x40000c00
 8008294:	40014000 	.word	0x40014000
 8008298:	40001800 	.word	0x40001800

0800829c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800829c:	b480      	push	{r7}
 800829e:	b085      	sub	sp, #20
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80082a6:	2300      	movs	r3, #0
 80082a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d101      	bne.n	80082b8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80082b4:	2302      	movs	r3, #2
 80082b6:	e065      	b.n	8008384 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2201      	movs	r2, #1
 80082bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	68db      	ldr	r3, [r3, #12]
 80082ca:	4313      	orrs	r3, r2
 80082cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	4313      	orrs	r3, r2
 80082da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	4313      	orrs	r3, r2
 80082e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4313      	orrs	r3, r2
 80082f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	691b      	ldr	r3, [r3, #16]
 8008302:	4313      	orrs	r3, r2
 8008304:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	695b      	ldr	r3, [r3, #20]
 8008310:	4313      	orrs	r3, r2
 8008312:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800831e:	4313      	orrs	r3, r2
 8008320:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	699b      	ldr	r3, [r3, #24]
 800832c:	041b      	lsls	r3, r3, #16
 800832e:	4313      	orrs	r3, r2
 8008330:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a16      	ldr	r2, [pc, #88]	; (8008390 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d004      	beq.n	8008346 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a14      	ldr	r2, [pc, #80]	; (8008394 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d115      	bne.n	8008372 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008350:	051b      	lsls	r3, r3, #20
 8008352:	4313      	orrs	r3, r2
 8008354:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	69db      	ldr	r3, [r3, #28]
 8008360:	4313      	orrs	r3, r2
 8008362:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	6a1b      	ldr	r3, [r3, #32]
 800836e:	4313      	orrs	r3, r2
 8008370:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	68fa      	ldr	r2, [r7, #12]
 8008378:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008382:	2300      	movs	r3, #0
}
 8008384:	4618      	mov	r0, r3
 8008386:	3714      	adds	r7, #20
 8008388:	46bd      	mov	sp, r7
 800838a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838e:	4770      	bx	lr
 8008390:	40010000 	.word	0x40010000
 8008394:	40010400 	.word	0x40010400

08008398 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008398:	b480      	push	{r7}
 800839a:	b083      	sub	sp, #12
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80083a0:	bf00      	nop
 80083a2:	370c      	adds	r7, #12
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr

080083ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b083      	sub	sp, #12
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80083b4:	bf00      	nop
 80083b6:	370c      	adds	r7, #12
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr

080083c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80083c0:	b480      	push	{r7}
 80083c2:	b083      	sub	sp, #12
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80083c8:	bf00      	nop
 80083ca:	370c      	adds	r7, #12
 80083cc:	46bd      	mov	sp, r7
 80083ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d2:	4770      	bx	lr

080083d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b082      	sub	sp, #8
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d101      	bne.n	80083e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083e2:	2301      	movs	r3, #1
 80083e4:	e040      	b.n	8008468 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d106      	bne.n	80083fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2200      	movs	r2, #0
 80083f2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f7fa fc28 	bl	8002c4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2224      	movs	r2, #36	; 0x24
 8008400:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	681a      	ldr	r2, [r3, #0]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f022 0201 	bic.w	r2, r2, #1
 8008410:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008412:	6878      	ldr	r0, [r7, #4]
 8008414:	f000 fac4 	bl	80089a0 <UART_SetConfig>
 8008418:	4603      	mov	r3, r0
 800841a:	2b01      	cmp	r3, #1
 800841c:	d101      	bne.n	8008422 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800841e:	2301      	movs	r3, #1
 8008420:	e022      	b.n	8008468 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008426:	2b00      	cmp	r3, #0
 8008428:	d002      	beq.n	8008430 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 fd62 	bl	8008ef4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	685a      	ldr	r2, [r3, #4]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800843e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	689a      	ldr	r2, [r3, #8]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800844e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f042 0201 	orr.w	r2, r2, #1
 800845e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008460:	6878      	ldr	r0, [r7, #4]
 8008462:	f000 fde9 	bl	8009038 <UART_CheckIdleState>
 8008466:	4603      	mov	r3, r0
}
 8008468:	4618      	mov	r0, r3
 800846a:	3708      	adds	r7, #8
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b08a      	sub	sp, #40	; 0x28
 8008474:	af02      	add	r7, sp, #8
 8008476:	60f8      	str	r0, [r7, #12]
 8008478:	60b9      	str	r1, [r7, #8]
 800847a:	603b      	str	r3, [r7, #0]
 800847c:	4613      	mov	r3, r2
 800847e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008484:	2b20      	cmp	r3, #32
 8008486:	d17f      	bne.n	8008588 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d002      	beq.n	8008494 <HAL_UART_Transmit+0x24>
 800848e:	88fb      	ldrh	r3, [r7, #6]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d101      	bne.n	8008498 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008494:	2301      	movs	r3, #1
 8008496:	e078      	b.n	800858a <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800849e:	2b01      	cmp	r3, #1
 80084a0:	d101      	bne.n	80084a6 <HAL_UART_Transmit+0x36>
 80084a2:	2302      	movs	r3, #2
 80084a4:	e071      	b.n	800858a <HAL_UART_Transmit+0x11a>
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2201      	movs	r2, #1
 80084aa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	2200      	movs	r2, #0
 80084b2:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2221      	movs	r2, #33	; 0x21
 80084b8:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80084ba:	f7fa fe33 	bl	8003124 <HAL_GetTick>
 80084be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	88fa      	ldrh	r2, [r7, #6]
 80084c4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	88fa      	ldrh	r2, [r7, #6]
 80084cc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084d8:	d108      	bne.n	80084ec <HAL_UART_Transmit+0x7c>
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	691b      	ldr	r3, [r3, #16]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d104      	bne.n	80084ec <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 80084e2:	2300      	movs	r3, #0
 80084e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	61bb      	str	r3, [r7, #24]
 80084ea:	e003      	b.n	80084f4 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80084f0:	2300      	movs	r3, #0
 80084f2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	2200      	movs	r2, #0
 80084f8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 80084fc:	e02c      	b.n	8008558 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	9300      	str	r3, [sp, #0]
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	2200      	movs	r2, #0
 8008506:	2180      	movs	r1, #128	; 0x80
 8008508:	68f8      	ldr	r0, [r7, #12]
 800850a:	f000 fdda 	bl	80090c2 <UART_WaitOnFlagUntilTimeout>
 800850e:	4603      	mov	r3, r0
 8008510:	2b00      	cmp	r3, #0
 8008512:	d001      	beq.n	8008518 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8008514:	2303      	movs	r3, #3
 8008516:	e038      	b.n	800858a <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8008518:	69fb      	ldr	r3, [r7, #28]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d10b      	bne.n	8008536 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	881b      	ldrh	r3, [r3, #0]
 8008522:	461a      	mov	r2, r3
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800852c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800852e:	69bb      	ldr	r3, [r7, #24]
 8008530:	3302      	adds	r3, #2
 8008532:	61bb      	str	r3, [r7, #24]
 8008534:	e007      	b.n	8008546 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008536:	69fb      	ldr	r3, [r7, #28]
 8008538:	781a      	ldrb	r2, [r3, #0]
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008540:	69fb      	ldr	r3, [r7, #28]
 8008542:	3301      	adds	r3, #1
 8008544:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800854c:	b29b      	uxth	r3, r3
 800854e:	3b01      	subs	r3, #1
 8008550:	b29a      	uxth	r2, r3
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800855e:	b29b      	uxth	r3, r3
 8008560:	2b00      	cmp	r3, #0
 8008562:	d1cc      	bne.n	80084fe <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	9300      	str	r3, [sp, #0]
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	2200      	movs	r2, #0
 800856c:	2140      	movs	r1, #64	; 0x40
 800856e:	68f8      	ldr	r0, [r7, #12]
 8008570:	f000 fda7 	bl	80090c2 <UART_WaitOnFlagUntilTimeout>
 8008574:	4603      	mov	r3, r0
 8008576:	2b00      	cmp	r3, #0
 8008578:	d001      	beq.n	800857e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800857a:	2303      	movs	r3, #3
 800857c:	e005      	b.n	800858a <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2220      	movs	r2, #32
 8008582:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8008584:	2300      	movs	r3, #0
 8008586:	e000      	b.n	800858a <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8008588:	2302      	movs	r3, #2
  }
}
 800858a:	4618      	mov	r0, r3
 800858c:	3720      	adds	r7, #32
 800858e:	46bd      	mov	sp, r7
 8008590:	bd80      	pop	{r7, pc}
	...

08008594 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008594:	b480      	push	{r7}
 8008596:	b085      	sub	sp, #20
 8008598:	af00      	add	r7, sp, #0
 800859a:	60f8      	str	r0, [r7, #12]
 800859c:	60b9      	str	r1, [r7, #8]
 800859e:	4613      	mov	r3, r2
 80085a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80085a6:	2b20      	cmp	r3, #32
 80085a8:	f040 808a 	bne.w	80086c0 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d002      	beq.n	80085b8 <HAL_UART_Receive_IT+0x24>
 80085b2:	88fb      	ldrh	r3, [r7, #6]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d101      	bne.n	80085bc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80085b8:	2301      	movs	r3, #1
 80085ba:	e082      	b.n	80086c2 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80085c2:	2b01      	cmp	r3, #1
 80085c4:	d101      	bne.n	80085ca <HAL_UART_Receive_IT+0x36>
 80085c6:	2302      	movs	r3, #2
 80085c8:	e07b      	b.n	80086c2 <HAL_UART_Receive_IT+0x12e>
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	2201      	movs	r2, #1
 80085ce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	68ba      	ldr	r2, [r7, #8]
 80085d6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	88fa      	ldrh	r2, [r7, #6]
 80085dc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	88fa      	ldrh	r2, [r7, #6]
 80085e4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	689b      	ldr	r3, [r3, #8]
 80085f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085f6:	d10e      	bne.n	8008616 <HAL_UART_Receive_IT+0x82>
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	691b      	ldr	r3, [r3, #16]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d105      	bne.n	800860c <HAL_UART_Receive_IT+0x78>
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008606:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800860a:	e02d      	b.n	8008668 <HAL_UART_Receive_IT+0xd4>
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	22ff      	movs	r2, #255	; 0xff
 8008610:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008614:	e028      	b.n	8008668 <HAL_UART_Receive_IT+0xd4>
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d10d      	bne.n	800863a <HAL_UART_Receive_IT+0xa6>
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	691b      	ldr	r3, [r3, #16]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d104      	bne.n	8008630 <HAL_UART_Receive_IT+0x9c>
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	22ff      	movs	r2, #255	; 0xff
 800862a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800862e:	e01b      	b.n	8008668 <HAL_UART_Receive_IT+0xd4>
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	227f      	movs	r2, #127	; 0x7f
 8008634:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008638:	e016      	b.n	8008668 <HAL_UART_Receive_IT+0xd4>
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	689b      	ldr	r3, [r3, #8]
 800863e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008642:	d10d      	bne.n	8008660 <HAL_UART_Receive_IT+0xcc>
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	691b      	ldr	r3, [r3, #16]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d104      	bne.n	8008656 <HAL_UART_Receive_IT+0xc2>
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	227f      	movs	r2, #127	; 0x7f
 8008650:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008654:	e008      	b.n	8008668 <HAL_UART_Receive_IT+0xd4>
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	223f      	movs	r2, #63	; 0x3f
 800865a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800865e:	e003      	b.n	8008668 <HAL_UART_Receive_IT+0xd4>
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2200      	movs	r2, #0
 8008664:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2200      	movs	r2, #0
 800866c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2222      	movs	r2, #34	; 0x22
 8008672:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	689a      	ldr	r2, [r3, #8]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f042 0201 	orr.w	r2, r2, #1
 8008682:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	689b      	ldr	r3, [r3, #8]
 8008688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800868c:	d107      	bne.n	800869e <HAL_UART_Receive_IT+0x10a>
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	691b      	ldr	r3, [r3, #16]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d103      	bne.n	800869e <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	4a0d      	ldr	r2, [pc, #52]	; (80086d0 <HAL_UART_Receive_IT+0x13c>)
 800869a:	661a      	str	r2, [r3, #96]	; 0x60
 800869c:	e002      	b.n	80086a4 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	4a0c      	ldr	r2, [pc, #48]	; (80086d4 <HAL_UART_Receive_IT+0x140>)
 80086a2:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	2200      	movs	r2, #0
 80086a8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	681a      	ldr	r2, [r3, #0]
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80086ba:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80086bc:	2300      	movs	r3, #0
 80086be:	e000      	b.n	80086c2 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 80086c0:	2302      	movs	r3, #2
  }
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3714      	adds	r7, #20
 80086c6:	46bd      	mov	sp, r7
 80086c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086cc:	4770      	bx	lr
 80086ce:	bf00      	nop
 80086d0:	080092fd 	.word	0x080092fd
 80086d4:	08009257 	.word	0x08009257

080086d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b088      	sub	sp, #32
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	69db      	ldr	r3, [r3, #28]
 80086e6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80086f8:	69fa      	ldr	r2, [r7, #28]
 80086fa:	f640 030f 	movw	r3, #2063	; 0x80f
 80086fe:	4013      	ands	r3, r2
 8008700:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8008702:	693b      	ldr	r3, [r7, #16]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d113      	bne.n	8008730 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008708:	69fb      	ldr	r3, [r7, #28]
 800870a:	f003 0320 	and.w	r3, r3, #32
 800870e:	2b00      	cmp	r3, #0
 8008710:	d00e      	beq.n	8008730 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008712:	69bb      	ldr	r3, [r7, #24]
 8008714:	f003 0320 	and.w	r3, r3, #32
 8008718:	2b00      	cmp	r3, #0
 800871a:	d009      	beq.n	8008730 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008720:	2b00      	cmp	r3, #0
 8008722:	f000 8114 	beq.w	800894e <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	4798      	blx	r3
      }
      return;
 800872e:	e10e      	b.n	800894e <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	2b00      	cmp	r3, #0
 8008734:	f000 80d6 	beq.w	80088e4 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	f003 0301 	and.w	r3, r3, #1
 800873e:	2b00      	cmp	r3, #0
 8008740:	d105      	bne.n	800874e <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8008742:	69bb      	ldr	r3, [r7, #24]
 8008744:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008748:	2b00      	cmp	r3, #0
 800874a:	f000 80cb 	beq.w	80088e4 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800874e:	69fb      	ldr	r3, [r7, #28]
 8008750:	f003 0301 	and.w	r3, r3, #1
 8008754:	2b00      	cmp	r3, #0
 8008756:	d00e      	beq.n	8008776 <HAL_UART_IRQHandler+0x9e>
 8008758:	69bb      	ldr	r3, [r7, #24]
 800875a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800875e:	2b00      	cmp	r3, #0
 8008760:	d009      	beq.n	8008776 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2201      	movs	r2, #1
 8008768:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800876e:	f043 0201 	orr.w	r2, r3, #1
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008776:	69fb      	ldr	r3, [r7, #28]
 8008778:	f003 0302 	and.w	r3, r3, #2
 800877c:	2b00      	cmp	r3, #0
 800877e:	d00e      	beq.n	800879e <HAL_UART_IRQHandler+0xc6>
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	f003 0301 	and.w	r3, r3, #1
 8008786:	2b00      	cmp	r3, #0
 8008788:	d009      	beq.n	800879e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	2202      	movs	r2, #2
 8008790:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008796:	f043 0204 	orr.w	r2, r3, #4
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800879e:	69fb      	ldr	r3, [r7, #28]
 80087a0:	f003 0304 	and.w	r3, r3, #4
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d00e      	beq.n	80087c6 <HAL_UART_IRQHandler+0xee>
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	f003 0301 	and.w	r3, r3, #1
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d009      	beq.n	80087c6 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	2204      	movs	r2, #4
 80087b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087be:	f043 0202 	orr.w	r2, r3, #2
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80087c6:	69fb      	ldr	r3, [r7, #28]
 80087c8:	f003 0308 	and.w	r3, r3, #8
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d013      	beq.n	80087f8 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80087d0:	69bb      	ldr	r3, [r7, #24]
 80087d2:	f003 0320 	and.w	r3, r3, #32
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d104      	bne.n	80087e4 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d009      	beq.n	80087f8 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	2208      	movs	r2, #8
 80087ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087f0:	f043 0208 	orr.w	r2, r3, #8
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80087f8:	69fb      	ldr	r3, [r7, #28]
 80087fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d00f      	beq.n	8008822 <HAL_UART_IRQHandler+0x14a>
 8008802:	69bb      	ldr	r3, [r7, #24]
 8008804:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008808:	2b00      	cmp	r3, #0
 800880a:	d00a      	beq.n	8008822 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008814:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800881a:	f043 0220 	orr.w	r2, r3, #32
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008826:	2b00      	cmp	r3, #0
 8008828:	f000 8093 	beq.w	8008952 <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800882c:	69fb      	ldr	r3, [r7, #28]
 800882e:	f003 0320 	and.w	r3, r3, #32
 8008832:	2b00      	cmp	r3, #0
 8008834:	d00c      	beq.n	8008850 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008836:	69bb      	ldr	r3, [r7, #24]
 8008838:	f003 0320 	and.w	r3, r3, #32
 800883c:	2b00      	cmp	r3, #0
 800883e:	d007      	beq.n	8008850 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008844:	2b00      	cmp	r3, #0
 8008846:	d003      	beq.n	8008850 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008854:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	689b      	ldr	r3, [r3, #8]
 800885c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008860:	2b40      	cmp	r3, #64	; 0x40
 8008862:	d004      	beq.n	800886e <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800886a:	2b00      	cmp	r3, #0
 800886c:	d031      	beq.n	80088d2 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f000 fca2 	bl	80091b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	689b      	ldr	r3, [r3, #8]
 800887a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800887e:	2b40      	cmp	r3, #64	; 0x40
 8008880:	d123      	bne.n	80088ca <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	689a      	ldr	r2, [r3, #8]
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008890:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008896:	2b00      	cmp	r3, #0
 8008898:	d013      	beq.n	80088c2 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800889e:	4a30      	ldr	r2, [pc, #192]	; (8008960 <HAL_UART_IRQHandler+0x288>)
 80088a0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088a6:	4618      	mov	r0, r3
 80088a8:	f7fb fa96 	bl	8003dd8 <HAL_DMA_Abort_IT>
 80088ac:	4603      	mov	r3, r0
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d016      	beq.n	80088e0 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088b8:	687a      	ldr	r2, [r7, #4]
 80088ba:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80088bc:	4610      	mov	r0, r2
 80088be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088c0:	e00e      	b.n	80088e0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f000 f858 	bl	8008978 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088c8:	e00a      	b.n	80088e0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f000 f854 	bl	8008978 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088d0:	e006      	b.n	80088e0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 f850 	bl	8008978 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 80088de:	e038      	b.n	8008952 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088e0:	bf00      	nop
    return;
 80088e2:	e036      	b.n	8008952 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80088e4:	69fb      	ldr	r3, [r7, #28]
 80088e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d00d      	beq.n	800890a <HAL_UART_IRQHandler+0x232>
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d008      	beq.n	800890a <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008900:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 f842 	bl	800898c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008908:	e026      	b.n	8008958 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800890a:	69fb      	ldr	r3, [r7, #28]
 800890c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008910:	2b00      	cmp	r3, #0
 8008912:	d00d      	beq.n	8008930 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008914:	69bb      	ldr	r3, [r7, #24]
 8008916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800891a:	2b00      	cmp	r3, #0
 800891c:	d008      	beq.n	8008930 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008922:	2b00      	cmp	r3, #0
 8008924:	d017      	beq.n	8008956 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	4798      	blx	r3
    }
    return;
 800892e:	e012      	b.n	8008956 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008930:	69fb      	ldr	r3, [r7, #28]
 8008932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008936:	2b00      	cmp	r3, #0
 8008938:	d00e      	beq.n	8008958 <HAL_UART_IRQHandler+0x280>
 800893a:	69bb      	ldr	r3, [r7, #24]
 800893c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008940:	2b00      	cmp	r3, #0
 8008942:	d009      	beq.n	8008958 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f000 fc6d 	bl	8009224 <UART_EndTransmit_IT>
    return;
 800894a:	bf00      	nop
 800894c:	e004      	b.n	8008958 <HAL_UART_IRQHandler+0x280>
      return;
 800894e:	bf00      	nop
 8008950:	e002      	b.n	8008958 <HAL_UART_IRQHandler+0x280>
    return;
 8008952:	bf00      	nop
 8008954:	e000      	b.n	8008958 <HAL_UART_IRQHandler+0x280>
    return;
 8008956:	bf00      	nop
  }

}
 8008958:	3720      	adds	r7, #32
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
 800895e:	bf00      	nop
 8008960:	080091f9 	.word	0x080091f9

08008964 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008964:	b480      	push	{r7}
 8008966:	b083      	sub	sp, #12
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800896c:	bf00      	nop
 800896e:	370c      	adds	r7, #12
 8008970:	46bd      	mov	sp, r7
 8008972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008976:	4770      	bx	lr

08008978 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008978:	b480      	push	{r7}
 800897a:	b083      	sub	sp, #12
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008980:	bf00      	nop
 8008982:	370c      	adds	r7, #12
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr

0800898c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800898c:	b480      	push	{r7}
 800898e:	b083      	sub	sp, #12
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008994:	bf00      	nop
 8008996:	370c      	adds	r7, #12
 8008998:	46bd      	mov	sp, r7
 800899a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899e:	4770      	bx	lr

080089a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b088      	sub	sp, #32
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80089a8:	2300      	movs	r3, #0
 80089aa:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80089ac:	2300      	movs	r3, #0
 80089ae:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	689a      	ldr	r2, [r3, #8]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	691b      	ldr	r3, [r3, #16]
 80089b8:	431a      	orrs	r2, r3
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	695b      	ldr	r3, [r3, #20]
 80089be:	431a      	orrs	r2, r3
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	69db      	ldr	r3, [r3, #28]
 80089c4:	4313      	orrs	r3, r2
 80089c6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	4bb1      	ldr	r3, [pc, #708]	; (8008c94 <UART_SetConfig+0x2f4>)
 80089d0:	4013      	ands	r3, r2
 80089d2:	687a      	ldr	r2, [r7, #4]
 80089d4:	6812      	ldr	r2, [r2, #0]
 80089d6:	6939      	ldr	r1, [r7, #16]
 80089d8:	430b      	orrs	r3, r1
 80089da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	68da      	ldr	r2, [r3, #12]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	430a      	orrs	r2, r1
 80089f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	699b      	ldr	r3, [r3, #24]
 80089f6:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6a1b      	ldr	r3, [r3, #32]
 80089fc:	693a      	ldr	r2, [r7, #16]
 80089fe:	4313      	orrs	r3, r2
 8008a00:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	689b      	ldr	r3, [r3, #8]
 8008a08:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	693a      	ldr	r2, [r7, #16]
 8008a12:	430a      	orrs	r2, r1
 8008a14:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a9f      	ldr	r2, [pc, #636]	; (8008c98 <UART_SetConfig+0x2f8>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d121      	bne.n	8008a64 <UART_SetConfig+0xc4>
 8008a20:	4b9e      	ldr	r3, [pc, #632]	; (8008c9c <UART_SetConfig+0x2fc>)
 8008a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a26:	f003 0303 	and.w	r3, r3, #3
 8008a2a:	2b03      	cmp	r3, #3
 8008a2c:	d816      	bhi.n	8008a5c <UART_SetConfig+0xbc>
 8008a2e:	a201      	add	r2, pc, #4	; (adr r2, 8008a34 <UART_SetConfig+0x94>)
 8008a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a34:	08008a45 	.word	0x08008a45
 8008a38:	08008a51 	.word	0x08008a51
 8008a3c:	08008a4b 	.word	0x08008a4b
 8008a40:	08008a57 	.word	0x08008a57
 8008a44:	2301      	movs	r3, #1
 8008a46:	77fb      	strb	r3, [r7, #31]
 8008a48:	e151      	b.n	8008cee <UART_SetConfig+0x34e>
 8008a4a:	2302      	movs	r3, #2
 8008a4c:	77fb      	strb	r3, [r7, #31]
 8008a4e:	e14e      	b.n	8008cee <UART_SetConfig+0x34e>
 8008a50:	2304      	movs	r3, #4
 8008a52:	77fb      	strb	r3, [r7, #31]
 8008a54:	e14b      	b.n	8008cee <UART_SetConfig+0x34e>
 8008a56:	2308      	movs	r3, #8
 8008a58:	77fb      	strb	r3, [r7, #31]
 8008a5a:	e148      	b.n	8008cee <UART_SetConfig+0x34e>
 8008a5c:	2310      	movs	r3, #16
 8008a5e:	77fb      	strb	r3, [r7, #31]
 8008a60:	bf00      	nop
 8008a62:	e144      	b.n	8008cee <UART_SetConfig+0x34e>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	4a8d      	ldr	r2, [pc, #564]	; (8008ca0 <UART_SetConfig+0x300>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d134      	bne.n	8008ad8 <UART_SetConfig+0x138>
 8008a6e:	4b8b      	ldr	r3, [pc, #556]	; (8008c9c <UART_SetConfig+0x2fc>)
 8008a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a74:	f003 030c 	and.w	r3, r3, #12
 8008a78:	2b0c      	cmp	r3, #12
 8008a7a:	d829      	bhi.n	8008ad0 <UART_SetConfig+0x130>
 8008a7c:	a201      	add	r2, pc, #4	; (adr r2, 8008a84 <UART_SetConfig+0xe4>)
 8008a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a82:	bf00      	nop
 8008a84:	08008ab9 	.word	0x08008ab9
 8008a88:	08008ad1 	.word	0x08008ad1
 8008a8c:	08008ad1 	.word	0x08008ad1
 8008a90:	08008ad1 	.word	0x08008ad1
 8008a94:	08008ac5 	.word	0x08008ac5
 8008a98:	08008ad1 	.word	0x08008ad1
 8008a9c:	08008ad1 	.word	0x08008ad1
 8008aa0:	08008ad1 	.word	0x08008ad1
 8008aa4:	08008abf 	.word	0x08008abf
 8008aa8:	08008ad1 	.word	0x08008ad1
 8008aac:	08008ad1 	.word	0x08008ad1
 8008ab0:	08008ad1 	.word	0x08008ad1
 8008ab4:	08008acb 	.word	0x08008acb
 8008ab8:	2300      	movs	r3, #0
 8008aba:	77fb      	strb	r3, [r7, #31]
 8008abc:	e117      	b.n	8008cee <UART_SetConfig+0x34e>
 8008abe:	2302      	movs	r3, #2
 8008ac0:	77fb      	strb	r3, [r7, #31]
 8008ac2:	e114      	b.n	8008cee <UART_SetConfig+0x34e>
 8008ac4:	2304      	movs	r3, #4
 8008ac6:	77fb      	strb	r3, [r7, #31]
 8008ac8:	e111      	b.n	8008cee <UART_SetConfig+0x34e>
 8008aca:	2308      	movs	r3, #8
 8008acc:	77fb      	strb	r3, [r7, #31]
 8008ace:	e10e      	b.n	8008cee <UART_SetConfig+0x34e>
 8008ad0:	2310      	movs	r3, #16
 8008ad2:	77fb      	strb	r3, [r7, #31]
 8008ad4:	bf00      	nop
 8008ad6:	e10a      	b.n	8008cee <UART_SetConfig+0x34e>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4a71      	ldr	r2, [pc, #452]	; (8008ca4 <UART_SetConfig+0x304>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d120      	bne.n	8008b24 <UART_SetConfig+0x184>
 8008ae2:	4b6e      	ldr	r3, [pc, #440]	; (8008c9c <UART_SetConfig+0x2fc>)
 8008ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ae8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008aec:	2b10      	cmp	r3, #16
 8008aee:	d00f      	beq.n	8008b10 <UART_SetConfig+0x170>
 8008af0:	2b10      	cmp	r3, #16
 8008af2:	d802      	bhi.n	8008afa <UART_SetConfig+0x15a>
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d005      	beq.n	8008b04 <UART_SetConfig+0x164>
 8008af8:	e010      	b.n	8008b1c <UART_SetConfig+0x17c>
 8008afa:	2b20      	cmp	r3, #32
 8008afc:	d005      	beq.n	8008b0a <UART_SetConfig+0x16a>
 8008afe:	2b30      	cmp	r3, #48	; 0x30
 8008b00:	d009      	beq.n	8008b16 <UART_SetConfig+0x176>
 8008b02:	e00b      	b.n	8008b1c <UART_SetConfig+0x17c>
 8008b04:	2300      	movs	r3, #0
 8008b06:	77fb      	strb	r3, [r7, #31]
 8008b08:	e0f1      	b.n	8008cee <UART_SetConfig+0x34e>
 8008b0a:	2302      	movs	r3, #2
 8008b0c:	77fb      	strb	r3, [r7, #31]
 8008b0e:	e0ee      	b.n	8008cee <UART_SetConfig+0x34e>
 8008b10:	2304      	movs	r3, #4
 8008b12:	77fb      	strb	r3, [r7, #31]
 8008b14:	e0eb      	b.n	8008cee <UART_SetConfig+0x34e>
 8008b16:	2308      	movs	r3, #8
 8008b18:	77fb      	strb	r3, [r7, #31]
 8008b1a:	e0e8      	b.n	8008cee <UART_SetConfig+0x34e>
 8008b1c:	2310      	movs	r3, #16
 8008b1e:	77fb      	strb	r3, [r7, #31]
 8008b20:	bf00      	nop
 8008b22:	e0e4      	b.n	8008cee <UART_SetConfig+0x34e>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a5f      	ldr	r2, [pc, #380]	; (8008ca8 <UART_SetConfig+0x308>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d120      	bne.n	8008b70 <UART_SetConfig+0x1d0>
 8008b2e:	4b5b      	ldr	r3, [pc, #364]	; (8008c9c <UART_SetConfig+0x2fc>)
 8008b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b34:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008b38:	2b40      	cmp	r3, #64	; 0x40
 8008b3a:	d00f      	beq.n	8008b5c <UART_SetConfig+0x1bc>
 8008b3c:	2b40      	cmp	r3, #64	; 0x40
 8008b3e:	d802      	bhi.n	8008b46 <UART_SetConfig+0x1a6>
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d005      	beq.n	8008b50 <UART_SetConfig+0x1b0>
 8008b44:	e010      	b.n	8008b68 <UART_SetConfig+0x1c8>
 8008b46:	2b80      	cmp	r3, #128	; 0x80
 8008b48:	d005      	beq.n	8008b56 <UART_SetConfig+0x1b6>
 8008b4a:	2bc0      	cmp	r3, #192	; 0xc0
 8008b4c:	d009      	beq.n	8008b62 <UART_SetConfig+0x1c2>
 8008b4e:	e00b      	b.n	8008b68 <UART_SetConfig+0x1c8>
 8008b50:	2300      	movs	r3, #0
 8008b52:	77fb      	strb	r3, [r7, #31]
 8008b54:	e0cb      	b.n	8008cee <UART_SetConfig+0x34e>
 8008b56:	2302      	movs	r3, #2
 8008b58:	77fb      	strb	r3, [r7, #31]
 8008b5a:	e0c8      	b.n	8008cee <UART_SetConfig+0x34e>
 8008b5c:	2304      	movs	r3, #4
 8008b5e:	77fb      	strb	r3, [r7, #31]
 8008b60:	e0c5      	b.n	8008cee <UART_SetConfig+0x34e>
 8008b62:	2308      	movs	r3, #8
 8008b64:	77fb      	strb	r3, [r7, #31]
 8008b66:	e0c2      	b.n	8008cee <UART_SetConfig+0x34e>
 8008b68:	2310      	movs	r3, #16
 8008b6a:	77fb      	strb	r3, [r7, #31]
 8008b6c:	bf00      	nop
 8008b6e:	e0be      	b.n	8008cee <UART_SetConfig+0x34e>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4a4d      	ldr	r2, [pc, #308]	; (8008cac <UART_SetConfig+0x30c>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d124      	bne.n	8008bc4 <UART_SetConfig+0x224>
 8008b7a:	4b48      	ldr	r3, [pc, #288]	; (8008c9c <UART_SetConfig+0x2fc>)
 8008b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b88:	d012      	beq.n	8008bb0 <UART_SetConfig+0x210>
 8008b8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b8e:	d802      	bhi.n	8008b96 <UART_SetConfig+0x1f6>
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d007      	beq.n	8008ba4 <UART_SetConfig+0x204>
 8008b94:	e012      	b.n	8008bbc <UART_SetConfig+0x21c>
 8008b96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b9a:	d006      	beq.n	8008baa <UART_SetConfig+0x20a>
 8008b9c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ba0:	d009      	beq.n	8008bb6 <UART_SetConfig+0x216>
 8008ba2:	e00b      	b.n	8008bbc <UART_SetConfig+0x21c>
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	77fb      	strb	r3, [r7, #31]
 8008ba8:	e0a1      	b.n	8008cee <UART_SetConfig+0x34e>
 8008baa:	2302      	movs	r3, #2
 8008bac:	77fb      	strb	r3, [r7, #31]
 8008bae:	e09e      	b.n	8008cee <UART_SetConfig+0x34e>
 8008bb0:	2304      	movs	r3, #4
 8008bb2:	77fb      	strb	r3, [r7, #31]
 8008bb4:	e09b      	b.n	8008cee <UART_SetConfig+0x34e>
 8008bb6:	2308      	movs	r3, #8
 8008bb8:	77fb      	strb	r3, [r7, #31]
 8008bba:	e098      	b.n	8008cee <UART_SetConfig+0x34e>
 8008bbc:	2310      	movs	r3, #16
 8008bbe:	77fb      	strb	r3, [r7, #31]
 8008bc0:	bf00      	nop
 8008bc2:	e094      	b.n	8008cee <UART_SetConfig+0x34e>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	4a39      	ldr	r2, [pc, #228]	; (8008cb0 <UART_SetConfig+0x310>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d124      	bne.n	8008c18 <UART_SetConfig+0x278>
 8008bce:	4b33      	ldr	r3, [pc, #204]	; (8008c9c <UART_SetConfig+0x2fc>)
 8008bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bd4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008bd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bdc:	d012      	beq.n	8008c04 <UART_SetConfig+0x264>
 8008bde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008be2:	d802      	bhi.n	8008bea <UART_SetConfig+0x24a>
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d007      	beq.n	8008bf8 <UART_SetConfig+0x258>
 8008be8:	e012      	b.n	8008c10 <UART_SetConfig+0x270>
 8008bea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bee:	d006      	beq.n	8008bfe <UART_SetConfig+0x25e>
 8008bf0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008bf4:	d009      	beq.n	8008c0a <UART_SetConfig+0x26a>
 8008bf6:	e00b      	b.n	8008c10 <UART_SetConfig+0x270>
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	77fb      	strb	r3, [r7, #31]
 8008bfc:	e077      	b.n	8008cee <UART_SetConfig+0x34e>
 8008bfe:	2302      	movs	r3, #2
 8008c00:	77fb      	strb	r3, [r7, #31]
 8008c02:	e074      	b.n	8008cee <UART_SetConfig+0x34e>
 8008c04:	2304      	movs	r3, #4
 8008c06:	77fb      	strb	r3, [r7, #31]
 8008c08:	e071      	b.n	8008cee <UART_SetConfig+0x34e>
 8008c0a:	2308      	movs	r3, #8
 8008c0c:	77fb      	strb	r3, [r7, #31]
 8008c0e:	e06e      	b.n	8008cee <UART_SetConfig+0x34e>
 8008c10:	2310      	movs	r3, #16
 8008c12:	77fb      	strb	r3, [r7, #31]
 8008c14:	bf00      	nop
 8008c16:	e06a      	b.n	8008cee <UART_SetConfig+0x34e>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4a25      	ldr	r2, [pc, #148]	; (8008cb4 <UART_SetConfig+0x314>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d124      	bne.n	8008c6c <UART_SetConfig+0x2cc>
 8008c22:	4b1e      	ldr	r3, [pc, #120]	; (8008c9c <UART_SetConfig+0x2fc>)
 8008c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c28:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008c2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c30:	d012      	beq.n	8008c58 <UART_SetConfig+0x2b8>
 8008c32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c36:	d802      	bhi.n	8008c3e <UART_SetConfig+0x29e>
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d007      	beq.n	8008c4c <UART_SetConfig+0x2ac>
 8008c3c:	e012      	b.n	8008c64 <UART_SetConfig+0x2c4>
 8008c3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c42:	d006      	beq.n	8008c52 <UART_SetConfig+0x2b2>
 8008c44:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008c48:	d009      	beq.n	8008c5e <UART_SetConfig+0x2be>
 8008c4a:	e00b      	b.n	8008c64 <UART_SetConfig+0x2c4>
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	77fb      	strb	r3, [r7, #31]
 8008c50:	e04d      	b.n	8008cee <UART_SetConfig+0x34e>
 8008c52:	2302      	movs	r3, #2
 8008c54:	77fb      	strb	r3, [r7, #31]
 8008c56:	e04a      	b.n	8008cee <UART_SetConfig+0x34e>
 8008c58:	2304      	movs	r3, #4
 8008c5a:	77fb      	strb	r3, [r7, #31]
 8008c5c:	e047      	b.n	8008cee <UART_SetConfig+0x34e>
 8008c5e:	2308      	movs	r3, #8
 8008c60:	77fb      	strb	r3, [r7, #31]
 8008c62:	e044      	b.n	8008cee <UART_SetConfig+0x34e>
 8008c64:	2310      	movs	r3, #16
 8008c66:	77fb      	strb	r3, [r7, #31]
 8008c68:	bf00      	nop
 8008c6a:	e040      	b.n	8008cee <UART_SetConfig+0x34e>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4a11      	ldr	r2, [pc, #68]	; (8008cb8 <UART_SetConfig+0x318>)
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d139      	bne.n	8008cea <UART_SetConfig+0x34a>
 8008c76:	4b09      	ldr	r3, [pc, #36]	; (8008c9c <UART_SetConfig+0x2fc>)
 8008c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c7c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008c80:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c84:	d027      	beq.n	8008cd6 <UART_SetConfig+0x336>
 8008c86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c8a:	d817      	bhi.n	8008cbc <UART_SetConfig+0x31c>
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d01c      	beq.n	8008cca <UART_SetConfig+0x32a>
 8008c90:	e027      	b.n	8008ce2 <UART_SetConfig+0x342>
 8008c92:	bf00      	nop
 8008c94:	efff69f3 	.word	0xefff69f3
 8008c98:	40011000 	.word	0x40011000
 8008c9c:	40023800 	.word	0x40023800
 8008ca0:	40004400 	.word	0x40004400
 8008ca4:	40004800 	.word	0x40004800
 8008ca8:	40004c00 	.word	0x40004c00
 8008cac:	40005000 	.word	0x40005000
 8008cb0:	40011400 	.word	0x40011400
 8008cb4:	40007800 	.word	0x40007800
 8008cb8:	40007c00 	.word	0x40007c00
 8008cbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008cc0:	d006      	beq.n	8008cd0 <UART_SetConfig+0x330>
 8008cc2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008cc6:	d009      	beq.n	8008cdc <UART_SetConfig+0x33c>
 8008cc8:	e00b      	b.n	8008ce2 <UART_SetConfig+0x342>
 8008cca:	2300      	movs	r3, #0
 8008ccc:	77fb      	strb	r3, [r7, #31]
 8008cce:	e00e      	b.n	8008cee <UART_SetConfig+0x34e>
 8008cd0:	2302      	movs	r3, #2
 8008cd2:	77fb      	strb	r3, [r7, #31]
 8008cd4:	e00b      	b.n	8008cee <UART_SetConfig+0x34e>
 8008cd6:	2304      	movs	r3, #4
 8008cd8:	77fb      	strb	r3, [r7, #31]
 8008cda:	e008      	b.n	8008cee <UART_SetConfig+0x34e>
 8008cdc:	2308      	movs	r3, #8
 8008cde:	77fb      	strb	r3, [r7, #31]
 8008ce0:	e005      	b.n	8008cee <UART_SetConfig+0x34e>
 8008ce2:	2310      	movs	r3, #16
 8008ce4:	77fb      	strb	r3, [r7, #31]
 8008ce6:	bf00      	nop
 8008ce8:	e001      	b.n	8008cee <UART_SetConfig+0x34e>
 8008cea:	2310      	movs	r3, #16
 8008cec:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	69db      	ldr	r3, [r3, #28]
 8008cf2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008cf6:	d17f      	bne.n	8008df8 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8008cf8:	7ffb      	ldrb	r3, [r7, #31]
 8008cfa:	2b08      	cmp	r3, #8
 8008cfc:	d85c      	bhi.n	8008db8 <UART_SetConfig+0x418>
 8008cfe:	a201      	add	r2, pc, #4	; (adr r2, 8008d04 <UART_SetConfig+0x364>)
 8008d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d04:	08008d29 	.word	0x08008d29
 8008d08:	08008d49 	.word	0x08008d49
 8008d0c:	08008d69 	.word	0x08008d69
 8008d10:	08008db9 	.word	0x08008db9
 8008d14:	08008d81 	.word	0x08008d81
 8008d18:	08008db9 	.word	0x08008db9
 8008d1c:	08008db9 	.word	0x08008db9
 8008d20:	08008db9 	.word	0x08008db9
 8008d24:	08008da1 	.word	0x08008da1
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d28:	f7fc fa84 	bl	8005234 <HAL_RCC_GetPCLK1Freq>
 8008d2c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	005a      	lsls	r2, r3, #1
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	685b      	ldr	r3, [r3, #4]
 8008d36:	085b      	lsrs	r3, r3, #1
 8008d38:	441a      	add	r2, r3
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d42:	b29b      	uxth	r3, r3
 8008d44:	61bb      	str	r3, [r7, #24]
        break;
 8008d46:	e03a      	b.n	8008dbe <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d48:	f7fc fa88 	bl	800525c <HAL_RCC_GetPCLK2Freq>
 8008d4c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	005a      	lsls	r2, r3, #1
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	085b      	lsrs	r3, r3, #1
 8008d58:	441a      	add	r2, r3
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	685b      	ldr	r3, [r3, #4]
 8008d5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	61bb      	str	r3, [r7, #24]
        break;
 8008d66:	e02a      	b.n	8008dbe <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	085a      	lsrs	r2, r3, #1
 8008d6e:	4b5f      	ldr	r3, [pc, #380]	; (8008eec <UART_SetConfig+0x54c>)
 8008d70:	4413      	add	r3, r2
 8008d72:	687a      	ldr	r2, [r7, #4]
 8008d74:	6852      	ldr	r2, [r2, #4]
 8008d76:	fbb3 f3f2 	udiv	r3, r3, r2
 8008d7a:	b29b      	uxth	r3, r3
 8008d7c:	61bb      	str	r3, [r7, #24]
        break;
 8008d7e:	e01e      	b.n	8008dbe <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d80:	f7fc f99a 	bl	80050b8 <HAL_RCC_GetSysClockFreq>
 8008d84:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	005a      	lsls	r2, r3, #1
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	685b      	ldr	r3, [r3, #4]
 8008d8e:	085b      	lsrs	r3, r3, #1
 8008d90:	441a      	add	r2, r3
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	61bb      	str	r3, [r7, #24]
        break;
 8008d9e:	e00e      	b.n	8008dbe <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	085b      	lsrs	r3, r3, #1
 8008da6:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	685b      	ldr	r3, [r3, #4]
 8008dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8008db2:	b29b      	uxth	r3, r3
 8008db4:	61bb      	str	r3, [r7, #24]
        break;
 8008db6:	e002      	b.n	8008dbe <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8008db8:	2301      	movs	r3, #1
 8008dba:	75fb      	strb	r3, [r7, #23]
        break;
 8008dbc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008dbe:	69bb      	ldr	r3, [r7, #24]
 8008dc0:	2b0f      	cmp	r3, #15
 8008dc2:	d916      	bls.n	8008df2 <UART_SetConfig+0x452>
 8008dc4:	69bb      	ldr	r3, [r7, #24]
 8008dc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008dca:	d212      	bcs.n	8008df2 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008dcc:	69bb      	ldr	r3, [r7, #24]
 8008dce:	b29b      	uxth	r3, r3
 8008dd0:	f023 030f 	bic.w	r3, r3, #15
 8008dd4:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008dd6:	69bb      	ldr	r3, [r7, #24]
 8008dd8:	085b      	lsrs	r3, r3, #1
 8008dda:	b29b      	uxth	r3, r3
 8008ddc:	f003 0307 	and.w	r3, r3, #7
 8008de0:	b29a      	uxth	r2, r3
 8008de2:	897b      	ldrh	r3, [r7, #10]
 8008de4:	4313      	orrs	r3, r2
 8008de6:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	897a      	ldrh	r2, [r7, #10]
 8008dee:	60da      	str	r2, [r3, #12]
 8008df0:	e070      	b.n	8008ed4 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8008df2:	2301      	movs	r3, #1
 8008df4:	75fb      	strb	r3, [r7, #23]
 8008df6:	e06d      	b.n	8008ed4 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8008df8:	7ffb      	ldrb	r3, [r7, #31]
 8008dfa:	2b08      	cmp	r3, #8
 8008dfc:	d859      	bhi.n	8008eb2 <UART_SetConfig+0x512>
 8008dfe:	a201      	add	r2, pc, #4	; (adr r2, 8008e04 <UART_SetConfig+0x464>)
 8008e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e04:	08008e29 	.word	0x08008e29
 8008e08:	08008e47 	.word	0x08008e47
 8008e0c:	08008e65 	.word	0x08008e65
 8008e10:	08008eb3 	.word	0x08008eb3
 8008e14:	08008e7d 	.word	0x08008e7d
 8008e18:	08008eb3 	.word	0x08008eb3
 8008e1c:	08008eb3 	.word	0x08008eb3
 8008e20:	08008eb3 	.word	0x08008eb3
 8008e24:	08008e9b 	.word	0x08008e9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e28:	f7fc fa04 	bl	8005234 <HAL_RCC_GetPCLK1Freq>
 8008e2c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	085a      	lsrs	r2, r3, #1
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	441a      	add	r2, r3
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	685b      	ldr	r3, [r3, #4]
 8008e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	61bb      	str	r3, [r7, #24]
        break;
 8008e44:	e038      	b.n	8008eb8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e46:	f7fc fa09 	bl	800525c <HAL_RCC_GetPCLK2Freq>
 8008e4a:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	085a      	lsrs	r2, r3, #1
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	441a      	add	r2, r3
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e5e:	b29b      	uxth	r3, r3
 8008e60:	61bb      	str	r3, [r7, #24]
        break;
 8008e62:	e029      	b.n	8008eb8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	685b      	ldr	r3, [r3, #4]
 8008e68:	085a      	lsrs	r2, r3, #1
 8008e6a:	4b21      	ldr	r3, [pc, #132]	; (8008ef0 <UART_SetConfig+0x550>)
 8008e6c:	4413      	add	r3, r2
 8008e6e:	687a      	ldr	r2, [r7, #4]
 8008e70:	6852      	ldr	r2, [r2, #4]
 8008e72:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	61bb      	str	r3, [r7, #24]
        break;
 8008e7a:	e01d      	b.n	8008eb8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e7c:	f7fc f91c 	bl	80050b8 <HAL_RCC_GetSysClockFreq>
 8008e80:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	685b      	ldr	r3, [r3, #4]
 8008e86:	085a      	lsrs	r2, r3, #1
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	441a      	add	r2, r3
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e94:	b29b      	uxth	r3, r3
 8008e96:	61bb      	str	r3, [r7, #24]
        break;
 8008e98:	e00e      	b.n	8008eb8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	685b      	ldr	r3, [r3, #4]
 8008e9e:	085b      	lsrs	r3, r3, #1
 8008ea0:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	61bb      	str	r3, [r7, #24]
        break;
 8008eb0:	e002      	b.n	8008eb8 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	75fb      	strb	r3, [r7, #23]
        break;
 8008eb6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008eb8:	69bb      	ldr	r3, [r7, #24]
 8008eba:	2b0f      	cmp	r3, #15
 8008ebc:	d908      	bls.n	8008ed0 <UART_SetConfig+0x530>
 8008ebe:	69bb      	ldr	r3, [r7, #24]
 8008ec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ec4:	d204      	bcs.n	8008ed0 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	69ba      	ldr	r2, [r7, #24]
 8008ecc:	60da      	str	r2, [r3, #12]
 8008ece:	e001      	b.n	8008ed4 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2200      	movs	r2, #0
 8008ede:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008ee0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	3720      	adds	r7, #32
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}
 8008eea:	bf00      	nop
 8008eec:	01e84800 	.word	0x01e84800
 8008ef0:	00f42400 	.word	0x00f42400

08008ef4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b083      	sub	sp, #12
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f00:	f003 0301 	and.w	r3, r3, #1
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d00a      	beq.n	8008f1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	685b      	ldr	r3, [r3, #4]
 8008f0e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	430a      	orrs	r2, r1
 8008f1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f22:	f003 0302 	and.w	r3, r3, #2
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d00a      	beq.n	8008f40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	430a      	orrs	r2, r1
 8008f3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f44:	f003 0304 	and.w	r3, r3, #4
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d00a      	beq.n	8008f62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	430a      	orrs	r2, r1
 8008f60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f66:	f003 0308 	and.w	r3, r3, #8
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d00a      	beq.n	8008f84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	430a      	orrs	r2, r1
 8008f82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f88:	f003 0310 	and.w	r3, r3, #16
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d00a      	beq.n	8008fa6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	689b      	ldr	r3, [r3, #8]
 8008f96:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	430a      	orrs	r2, r1
 8008fa4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008faa:	f003 0320 	and.w	r3, r3, #32
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d00a      	beq.n	8008fc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	689b      	ldr	r3, [r3, #8]
 8008fb8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	430a      	orrs	r2, r1
 8008fc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d01a      	beq.n	800900a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	685b      	ldr	r3, [r3, #4]
 8008fda:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	430a      	orrs	r2, r1
 8008fe8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008ff2:	d10a      	bne.n	800900a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	685b      	ldr	r3, [r3, #4]
 8008ffa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	430a      	orrs	r2, r1
 8009008:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800900e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009012:	2b00      	cmp	r3, #0
 8009014:	d00a      	beq.n	800902c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	430a      	orrs	r2, r1
 800902a:	605a      	str	r2, [r3, #4]
  }
}
 800902c:	bf00      	nop
 800902e:	370c      	adds	r7, #12
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr

08009038 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b086      	sub	sp, #24
 800903c:	af02      	add	r7, sp, #8
 800903e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2200      	movs	r2, #0
 8009044:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009046:	f7fa f86d 	bl	8003124 <HAL_GetTick>
 800904a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f003 0308 	and.w	r3, r3, #8
 8009056:	2b08      	cmp	r3, #8
 8009058:	d10e      	bne.n	8009078 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800905a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800905e:	9300      	str	r3, [sp, #0]
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2200      	movs	r2, #0
 8009064:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f000 f82a 	bl	80090c2 <UART_WaitOnFlagUntilTimeout>
 800906e:	4603      	mov	r3, r0
 8009070:	2b00      	cmp	r3, #0
 8009072:	d001      	beq.n	8009078 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009074:	2303      	movs	r3, #3
 8009076:	e020      	b.n	80090ba <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f003 0304 	and.w	r3, r3, #4
 8009082:	2b04      	cmp	r3, #4
 8009084:	d10e      	bne.n	80090a4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009086:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800908a:	9300      	str	r3, [sp, #0]
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	2200      	movs	r2, #0
 8009090:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009094:	6878      	ldr	r0, [r7, #4]
 8009096:	f000 f814 	bl	80090c2 <UART_WaitOnFlagUntilTimeout>
 800909a:	4603      	mov	r3, r0
 800909c:	2b00      	cmp	r3, #0
 800909e:	d001      	beq.n	80090a4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80090a0:	2303      	movs	r3, #3
 80090a2:	e00a      	b.n	80090ba <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2220      	movs	r2, #32
 80090a8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2220      	movs	r2, #32
 80090ae:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3710      	adds	r7, #16
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b084      	sub	sp, #16
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	60f8      	str	r0, [r7, #12]
 80090ca:	60b9      	str	r1, [r7, #8]
 80090cc:	603b      	str	r3, [r7, #0]
 80090ce:	4613      	mov	r3, r2
 80090d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090d2:	e05d      	b.n	8009190 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80090d4:	69bb      	ldr	r3, [r7, #24]
 80090d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090da:	d059      	beq.n	8009190 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090dc:	f7fa f822 	bl	8003124 <HAL_GetTick>
 80090e0:	4602      	mov	r2, r0
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	1ad3      	subs	r3, r2, r3
 80090e6:	69ba      	ldr	r2, [r7, #24]
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d302      	bcc.n	80090f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80090ec:	69bb      	ldr	r3, [r7, #24]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d11b      	bne.n	800912a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009100:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	689a      	ldr	r2, [r3, #8]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f022 0201 	bic.w	r2, r2, #1
 8009110:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	2220      	movs	r2, #32
 8009116:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	2220      	movs	r2, #32
 800911c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	2200      	movs	r2, #0
 8009122:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8009126:	2303      	movs	r3, #3
 8009128:	e042      	b.n	80091b0 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f003 0304 	and.w	r3, r3, #4
 8009134:	2b00      	cmp	r3, #0
 8009136:	d02b      	beq.n	8009190 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	69db      	ldr	r3, [r3, #28]
 800913e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009142:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009146:	d123      	bne.n	8009190 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009150:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	681a      	ldr	r2, [r3, #0]
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009160:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	689a      	ldr	r2, [r3, #8]
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f022 0201 	bic.w	r2, r2, #1
 8009170:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	2220      	movs	r2, #32
 8009176:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	2220      	movs	r2, #32
 800917c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2220      	movs	r2, #32
 8009182:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	2200      	movs	r2, #0
 8009188:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800918c:	2303      	movs	r3, #3
 800918e:	e00f      	b.n	80091b0 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	69da      	ldr	r2, [r3, #28]
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	4013      	ands	r3, r2
 800919a:	68ba      	ldr	r2, [r7, #8]
 800919c:	429a      	cmp	r2, r3
 800919e:	bf0c      	ite	eq
 80091a0:	2301      	moveq	r3, #1
 80091a2:	2300      	movne	r3, #0
 80091a4:	b2db      	uxtb	r3, r3
 80091a6:	461a      	mov	r2, r3
 80091a8:	79fb      	ldrb	r3, [r7, #7]
 80091aa:	429a      	cmp	r2, r3
 80091ac:	d092      	beq.n	80090d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80091ae:	2300      	movs	r3, #0
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	3710      	adds	r7, #16
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}

080091b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80091b8:	b480      	push	{r7}
 80091ba:	b083      	sub	sp, #12
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	681a      	ldr	r2, [r3, #0]
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80091ce:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	689a      	ldr	r2, [r3, #8]
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	f022 0201 	bic.w	r2, r2, #1
 80091de:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2220      	movs	r2, #32
 80091e4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2200      	movs	r2, #0
 80091ea:	661a      	str	r2, [r3, #96]	; 0x60
}
 80091ec:	bf00      	nop
 80091ee:	370c      	adds	r7, #12
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr

080091f8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009204:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	2200      	movs	r2, #0
 800920a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	2200      	movs	r2, #0
 8009212:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009216:	68f8      	ldr	r0, [r7, #12]
 8009218:	f7ff fbae 	bl	8008978 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800921c:	bf00      	nop
 800921e:	3710      	adds	r7, #16
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}

08009224 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b082      	sub	sp, #8
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	681a      	ldr	r2, [r3, #0]
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800923a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2220      	movs	r2, #32
 8009240:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2200      	movs	r2, #0
 8009246:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f7ff fb8b 	bl	8008964 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800924e:	bf00      	nop
 8009250:	3708      	adds	r7, #8
 8009252:	46bd      	mov	sp, r7
 8009254:	bd80      	pop	{r7, pc}

08009256 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009256:	b580      	push	{r7, lr}
 8009258:	b084      	sub	sp, #16
 800925a:	af00      	add	r7, sp, #0
 800925c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009264:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800926a:	2b22      	cmp	r3, #34	; 0x22
 800926c:	d13a      	bne.n	80092e4 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009274:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009276:	89bb      	ldrh	r3, [r7, #12]
 8009278:	b2d9      	uxtb	r1, r3
 800927a:	89fb      	ldrh	r3, [r7, #14]
 800927c:	b2da      	uxtb	r2, r3
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009282:	400a      	ands	r2, r1
 8009284:	b2d2      	uxtb	r2, r2
 8009286:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800928c:	1c5a      	adds	r2, r3, #1
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009298:	b29b      	uxth	r3, r3
 800929a:	3b01      	subs	r3, #1
 800929c:	b29a      	uxth	r2, r3
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d121      	bne.n	80092f4 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	681a      	ldr	r2, [r3, #0]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80092be:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	689a      	ldr	r2, [r3, #8]
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f022 0201 	bic.w	r2, r2, #1
 80092ce:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2220      	movs	r2, #32
 80092d4:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2200      	movs	r2, #0
 80092da:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f7f8 fc41 	bl	8001b64 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80092e2:	e007      	b.n	80092f4 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	699a      	ldr	r2, [r3, #24]
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f042 0208 	orr.w	r2, r2, #8
 80092f2:	619a      	str	r2, [r3, #24]
}
 80092f4:	bf00      	nop
 80092f6:	3710      	adds	r7, #16
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}

080092fc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b084      	sub	sp, #16
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800930a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009310:	2b22      	cmp	r3, #34	; 0x22
 8009312:	d13a      	bne.n	800938a <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800931a:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009320:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8009322:	89ba      	ldrh	r2, [r7, #12]
 8009324:	89fb      	ldrh	r3, [r7, #14]
 8009326:	4013      	ands	r3, r2
 8009328:	b29a      	uxth	r2, r3
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009332:	1c9a      	adds	r2, r3, #2
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800933e:	b29b      	uxth	r3, r3
 8009340:	3b01      	subs	r3, #1
 8009342:	b29a      	uxth	r2, r3
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009350:	b29b      	uxth	r3, r3
 8009352:	2b00      	cmp	r3, #0
 8009354:	d121      	bne.n	800939a <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	681a      	ldr	r2, [r3, #0]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009364:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	689a      	ldr	r2, [r3, #8]
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	f022 0201 	bic.w	r2, r2, #1
 8009374:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	2220      	movs	r2, #32
 800937a:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2200      	movs	r2, #0
 8009380:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f7f8 fbee 	bl	8001b64 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009388:	e007      	b.n	800939a <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	699a      	ldr	r2, [r3, #24]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f042 0208 	orr.w	r2, r2, #8
 8009398:	619a      	str	r2, [r3, #24]
}
 800939a:	bf00      	nop
 800939c:	3710      	adds	r7, #16
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}

080093a2 <atoi>:
 80093a2:	220a      	movs	r2, #10
 80093a4:	2100      	movs	r1, #0
 80093a6:	f000 b939 	b.w	800961c <strtol>
	...

080093ac <__errno>:
 80093ac:	4b01      	ldr	r3, [pc, #4]	; (80093b4 <__errno+0x8>)
 80093ae:	6818      	ldr	r0, [r3, #0]
 80093b0:	4770      	bx	lr
 80093b2:	bf00      	nop
 80093b4:	20000014 	.word	0x20000014

080093b8 <__libc_init_array>:
 80093b8:	b570      	push	{r4, r5, r6, lr}
 80093ba:	4e0d      	ldr	r6, [pc, #52]	; (80093f0 <__libc_init_array+0x38>)
 80093bc:	4c0d      	ldr	r4, [pc, #52]	; (80093f4 <__libc_init_array+0x3c>)
 80093be:	1ba4      	subs	r4, r4, r6
 80093c0:	10a4      	asrs	r4, r4, #2
 80093c2:	2500      	movs	r5, #0
 80093c4:	42a5      	cmp	r5, r4
 80093c6:	d109      	bne.n	80093dc <__libc_init_array+0x24>
 80093c8:	4e0b      	ldr	r6, [pc, #44]	; (80093f8 <__libc_init_array+0x40>)
 80093ca:	4c0c      	ldr	r4, [pc, #48]	; (80093fc <__libc_init_array+0x44>)
 80093cc:	f000 fd4e 	bl	8009e6c <_init>
 80093d0:	1ba4      	subs	r4, r4, r6
 80093d2:	10a4      	asrs	r4, r4, #2
 80093d4:	2500      	movs	r5, #0
 80093d6:	42a5      	cmp	r5, r4
 80093d8:	d105      	bne.n	80093e6 <__libc_init_array+0x2e>
 80093da:	bd70      	pop	{r4, r5, r6, pc}
 80093dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80093e0:	4798      	blx	r3
 80093e2:	3501      	adds	r5, #1
 80093e4:	e7ee      	b.n	80093c4 <__libc_init_array+0xc>
 80093e6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80093ea:	4798      	blx	r3
 80093ec:	3501      	adds	r5, #1
 80093ee:	e7f2      	b.n	80093d6 <__libc_init_array+0x1e>
 80093f0:	0800a118 	.word	0x0800a118
 80093f4:	0800a118 	.word	0x0800a118
 80093f8:	0800a118 	.word	0x0800a118
 80093fc:	0800a11c 	.word	0x0800a11c

08009400 <memset>:
 8009400:	4402      	add	r2, r0
 8009402:	4603      	mov	r3, r0
 8009404:	4293      	cmp	r3, r2
 8009406:	d100      	bne.n	800940a <memset+0xa>
 8009408:	4770      	bx	lr
 800940a:	f803 1b01 	strb.w	r1, [r3], #1
 800940e:	e7f9      	b.n	8009404 <memset+0x4>

08009410 <siprintf>:
 8009410:	b40e      	push	{r1, r2, r3}
 8009412:	b500      	push	{lr}
 8009414:	b09c      	sub	sp, #112	; 0x70
 8009416:	ab1d      	add	r3, sp, #116	; 0x74
 8009418:	9002      	str	r0, [sp, #8]
 800941a:	9006      	str	r0, [sp, #24]
 800941c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009420:	4809      	ldr	r0, [pc, #36]	; (8009448 <siprintf+0x38>)
 8009422:	9107      	str	r1, [sp, #28]
 8009424:	9104      	str	r1, [sp, #16]
 8009426:	4909      	ldr	r1, [pc, #36]	; (800944c <siprintf+0x3c>)
 8009428:	f853 2b04 	ldr.w	r2, [r3], #4
 800942c:	9105      	str	r1, [sp, #20]
 800942e:	6800      	ldr	r0, [r0, #0]
 8009430:	9301      	str	r3, [sp, #4]
 8009432:	a902      	add	r1, sp, #8
 8009434:	f000 fa28 	bl	8009888 <_svfiprintf_r>
 8009438:	9b02      	ldr	r3, [sp, #8]
 800943a:	2200      	movs	r2, #0
 800943c:	701a      	strb	r2, [r3, #0]
 800943e:	b01c      	add	sp, #112	; 0x70
 8009440:	f85d eb04 	ldr.w	lr, [sp], #4
 8009444:	b003      	add	sp, #12
 8009446:	4770      	bx	lr
 8009448:	20000014 	.word	0x20000014
 800944c:	ffff0208 	.word	0xffff0208

08009450 <strncpy>:
 8009450:	b570      	push	{r4, r5, r6, lr}
 8009452:	3901      	subs	r1, #1
 8009454:	4604      	mov	r4, r0
 8009456:	b902      	cbnz	r2, 800945a <strncpy+0xa>
 8009458:	bd70      	pop	{r4, r5, r6, pc}
 800945a:	4623      	mov	r3, r4
 800945c:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8009460:	f803 5b01 	strb.w	r5, [r3], #1
 8009464:	1e56      	subs	r6, r2, #1
 8009466:	b92d      	cbnz	r5, 8009474 <strncpy+0x24>
 8009468:	4414      	add	r4, r2
 800946a:	42a3      	cmp	r3, r4
 800946c:	d0f4      	beq.n	8009458 <strncpy+0x8>
 800946e:	f803 5b01 	strb.w	r5, [r3], #1
 8009472:	e7fa      	b.n	800946a <strncpy+0x1a>
 8009474:	461c      	mov	r4, r3
 8009476:	4632      	mov	r2, r6
 8009478:	e7ed      	b.n	8009456 <strncpy+0x6>
	...

0800947c <strtok>:
 800947c:	4b13      	ldr	r3, [pc, #76]	; (80094cc <strtok+0x50>)
 800947e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009482:	681d      	ldr	r5, [r3, #0]
 8009484:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8009486:	4606      	mov	r6, r0
 8009488:	460f      	mov	r7, r1
 800948a:	b9b4      	cbnz	r4, 80094ba <strtok+0x3e>
 800948c:	2050      	movs	r0, #80	; 0x50
 800948e:	f000 f8df 	bl	8009650 <malloc>
 8009492:	65a8      	str	r0, [r5, #88]	; 0x58
 8009494:	e9c0 4400 	strd	r4, r4, [r0]
 8009498:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800949c:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80094a0:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80094a4:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80094a8:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80094ac:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80094b0:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80094b4:	6184      	str	r4, [r0, #24]
 80094b6:	7704      	strb	r4, [r0, #28]
 80094b8:	6244      	str	r4, [r0, #36]	; 0x24
 80094ba:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80094bc:	4639      	mov	r1, r7
 80094be:	4630      	mov	r0, r6
 80094c0:	2301      	movs	r3, #1
 80094c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094c6:	f000 b803 	b.w	80094d0 <__strtok_r>
 80094ca:	bf00      	nop
 80094cc:	20000014 	.word	0x20000014

080094d0 <__strtok_r>:
 80094d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094d2:	b918      	cbnz	r0, 80094dc <__strtok_r+0xc>
 80094d4:	6810      	ldr	r0, [r2, #0]
 80094d6:	b908      	cbnz	r0, 80094dc <__strtok_r+0xc>
 80094d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094da:	4620      	mov	r0, r4
 80094dc:	4604      	mov	r4, r0
 80094de:	460f      	mov	r7, r1
 80094e0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80094e4:	f817 6b01 	ldrb.w	r6, [r7], #1
 80094e8:	b91e      	cbnz	r6, 80094f2 <__strtok_r+0x22>
 80094ea:	b96d      	cbnz	r5, 8009508 <__strtok_r+0x38>
 80094ec:	6015      	str	r5, [r2, #0]
 80094ee:	4628      	mov	r0, r5
 80094f0:	e7f2      	b.n	80094d8 <__strtok_r+0x8>
 80094f2:	42b5      	cmp	r5, r6
 80094f4:	d1f6      	bne.n	80094e4 <__strtok_r+0x14>
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d1ef      	bne.n	80094da <__strtok_r+0xa>
 80094fa:	6014      	str	r4, [r2, #0]
 80094fc:	7003      	strb	r3, [r0, #0]
 80094fe:	e7eb      	b.n	80094d8 <__strtok_r+0x8>
 8009500:	462b      	mov	r3, r5
 8009502:	e00d      	b.n	8009520 <__strtok_r+0x50>
 8009504:	b926      	cbnz	r6, 8009510 <__strtok_r+0x40>
 8009506:	461c      	mov	r4, r3
 8009508:	4623      	mov	r3, r4
 800950a:	460f      	mov	r7, r1
 800950c:	f813 5b01 	ldrb.w	r5, [r3], #1
 8009510:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009514:	42b5      	cmp	r5, r6
 8009516:	d1f5      	bne.n	8009504 <__strtok_r+0x34>
 8009518:	2d00      	cmp	r5, #0
 800951a:	d0f1      	beq.n	8009500 <__strtok_r+0x30>
 800951c:	2100      	movs	r1, #0
 800951e:	7021      	strb	r1, [r4, #0]
 8009520:	6013      	str	r3, [r2, #0]
 8009522:	e7d9      	b.n	80094d8 <__strtok_r+0x8>

08009524 <_strtol_l.isra.0>:
 8009524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009528:	4680      	mov	r8, r0
 800952a:	4689      	mov	r9, r1
 800952c:	4692      	mov	sl, r2
 800952e:	461e      	mov	r6, r3
 8009530:	460f      	mov	r7, r1
 8009532:	463d      	mov	r5, r7
 8009534:	9808      	ldr	r0, [sp, #32]
 8009536:	f815 4b01 	ldrb.w	r4, [r5], #1
 800953a:	f000 f885 	bl	8009648 <__locale_ctype_ptr_l>
 800953e:	4420      	add	r0, r4
 8009540:	7843      	ldrb	r3, [r0, #1]
 8009542:	f013 0308 	ands.w	r3, r3, #8
 8009546:	d132      	bne.n	80095ae <_strtol_l.isra.0+0x8a>
 8009548:	2c2d      	cmp	r4, #45	; 0x2d
 800954a:	d132      	bne.n	80095b2 <_strtol_l.isra.0+0x8e>
 800954c:	787c      	ldrb	r4, [r7, #1]
 800954e:	1cbd      	adds	r5, r7, #2
 8009550:	2201      	movs	r2, #1
 8009552:	2e00      	cmp	r6, #0
 8009554:	d05d      	beq.n	8009612 <_strtol_l.isra.0+0xee>
 8009556:	2e10      	cmp	r6, #16
 8009558:	d109      	bne.n	800956e <_strtol_l.isra.0+0x4a>
 800955a:	2c30      	cmp	r4, #48	; 0x30
 800955c:	d107      	bne.n	800956e <_strtol_l.isra.0+0x4a>
 800955e:	782b      	ldrb	r3, [r5, #0]
 8009560:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009564:	2b58      	cmp	r3, #88	; 0x58
 8009566:	d14f      	bne.n	8009608 <_strtol_l.isra.0+0xe4>
 8009568:	786c      	ldrb	r4, [r5, #1]
 800956a:	2610      	movs	r6, #16
 800956c:	3502      	adds	r5, #2
 800956e:	2a00      	cmp	r2, #0
 8009570:	bf14      	ite	ne
 8009572:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8009576:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800957a:	2700      	movs	r7, #0
 800957c:	fbb1 fcf6 	udiv	ip, r1, r6
 8009580:	4638      	mov	r0, r7
 8009582:	fb06 1e1c 	mls	lr, r6, ip, r1
 8009586:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800958a:	2b09      	cmp	r3, #9
 800958c:	d817      	bhi.n	80095be <_strtol_l.isra.0+0x9a>
 800958e:	461c      	mov	r4, r3
 8009590:	42a6      	cmp	r6, r4
 8009592:	dd23      	ble.n	80095dc <_strtol_l.isra.0+0xb8>
 8009594:	1c7b      	adds	r3, r7, #1
 8009596:	d007      	beq.n	80095a8 <_strtol_l.isra.0+0x84>
 8009598:	4584      	cmp	ip, r0
 800959a:	d31c      	bcc.n	80095d6 <_strtol_l.isra.0+0xb2>
 800959c:	d101      	bne.n	80095a2 <_strtol_l.isra.0+0x7e>
 800959e:	45a6      	cmp	lr, r4
 80095a0:	db19      	blt.n	80095d6 <_strtol_l.isra.0+0xb2>
 80095a2:	fb00 4006 	mla	r0, r0, r6, r4
 80095a6:	2701      	movs	r7, #1
 80095a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095ac:	e7eb      	b.n	8009586 <_strtol_l.isra.0+0x62>
 80095ae:	462f      	mov	r7, r5
 80095b0:	e7bf      	b.n	8009532 <_strtol_l.isra.0+0xe>
 80095b2:	2c2b      	cmp	r4, #43	; 0x2b
 80095b4:	bf04      	itt	eq
 80095b6:	1cbd      	addeq	r5, r7, #2
 80095b8:	787c      	ldrbeq	r4, [r7, #1]
 80095ba:	461a      	mov	r2, r3
 80095bc:	e7c9      	b.n	8009552 <_strtol_l.isra.0+0x2e>
 80095be:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80095c2:	2b19      	cmp	r3, #25
 80095c4:	d801      	bhi.n	80095ca <_strtol_l.isra.0+0xa6>
 80095c6:	3c37      	subs	r4, #55	; 0x37
 80095c8:	e7e2      	b.n	8009590 <_strtol_l.isra.0+0x6c>
 80095ca:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80095ce:	2b19      	cmp	r3, #25
 80095d0:	d804      	bhi.n	80095dc <_strtol_l.isra.0+0xb8>
 80095d2:	3c57      	subs	r4, #87	; 0x57
 80095d4:	e7dc      	b.n	8009590 <_strtol_l.isra.0+0x6c>
 80095d6:	f04f 37ff 	mov.w	r7, #4294967295
 80095da:	e7e5      	b.n	80095a8 <_strtol_l.isra.0+0x84>
 80095dc:	1c7b      	adds	r3, r7, #1
 80095de:	d108      	bne.n	80095f2 <_strtol_l.isra.0+0xce>
 80095e0:	2322      	movs	r3, #34	; 0x22
 80095e2:	f8c8 3000 	str.w	r3, [r8]
 80095e6:	4608      	mov	r0, r1
 80095e8:	f1ba 0f00 	cmp.w	sl, #0
 80095ec:	d107      	bne.n	80095fe <_strtol_l.isra.0+0xda>
 80095ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095f2:	b102      	cbz	r2, 80095f6 <_strtol_l.isra.0+0xd2>
 80095f4:	4240      	negs	r0, r0
 80095f6:	f1ba 0f00 	cmp.w	sl, #0
 80095fa:	d0f8      	beq.n	80095ee <_strtol_l.isra.0+0xca>
 80095fc:	b10f      	cbz	r7, 8009602 <_strtol_l.isra.0+0xde>
 80095fe:	f105 39ff 	add.w	r9, r5, #4294967295
 8009602:	f8ca 9000 	str.w	r9, [sl]
 8009606:	e7f2      	b.n	80095ee <_strtol_l.isra.0+0xca>
 8009608:	2430      	movs	r4, #48	; 0x30
 800960a:	2e00      	cmp	r6, #0
 800960c:	d1af      	bne.n	800956e <_strtol_l.isra.0+0x4a>
 800960e:	2608      	movs	r6, #8
 8009610:	e7ad      	b.n	800956e <_strtol_l.isra.0+0x4a>
 8009612:	2c30      	cmp	r4, #48	; 0x30
 8009614:	d0a3      	beq.n	800955e <_strtol_l.isra.0+0x3a>
 8009616:	260a      	movs	r6, #10
 8009618:	e7a9      	b.n	800956e <_strtol_l.isra.0+0x4a>
	...

0800961c <strtol>:
 800961c:	4b08      	ldr	r3, [pc, #32]	; (8009640 <strtol+0x24>)
 800961e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009620:	681c      	ldr	r4, [r3, #0]
 8009622:	4d08      	ldr	r5, [pc, #32]	; (8009644 <strtol+0x28>)
 8009624:	6a23      	ldr	r3, [r4, #32]
 8009626:	2b00      	cmp	r3, #0
 8009628:	bf08      	it	eq
 800962a:	462b      	moveq	r3, r5
 800962c:	9300      	str	r3, [sp, #0]
 800962e:	4613      	mov	r3, r2
 8009630:	460a      	mov	r2, r1
 8009632:	4601      	mov	r1, r0
 8009634:	4620      	mov	r0, r4
 8009636:	f7ff ff75 	bl	8009524 <_strtol_l.isra.0>
 800963a:	b003      	add	sp, #12
 800963c:	bd30      	pop	{r4, r5, pc}
 800963e:	bf00      	nop
 8009640:	20000014 	.word	0x20000014
 8009644:	20000078 	.word	0x20000078

08009648 <__locale_ctype_ptr_l>:
 8009648:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800964c:	4770      	bx	lr
	...

08009650 <malloc>:
 8009650:	4b02      	ldr	r3, [pc, #8]	; (800965c <malloc+0xc>)
 8009652:	4601      	mov	r1, r0
 8009654:	6818      	ldr	r0, [r3, #0]
 8009656:	f000 b863 	b.w	8009720 <_malloc_r>
 800965a:	bf00      	nop
 800965c:	20000014 	.word	0x20000014

08009660 <__ascii_mbtowc>:
 8009660:	b082      	sub	sp, #8
 8009662:	b901      	cbnz	r1, 8009666 <__ascii_mbtowc+0x6>
 8009664:	a901      	add	r1, sp, #4
 8009666:	b142      	cbz	r2, 800967a <__ascii_mbtowc+0x1a>
 8009668:	b14b      	cbz	r3, 800967e <__ascii_mbtowc+0x1e>
 800966a:	7813      	ldrb	r3, [r2, #0]
 800966c:	600b      	str	r3, [r1, #0]
 800966e:	7812      	ldrb	r2, [r2, #0]
 8009670:	1c10      	adds	r0, r2, #0
 8009672:	bf18      	it	ne
 8009674:	2001      	movne	r0, #1
 8009676:	b002      	add	sp, #8
 8009678:	4770      	bx	lr
 800967a:	4610      	mov	r0, r2
 800967c:	e7fb      	b.n	8009676 <__ascii_mbtowc+0x16>
 800967e:	f06f 0001 	mvn.w	r0, #1
 8009682:	e7f8      	b.n	8009676 <__ascii_mbtowc+0x16>

08009684 <_free_r>:
 8009684:	b538      	push	{r3, r4, r5, lr}
 8009686:	4605      	mov	r5, r0
 8009688:	2900      	cmp	r1, #0
 800968a:	d045      	beq.n	8009718 <_free_r+0x94>
 800968c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009690:	1f0c      	subs	r4, r1, #4
 8009692:	2b00      	cmp	r3, #0
 8009694:	bfb8      	it	lt
 8009696:	18e4      	addlt	r4, r4, r3
 8009698:	f000 fbb7 	bl	8009e0a <__malloc_lock>
 800969c:	4a1f      	ldr	r2, [pc, #124]	; (800971c <_free_r+0x98>)
 800969e:	6813      	ldr	r3, [r2, #0]
 80096a0:	4610      	mov	r0, r2
 80096a2:	b933      	cbnz	r3, 80096b2 <_free_r+0x2e>
 80096a4:	6063      	str	r3, [r4, #4]
 80096a6:	6014      	str	r4, [r2, #0]
 80096a8:	4628      	mov	r0, r5
 80096aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096ae:	f000 bbad 	b.w	8009e0c <__malloc_unlock>
 80096b2:	42a3      	cmp	r3, r4
 80096b4:	d90c      	bls.n	80096d0 <_free_r+0x4c>
 80096b6:	6821      	ldr	r1, [r4, #0]
 80096b8:	1862      	adds	r2, r4, r1
 80096ba:	4293      	cmp	r3, r2
 80096bc:	bf04      	itt	eq
 80096be:	681a      	ldreq	r2, [r3, #0]
 80096c0:	685b      	ldreq	r3, [r3, #4]
 80096c2:	6063      	str	r3, [r4, #4]
 80096c4:	bf04      	itt	eq
 80096c6:	1852      	addeq	r2, r2, r1
 80096c8:	6022      	streq	r2, [r4, #0]
 80096ca:	6004      	str	r4, [r0, #0]
 80096cc:	e7ec      	b.n	80096a8 <_free_r+0x24>
 80096ce:	4613      	mov	r3, r2
 80096d0:	685a      	ldr	r2, [r3, #4]
 80096d2:	b10a      	cbz	r2, 80096d8 <_free_r+0x54>
 80096d4:	42a2      	cmp	r2, r4
 80096d6:	d9fa      	bls.n	80096ce <_free_r+0x4a>
 80096d8:	6819      	ldr	r1, [r3, #0]
 80096da:	1858      	adds	r0, r3, r1
 80096dc:	42a0      	cmp	r0, r4
 80096de:	d10b      	bne.n	80096f8 <_free_r+0x74>
 80096e0:	6820      	ldr	r0, [r4, #0]
 80096e2:	4401      	add	r1, r0
 80096e4:	1858      	adds	r0, r3, r1
 80096e6:	4282      	cmp	r2, r0
 80096e8:	6019      	str	r1, [r3, #0]
 80096ea:	d1dd      	bne.n	80096a8 <_free_r+0x24>
 80096ec:	6810      	ldr	r0, [r2, #0]
 80096ee:	6852      	ldr	r2, [r2, #4]
 80096f0:	605a      	str	r2, [r3, #4]
 80096f2:	4401      	add	r1, r0
 80096f4:	6019      	str	r1, [r3, #0]
 80096f6:	e7d7      	b.n	80096a8 <_free_r+0x24>
 80096f8:	d902      	bls.n	8009700 <_free_r+0x7c>
 80096fa:	230c      	movs	r3, #12
 80096fc:	602b      	str	r3, [r5, #0]
 80096fe:	e7d3      	b.n	80096a8 <_free_r+0x24>
 8009700:	6820      	ldr	r0, [r4, #0]
 8009702:	1821      	adds	r1, r4, r0
 8009704:	428a      	cmp	r2, r1
 8009706:	bf04      	itt	eq
 8009708:	6811      	ldreq	r1, [r2, #0]
 800970a:	6852      	ldreq	r2, [r2, #4]
 800970c:	6062      	str	r2, [r4, #4]
 800970e:	bf04      	itt	eq
 8009710:	1809      	addeq	r1, r1, r0
 8009712:	6021      	streq	r1, [r4, #0]
 8009714:	605c      	str	r4, [r3, #4]
 8009716:	e7c7      	b.n	80096a8 <_free_r+0x24>
 8009718:	bd38      	pop	{r3, r4, r5, pc}
 800971a:	bf00      	nop
 800971c:	2000020c 	.word	0x2000020c

08009720 <_malloc_r>:
 8009720:	b570      	push	{r4, r5, r6, lr}
 8009722:	1ccd      	adds	r5, r1, #3
 8009724:	f025 0503 	bic.w	r5, r5, #3
 8009728:	3508      	adds	r5, #8
 800972a:	2d0c      	cmp	r5, #12
 800972c:	bf38      	it	cc
 800972e:	250c      	movcc	r5, #12
 8009730:	2d00      	cmp	r5, #0
 8009732:	4606      	mov	r6, r0
 8009734:	db01      	blt.n	800973a <_malloc_r+0x1a>
 8009736:	42a9      	cmp	r1, r5
 8009738:	d903      	bls.n	8009742 <_malloc_r+0x22>
 800973a:	230c      	movs	r3, #12
 800973c:	6033      	str	r3, [r6, #0]
 800973e:	2000      	movs	r0, #0
 8009740:	bd70      	pop	{r4, r5, r6, pc}
 8009742:	f000 fb62 	bl	8009e0a <__malloc_lock>
 8009746:	4a21      	ldr	r2, [pc, #132]	; (80097cc <_malloc_r+0xac>)
 8009748:	6814      	ldr	r4, [r2, #0]
 800974a:	4621      	mov	r1, r4
 800974c:	b991      	cbnz	r1, 8009774 <_malloc_r+0x54>
 800974e:	4c20      	ldr	r4, [pc, #128]	; (80097d0 <_malloc_r+0xb0>)
 8009750:	6823      	ldr	r3, [r4, #0]
 8009752:	b91b      	cbnz	r3, 800975c <_malloc_r+0x3c>
 8009754:	4630      	mov	r0, r6
 8009756:	f000 fb17 	bl	8009d88 <_sbrk_r>
 800975a:	6020      	str	r0, [r4, #0]
 800975c:	4629      	mov	r1, r5
 800975e:	4630      	mov	r0, r6
 8009760:	f000 fb12 	bl	8009d88 <_sbrk_r>
 8009764:	1c43      	adds	r3, r0, #1
 8009766:	d124      	bne.n	80097b2 <_malloc_r+0x92>
 8009768:	230c      	movs	r3, #12
 800976a:	6033      	str	r3, [r6, #0]
 800976c:	4630      	mov	r0, r6
 800976e:	f000 fb4d 	bl	8009e0c <__malloc_unlock>
 8009772:	e7e4      	b.n	800973e <_malloc_r+0x1e>
 8009774:	680b      	ldr	r3, [r1, #0]
 8009776:	1b5b      	subs	r3, r3, r5
 8009778:	d418      	bmi.n	80097ac <_malloc_r+0x8c>
 800977a:	2b0b      	cmp	r3, #11
 800977c:	d90f      	bls.n	800979e <_malloc_r+0x7e>
 800977e:	600b      	str	r3, [r1, #0]
 8009780:	50cd      	str	r5, [r1, r3]
 8009782:	18cc      	adds	r4, r1, r3
 8009784:	4630      	mov	r0, r6
 8009786:	f000 fb41 	bl	8009e0c <__malloc_unlock>
 800978a:	f104 000b 	add.w	r0, r4, #11
 800978e:	1d23      	adds	r3, r4, #4
 8009790:	f020 0007 	bic.w	r0, r0, #7
 8009794:	1ac3      	subs	r3, r0, r3
 8009796:	d0d3      	beq.n	8009740 <_malloc_r+0x20>
 8009798:	425a      	negs	r2, r3
 800979a:	50e2      	str	r2, [r4, r3]
 800979c:	e7d0      	b.n	8009740 <_malloc_r+0x20>
 800979e:	428c      	cmp	r4, r1
 80097a0:	684b      	ldr	r3, [r1, #4]
 80097a2:	bf16      	itet	ne
 80097a4:	6063      	strne	r3, [r4, #4]
 80097a6:	6013      	streq	r3, [r2, #0]
 80097a8:	460c      	movne	r4, r1
 80097aa:	e7eb      	b.n	8009784 <_malloc_r+0x64>
 80097ac:	460c      	mov	r4, r1
 80097ae:	6849      	ldr	r1, [r1, #4]
 80097b0:	e7cc      	b.n	800974c <_malloc_r+0x2c>
 80097b2:	1cc4      	adds	r4, r0, #3
 80097b4:	f024 0403 	bic.w	r4, r4, #3
 80097b8:	42a0      	cmp	r0, r4
 80097ba:	d005      	beq.n	80097c8 <_malloc_r+0xa8>
 80097bc:	1a21      	subs	r1, r4, r0
 80097be:	4630      	mov	r0, r6
 80097c0:	f000 fae2 	bl	8009d88 <_sbrk_r>
 80097c4:	3001      	adds	r0, #1
 80097c6:	d0cf      	beq.n	8009768 <_malloc_r+0x48>
 80097c8:	6025      	str	r5, [r4, #0]
 80097ca:	e7db      	b.n	8009784 <_malloc_r+0x64>
 80097cc:	2000020c 	.word	0x2000020c
 80097d0:	20000210 	.word	0x20000210

080097d4 <__ssputs_r>:
 80097d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097d8:	688e      	ldr	r6, [r1, #8]
 80097da:	429e      	cmp	r6, r3
 80097dc:	4682      	mov	sl, r0
 80097de:	460c      	mov	r4, r1
 80097e0:	4690      	mov	r8, r2
 80097e2:	4699      	mov	r9, r3
 80097e4:	d837      	bhi.n	8009856 <__ssputs_r+0x82>
 80097e6:	898a      	ldrh	r2, [r1, #12]
 80097e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80097ec:	d031      	beq.n	8009852 <__ssputs_r+0x7e>
 80097ee:	6825      	ldr	r5, [r4, #0]
 80097f0:	6909      	ldr	r1, [r1, #16]
 80097f2:	1a6f      	subs	r7, r5, r1
 80097f4:	6965      	ldr	r5, [r4, #20]
 80097f6:	2302      	movs	r3, #2
 80097f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80097fc:	fb95 f5f3 	sdiv	r5, r5, r3
 8009800:	f109 0301 	add.w	r3, r9, #1
 8009804:	443b      	add	r3, r7
 8009806:	429d      	cmp	r5, r3
 8009808:	bf38      	it	cc
 800980a:	461d      	movcc	r5, r3
 800980c:	0553      	lsls	r3, r2, #21
 800980e:	d530      	bpl.n	8009872 <__ssputs_r+0x9e>
 8009810:	4629      	mov	r1, r5
 8009812:	f7ff ff85 	bl	8009720 <_malloc_r>
 8009816:	4606      	mov	r6, r0
 8009818:	b950      	cbnz	r0, 8009830 <__ssputs_r+0x5c>
 800981a:	230c      	movs	r3, #12
 800981c:	f8ca 3000 	str.w	r3, [sl]
 8009820:	89a3      	ldrh	r3, [r4, #12]
 8009822:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009826:	81a3      	strh	r3, [r4, #12]
 8009828:	f04f 30ff 	mov.w	r0, #4294967295
 800982c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009830:	463a      	mov	r2, r7
 8009832:	6921      	ldr	r1, [r4, #16]
 8009834:	f000 fac5 	bl	8009dc2 <memcpy>
 8009838:	89a3      	ldrh	r3, [r4, #12]
 800983a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800983e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009842:	81a3      	strh	r3, [r4, #12]
 8009844:	6126      	str	r6, [r4, #16]
 8009846:	6165      	str	r5, [r4, #20]
 8009848:	443e      	add	r6, r7
 800984a:	1bed      	subs	r5, r5, r7
 800984c:	6026      	str	r6, [r4, #0]
 800984e:	60a5      	str	r5, [r4, #8]
 8009850:	464e      	mov	r6, r9
 8009852:	454e      	cmp	r6, r9
 8009854:	d900      	bls.n	8009858 <__ssputs_r+0x84>
 8009856:	464e      	mov	r6, r9
 8009858:	4632      	mov	r2, r6
 800985a:	4641      	mov	r1, r8
 800985c:	6820      	ldr	r0, [r4, #0]
 800985e:	f000 fabb 	bl	8009dd8 <memmove>
 8009862:	68a3      	ldr	r3, [r4, #8]
 8009864:	1b9b      	subs	r3, r3, r6
 8009866:	60a3      	str	r3, [r4, #8]
 8009868:	6823      	ldr	r3, [r4, #0]
 800986a:	441e      	add	r6, r3
 800986c:	6026      	str	r6, [r4, #0]
 800986e:	2000      	movs	r0, #0
 8009870:	e7dc      	b.n	800982c <__ssputs_r+0x58>
 8009872:	462a      	mov	r2, r5
 8009874:	f000 facb 	bl	8009e0e <_realloc_r>
 8009878:	4606      	mov	r6, r0
 800987a:	2800      	cmp	r0, #0
 800987c:	d1e2      	bne.n	8009844 <__ssputs_r+0x70>
 800987e:	6921      	ldr	r1, [r4, #16]
 8009880:	4650      	mov	r0, sl
 8009882:	f7ff feff 	bl	8009684 <_free_r>
 8009886:	e7c8      	b.n	800981a <__ssputs_r+0x46>

08009888 <_svfiprintf_r>:
 8009888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800988c:	461d      	mov	r5, r3
 800988e:	898b      	ldrh	r3, [r1, #12]
 8009890:	061f      	lsls	r7, r3, #24
 8009892:	b09d      	sub	sp, #116	; 0x74
 8009894:	4680      	mov	r8, r0
 8009896:	460c      	mov	r4, r1
 8009898:	4616      	mov	r6, r2
 800989a:	d50f      	bpl.n	80098bc <_svfiprintf_r+0x34>
 800989c:	690b      	ldr	r3, [r1, #16]
 800989e:	b96b      	cbnz	r3, 80098bc <_svfiprintf_r+0x34>
 80098a0:	2140      	movs	r1, #64	; 0x40
 80098a2:	f7ff ff3d 	bl	8009720 <_malloc_r>
 80098a6:	6020      	str	r0, [r4, #0]
 80098a8:	6120      	str	r0, [r4, #16]
 80098aa:	b928      	cbnz	r0, 80098b8 <_svfiprintf_r+0x30>
 80098ac:	230c      	movs	r3, #12
 80098ae:	f8c8 3000 	str.w	r3, [r8]
 80098b2:	f04f 30ff 	mov.w	r0, #4294967295
 80098b6:	e0c8      	b.n	8009a4a <_svfiprintf_r+0x1c2>
 80098b8:	2340      	movs	r3, #64	; 0x40
 80098ba:	6163      	str	r3, [r4, #20]
 80098bc:	2300      	movs	r3, #0
 80098be:	9309      	str	r3, [sp, #36]	; 0x24
 80098c0:	2320      	movs	r3, #32
 80098c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80098c6:	2330      	movs	r3, #48	; 0x30
 80098c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80098cc:	9503      	str	r5, [sp, #12]
 80098ce:	f04f 0b01 	mov.w	fp, #1
 80098d2:	4637      	mov	r7, r6
 80098d4:	463d      	mov	r5, r7
 80098d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80098da:	b10b      	cbz	r3, 80098e0 <_svfiprintf_r+0x58>
 80098dc:	2b25      	cmp	r3, #37	; 0x25
 80098de:	d13e      	bne.n	800995e <_svfiprintf_r+0xd6>
 80098e0:	ebb7 0a06 	subs.w	sl, r7, r6
 80098e4:	d00b      	beq.n	80098fe <_svfiprintf_r+0x76>
 80098e6:	4653      	mov	r3, sl
 80098e8:	4632      	mov	r2, r6
 80098ea:	4621      	mov	r1, r4
 80098ec:	4640      	mov	r0, r8
 80098ee:	f7ff ff71 	bl	80097d4 <__ssputs_r>
 80098f2:	3001      	adds	r0, #1
 80098f4:	f000 80a4 	beq.w	8009a40 <_svfiprintf_r+0x1b8>
 80098f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098fa:	4453      	add	r3, sl
 80098fc:	9309      	str	r3, [sp, #36]	; 0x24
 80098fe:	783b      	ldrb	r3, [r7, #0]
 8009900:	2b00      	cmp	r3, #0
 8009902:	f000 809d 	beq.w	8009a40 <_svfiprintf_r+0x1b8>
 8009906:	2300      	movs	r3, #0
 8009908:	f04f 32ff 	mov.w	r2, #4294967295
 800990c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009910:	9304      	str	r3, [sp, #16]
 8009912:	9307      	str	r3, [sp, #28]
 8009914:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009918:	931a      	str	r3, [sp, #104]	; 0x68
 800991a:	462f      	mov	r7, r5
 800991c:	2205      	movs	r2, #5
 800991e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009922:	4850      	ldr	r0, [pc, #320]	; (8009a64 <_svfiprintf_r+0x1dc>)
 8009924:	f7f6 fca4 	bl	8000270 <memchr>
 8009928:	9b04      	ldr	r3, [sp, #16]
 800992a:	b9d0      	cbnz	r0, 8009962 <_svfiprintf_r+0xda>
 800992c:	06d9      	lsls	r1, r3, #27
 800992e:	bf44      	itt	mi
 8009930:	2220      	movmi	r2, #32
 8009932:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009936:	071a      	lsls	r2, r3, #28
 8009938:	bf44      	itt	mi
 800993a:	222b      	movmi	r2, #43	; 0x2b
 800993c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009940:	782a      	ldrb	r2, [r5, #0]
 8009942:	2a2a      	cmp	r2, #42	; 0x2a
 8009944:	d015      	beq.n	8009972 <_svfiprintf_r+0xea>
 8009946:	9a07      	ldr	r2, [sp, #28]
 8009948:	462f      	mov	r7, r5
 800994a:	2000      	movs	r0, #0
 800994c:	250a      	movs	r5, #10
 800994e:	4639      	mov	r1, r7
 8009950:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009954:	3b30      	subs	r3, #48	; 0x30
 8009956:	2b09      	cmp	r3, #9
 8009958:	d94d      	bls.n	80099f6 <_svfiprintf_r+0x16e>
 800995a:	b1b8      	cbz	r0, 800998c <_svfiprintf_r+0x104>
 800995c:	e00f      	b.n	800997e <_svfiprintf_r+0xf6>
 800995e:	462f      	mov	r7, r5
 8009960:	e7b8      	b.n	80098d4 <_svfiprintf_r+0x4c>
 8009962:	4a40      	ldr	r2, [pc, #256]	; (8009a64 <_svfiprintf_r+0x1dc>)
 8009964:	1a80      	subs	r0, r0, r2
 8009966:	fa0b f000 	lsl.w	r0, fp, r0
 800996a:	4318      	orrs	r0, r3
 800996c:	9004      	str	r0, [sp, #16]
 800996e:	463d      	mov	r5, r7
 8009970:	e7d3      	b.n	800991a <_svfiprintf_r+0x92>
 8009972:	9a03      	ldr	r2, [sp, #12]
 8009974:	1d11      	adds	r1, r2, #4
 8009976:	6812      	ldr	r2, [r2, #0]
 8009978:	9103      	str	r1, [sp, #12]
 800997a:	2a00      	cmp	r2, #0
 800997c:	db01      	blt.n	8009982 <_svfiprintf_r+0xfa>
 800997e:	9207      	str	r2, [sp, #28]
 8009980:	e004      	b.n	800998c <_svfiprintf_r+0x104>
 8009982:	4252      	negs	r2, r2
 8009984:	f043 0302 	orr.w	r3, r3, #2
 8009988:	9207      	str	r2, [sp, #28]
 800998a:	9304      	str	r3, [sp, #16]
 800998c:	783b      	ldrb	r3, [r7, #0]
 800998e:	2b2e      	cmp	r3, #46	; 0x2e
 8009990:	d10c      	bne.n	80099ac <_svfiprintf_r+0x124>
 8009992:	787b      	ldrb	r3, [r7, #1]
 8009994:	2b2a      	cmp	r3, #42	; 0x2a
 8009996:	d133      	bne.n	8009a00 <_svfiprintf_r+0x178>
 8009998:	9b03      	ldr	r3, [sp, #12]
 800999a:	1d1a      	adds	r2, r3, #4
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	9203      	str	r2, [sp, #12]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	bfb8      	it	lt
 80099a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80099a8:	3702      	adds	r7, #2
 80099aa:	9305      	str	r3, [sp, #20]
 80099ac:	4d2e      	ldr	r5, [pc, #184]	; (8009a68 <_svfiprintf_r+0x1e0>)
 80099ae:	7839      	ldrb	r1, [r7, #0]
 80099b0:	2203      	movs	r2, #3
 80099b2:	4628      	mov	r0, r5
 80099b4:	f7f6 fc5c 	bl	8000270 <memchr>
 80099b8:	b138      	cbz	r0, 80099ca <_svfiprintf_r+0x142>
 80099ba:	2340      	movs	r3, #64	; 0x40
 80099bc:	1b40      	subs	r0, r0, r5
 80099be:	fa03 f000 	lsl.w	r0, r3, r0
 80099c2:	9b04      	ldr	r3, [sp, #16]
 80099c4:	4303      	orrs	r3, r0
 80099c6:	3701      	adds	r7, #1
 80099c8:	9304      	str	r3, [sp, #16]
 80099ca:	7839      	ldrb	r1, [r7, #0]
 80099cc:	4827      	ldr	r0, [pc, #156]	; (8009a6c <_svfiprintf_r+0x1e4>)
 80099ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80099d2:	2206      	movs	r2, #6
 80099d4:	1c7e      	adds	r6, r7, #1
 80099d6:	f7f6 fc4b 	bl	8000270 <memchr>
 80099da:	2800      	cmp	r0, #0
 80099dc:	d038      	beq.n	8009a50 <_svfiprintf_r+0x1c8>
 80099de:	4b24      	ldr	r3, [pc, #144]	; (8009a70 <_svfiprintf_r+0x1e8>)
 80099e0:	bb13      	cbnz	r3, 8009a28 <_svfiprintf_r+0x1a0>
 80099e2:	9b03      	ldr	r3, [sp, #12]
 80099e4:	3307      	adds	r3, #7
 80099e6:	f023 0307 	bic.w	r3, r3, #7
 80099ea:	3308      	adds	r3, #8
 80099ec:	9303      	str	r3, [sp, #12]
 80099ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099f0:	444b      	add	r3, r9
 80099f2:	9309      	str	r3, [sp, #36]	; 0x24
 80099f4:	e76d      	b.n	80098d2 <_svfiprintf_r+0x4a>
 80099f6:	fb05 3202 	mla	r2, r5, r2, r3
 80099fa:	2001      	movs	r0, #1
 80099fc:	460f      	mov	r7, r1
 80099fe:	e7a6      	b.n	800994e <_svfiprintf_r+0xc6>
 8009a00:	2300      	movs	r3, #0
 8009a02:	3701      	adds	r7, #1
 8009a04:	9305      	str	r3, [sp, #20]
 8009a06:	4619      	mov	r1, r3
 8009a08:	250a      	movs	r5, #10
 8009a0a:	4638      	mov	r0, r7
 8009a0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a10:	3a30      	subs	r2, #48	; 0x30
 8009a12:	2a09      	cmp	r2, #9
 8009a14:	d903      	bls.n	8009a1e <_svfiprintf_r+0x196>
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d0c8      	beq.n	80099ac <_svfiprintf_r+0x124>
 8009a1a:	9105      	str	r1, [sp, #20]
 8009a1c:	e7c6      	b.n	80099ac <_svfiprintf_r+0x124>
 8009a1e:	fb05 2101 	mla	r1, r5, r1, r2
 8009a22:	2301      	movs	r3, #1
 8009a24:	4607      	mov	r7, r0
 8009a26:	e7f0      	b.n	8009a0a <_svfiprintf_r+0x182>
 8009a28:	ab03      	add	r3, sp, #12
 8009a2a:	9300      	str	r3, [sp, #0]
 8009a2c:	4622      	mov	r2, r4
 8009a2e:	4b11      	ldr	r3, [pc, #68]	; (8009a74 <_svfiprintf_r+0x1ec>)
 8009a30:	a904      	add	r1, sp, #16
 8009a32:	4640      	mov	r0, r8
 8009a34:	f3af 8000 	nop.w
 8009a38:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009a3c:	4681      	mov	r9, r0
 8009a3e:	d1d6      	bne.n	80099ee <_svfiprintf_r+0x166>
 8009a40:	89a3      	ldrh	r3, [r4, #12]
 8009a42:	065b      	lsls	r3, r3, #25
 8009a44:	f53f af35 	bmi.w	80098b2 <_svfiprintf_r+0x2a>
 8009a48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a4a:	b01d      	add	sp, #116	; 0x74
 8009a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a50:	ab03      	add	r3, sp, #12
 8009a52:	9300      	str	r3, [sp, #0]
 8009a54:	4622      	mov	r2, r4
 8009a56:	4b07      	ldr	r3, [pc, #28]	; (8009a74 <_svfiprintf_r+0x1ec>)
 8009a58:	a904      	add	r1, sp, #16
 8009a5a:	4640      	mov	r0, r8
 8009a5c:	f000 f882 	bl	8009b64 <_printf_i>
 8009a60:	e7ea      	b.n	8009a38 <_svfiprintf_r+0x1b0>
 8009a62:	bf00      	nop
 8009a64:	08009fda 	.word	0x08009fda
 8009a68:	08009fe0 	.word	0x08009fe0
 8009a6c:	08009fe4 	.word	0x08009fe4
 8009a70:	00000000 	.word	0x00000000
 8009a74:	080097d5 	.word	0x080097d5

08009a78 <_printf_common>:
 8009a78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a7c:	4691      	mov	r9, r2
 8009a7e:	461f      	mov	r7, r3
 8009a80:	688a      	ldr	r2, [r1, #8]
 8009a82:	690b      	ldr	r3, [r1, #16]
 8009a84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	bfb8      	it	lt
 8009a8c:	4613      	movlt	r3, r2
 8009a8e:	f8c9 3000 	str.w	r3, [r9]
 8009a92:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a96:	4606      	mov	r6, r0
 8009a98:	460c      	mov	r4, r1
 8009a9a:	b112      	cbz	r2, 8009aa2 <_printf_common+0x2a>
 8009a9c:	3301      	adds	r3, #1
 8009a9e:	f8c9 3000 	str.w	r3, [r9]
 8009aa2:	6823      	ldr	r3, [r4, #0]
 8009aa4:	0699      	lsls	r1, r3, #26
 8009aa6:	bf42      	ittt	mi
 8009aa8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009aac:	3302      	addmi	r3, #2
 8009aae:	f8c9 3000 	strmi.w	r3, [r9]
 8009ab2:	6825      	ldr	r5, [r4, #0]
 8009ab4:	f015 0506 	ands.w	r5, r5, #6
 8009ab8:	d107      	bne.n	8009aca <_printf_common+0x52>
 8009aba:	f104 0a19 	add.w	sl, r4, #25
 8009abe:	68e3      	ldr	r3, [r4, #12]
 8009ac0:	f8d9 2000 	ldr.w	r2, [r9]
 8009ac4:	1a9b      	subs	r3, r3, r2
 8009ac6:	42ab      	cmp	r3, r5
 8009ac8:	dc28      	bgt.n	8009b1c <_printf_common+0xa4>
 8009aca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009ace:	6822      	ldr	r2, [r4, #0]
 8009ad0:	3300      	adds	r3, #0
 8009ad2:	bf18      	it	ne
 8009ad4:	2301      	movne	r3, #1
 8009ad6:	0692      	lsls	r2, r2, #26
 8009ad8:	d42d      	bmi.n	8009b36 <_printf_common+0xbe>
 8009ada:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009ade:	4639      	mov	r1, r7
 8009ae0:	4630      	mov	r0, r6
 8009ae2:	47c0      	blx	r8
 8009ae4:	3001      	adds	r0, #1
 8009ae6:	d020      	beq.n	8009b2a <_printf_common+0xb2>
 8009ae8:	6823      	ldr	r3, [r4, #0]
 8009aea:	68e5      	ldr	r5, [r4, #12]
 8009aec:	f8d9 2000 	ldr.w	r2, [r9]
 8009af0:	f003 0306 	and.w	r3, r3, #6
 8009af4:	2b04      	cmp	r3, #4
 8009af6:	bf08      	it	eq
 8009af8:	1aad      	subeq	r5, r5, r2
 8009afa:	68a3      	ldr	r3, [r4, #8]
 8009afc:	6922      	ldr	r2, [r4, #16]
 8009afe:	bf0c      	ite	eq
 8009b00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b04:	2500      	movne	r5, #0
 8009b06:	4293      	cmp	r3, r2
 8009b08:	bfc4      	itt	gt
 8009b0a:	1a9b      	subgt	r3, r3, r2
 8009b0c:	18ed      	addgt	r5, r5, r3
 8009b0e:	f04f 0900 	mov.w	r9, #0
 8009b12:	341a      	adds	r4, #26
 8009b14:	454d      	cmp	r5, r9
 8009b16:	d11a      	bne.n	8009b4e <_printf_common+0xd6>
 8009b18:	2000      	movs	r0, #0
 8009b1a:	e008      	b.n	8009b2e <_printf_common+0xb6>
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	4652      	mov	r2, sl
 8009b20:	4639      	mov	r1, r7
 8009b22:	4630      	mov	r0, r6
 8009b24:	47c0      	blx	r8
 8009b26:	3001      	adds	r0, #1
 8009b28:	d103      	bne.n	8009b32 <_printf_common+0xba>
 8009b2a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b32:	3501      	adds	r5, #1
 8009b34:	e7c3      	b.n	8009abe <_printf_common+0x46>
 8009b36:	18e1      	adds	r1, r4, r3
 8009b38:	1c5a      	adds	r2, r3, #1
 8009b3a:	2030      	movs	r0, #48	; 0x30
 8009b3c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009b40:	4422      	add	r2, r4
 8009b42:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009b46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009b4a:	3302      	adds	r3, #2
 8009b4c:	e7c5      	b.n	8009ada <_printf_common+0x62>
 8009b4e:	2301      	movs	r3, #1
 8009b50:	4622      	mov	r2, r4
 8009b52:	4639      	mov	r1, r7
 8009b54:	4630      	mov	r0, r6
 8009b56:	47c0      	blx	r8
 8009b58:	3001      	adds	r0, #1
 8009b5a:	d0e6      	beq.n	8009b2a <_printf_common+0xb2>
 8009b5c:	f109 0901 	add.w	r9, r9, #1
 8009b60:	e7d8      	b.n	8009b14 <_printf_common+0x9c>
	...

08009b64 <_printf_i>:
 8009b64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b68:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009b6c:	460c      	mov	r4, r1
 8009b6e:	7e09      	ldrb	r1, [r1, #24]
 8009b70:	b085      	sub	sp, #20
 8009b72:	296e      	cmp	r1, #110	; 0x6e
 8009b74:	4617      	mov	r7, r2
 8009b76:	4606      	mov	r6, r0
 8009b78:	4698      	mov	r8, r3
 8009b7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b7c:	f000 80b3 	beq.w	8009ce6 <_printf_i+0x182>
 8009b80:	d822      	bhi.n	8009bc8 <_printf_i+0x64>
 8009b82:	2963      	cmp	r1, #99	; 0x63
 8009b84:	d036      	beq.n	8009bf4 <_printf_i+0x90>
 8009b86:	d80a      	bhi.n	8009b9e <_printf_i+0x3a>
 8009b88:	2900      	cmp	r1, #0
 8009b8a:	f000 80b9 	beq.w	8009d00 <_printf_i+0x19c>
 8009b8e:	2958      	cmp	r1, #88	; 0x58
 8009b90:	f000 8083 	beq.w	8009c9a <_printf_i+0x136>
 8009b94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b98:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009b9c:	e032      	b.n	8009c04 <_printf_i+0xa0>
 8009b9e:	2964      	cmp	r1, #100	; 0x64
 8009ba0:	d001      	beq.n	8009ba6 <_printf_i+0x42>
 8009ba2:	2969      	cmp	r1, #105	; 0x69
 8009ba4:	d1f6      	bne.n	8009b94 <_printf_i+0x30>
 8009ba6:	6820      	ldr	r0, [r4, #0]
 8009ba8:	6813      	ldr	r3, [r2, #0]
 8009baa:	0605      	lsls	r5, r0, #24
 8009bac:	f103 0104 	add.w	r1, r3, #4
 8009bb0:	d52a      	bpl.n	8009c08 <_printf_i+0xa4>
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	6011      	str	r1, [r2, #0]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	da03      	bge.n	8009bc2 <_printf_i+0x5e>
 8009bba:	222d      	movs	r2, #45	; 0x2d
 8009bbc:	425b      	negs	r3, r3
 8009bbe:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009bc2:	486f      	ldr	r0, [pc, #444]	; (8009d80 <_printf_i+0x21c>)
 8009bc4:	220a      	movs	r2, #10
 8009bc6:	e039      	b.n	8009c3c <_printf_i+0xd8>
 8009bc8:	2973      	cmp	r1, #115	; 0x73
 8009bca:	f000 809d 	beq.w	8009d08 <_printf_i+0x1a4>
 8009bce:	d808      	bhi.n	8009be2 <_printf_i+0x7e>
 8009bd0:	296f      	cmp	r1, #111	; 0x6f
 8009bd2:	d020      	beq.n	8009c16 <_printf_i+0xb2>
 8009bd4:	2970      	cmp	r1, #112	; 0x70
 8009bd6:	d1dd      	bne.n	8009b94 <_printf_i+0x30>
 8009bd8:	6823      	ldr	r3, [r4, #0]
 8009bda:	f043 0320 	orr.w	r3, r3, #32
 8009bde:	6023      	str	r3, [r4, #0]
 8009be0:	e003      	b.n	8009bea <_printf_i+0x86>
 8009be2:	2975      	cmp	r1, #117	; 0x75
 8009be4:	d017      	beq.n	8009c16 <_printf_i+0xb2>
 8009be6:	2978      	cmp	r1, #120	; 0x78
 8009be8:	d1d4      	bne.n	8009b94 <_printf_i+0x30>
 8009bea:	2378      	movs	r3, #120	; 0x78
 8009bec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009bf0:	4864      	ldr	r0, [pc, #400]	; (8009d84 <_printf_i+0x220>)
 8009bf2:	e055      	b.n	8009ca0 <_printf_i+0x13c>
 8009bf4:	6813      	ldr	r3, [r2, #0]
 8009bf6:	1d19      	adds	r1, r3, #4
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	6011      	str	r1, [r2, #0]
 8009bfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c04:	2301      	movs	r3, #1
 8009c06:	e08c      	b.n	8009d22 <_printf_i+0x1be>
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	6011      	str	r1, [r2, #0]
 8009c0c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009c10:	bf18      	it	ne
 8009c12:	b21b      	sxthne	r3, r3
 8009c14:	e7cf      	b.n	8009bb6 <_printf_i+0x52>
 8009c16:	6813      	ldr	r3, [r2, #0]
 8009c18:	6825      	ldr	r5, [r4, #0]
 8009c1a:	1d18      	adds	r0, r3, #4
 8009c1c:	6010      	str	r0, [r2, #0]
 8009c1e:	0628      	lsls	r0, r5, #24
 8009c20:	d501      	bpl.n	8009c26 <_printf_i+0xc2>
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	e002      	b.n	8009c2c <_printf_i+0xc8>
 8009c26:	0668      	lsls	r0, r5, #25
 8009c28:	d5fb      	bpl.n	8009c22 <_printf_i+0xbe>
 8009c2a:	881b      	ldrh	r3, [r3, #0]
 8009c2c:	4854      	ldr	r0, [pc, #336]	; (8009d80 <_printf_i+0x21c>)
 8009c2e:	296f      	cmp	r1, #111	; 0x6f
 8009c30:	bf14      	ite	ne
 8009c32:	220a      	movne	r2, #10
 8009c34:	2208      	moveq	r2, #8
 8009c36:	2100      	movs	r1, #0
 8009c38:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009c3c:	6865      	ldr	r5, [r4, #4]
 8009c3e:	60a5      	str	r5, [r4, #8]
 8009c40:	2d00      	cmp	r5, #0
 8009c42:	f2c0 8095 	blt.w	8009d70 <_printf_i+0x20c>
 8009c46:	6821      	ldr	r1, [r4, #0]
 8009c48:	f021 0104 	bic.w	r1, r1, #4
 8009c4c:	6021      	str	r1, [r4, #0]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d13d      	bne.n	8009cce <_printf_i+0x16a>
 8009c52:	2d00      	cmp	r5, #0
 8009c54:	f040 808e 	bne.w	8009d74 <_printf_i+0x210>
 8009c58:	4665      	mov	r5, ip
 8009c5a:	2a08      	cmp	r2, #8
 8009c5c:	d10b      	bne.n	8009c76 <_printf_i+0x112>
 8009c5e:	6823      	ldr	r3, [r4, #0]
 8009c60:	07db      	lsls	r3, r3, #31
 8009c62:	d508      	bpl.n	8009c76 <_printf_i+0x112>
 8009c64:	6923      	ldr	r3, [r4, #16]
 8009c66:	6862      	ldr	r2, [r4, #4]
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	bfde      	ittt	le
 8009c6c:	2330      	movle	r3, #48	; 0x30
 8009c6e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009c72:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009c76:	ebac 0305 	sub.w	r3, ip, r5
 8009c7a:	6123      	str	r3, [r4, #16]
 8009c7c:	f8cd 8000 	str.w	r8, [sp]
 8009c80:	463b      	mov	r3, r7
 8009c82:	aa03      	add	r2, sp, #12
 8009c84:	4621      	mov	r1, r4
 8009c86:	4630      	mov	r0, r6
 8009c88:	f7ff fef6 	bl	8009a78 <_printf_common>
 8009c8c:	3001      	adds	r0, #1
 8009c8e:	d14d      	bne.n	8009d2c <_printf_i+0x1c8>
 8009c90:	f04f 30ff 	mov.w	r0, #4294967295
 8009c94:	b005      	add	sp, #20
 8009c96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c9a:	4839      	ldr	r0, [pc, #228]	; (8009d80 <_printf_i+0x21c>)
 8009c9c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009ca0:	6813      	ldr	r3, [r2, #0]
 8009ca2:	6821      	ldr	r1, [r4, #0]
 8009ca4:	1d1d      	adds	r5, r3, #4
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	6015      	str	r5, [r2, #0]
 8009caa:	060a      	lsls	r2, r1, #24
 8009cac:	d50b      	bpl.n	8009cc6 <_printf_i+0x162>
 8009cae:	07ca      	lsls	r2, r1, #31
 8009cb0:	bf44      	itt	mi
 8009cb2:	f041 0120 	orrmi.w	r1, r1, #32
 8009cb6:	6021      	strmi	r1, [r4, #0]
 8009cb8:	b91b      	cbnz	r3, 8009cc2 <_printf_i+0x15e>
 8009cba:	6822      	ldr	r2, [r4, #0]
 8009cbc:	f022 0220 	bic.w	r2, r2, #32
 8009cc0:	6022      	str	r2, [r4, #0]
 8009cc2:	2210      	movs	r2, #16
 8009cc4:	e7b7      	b.n	8009c36 <_printf_i+0xd2>
 8009cc6:	064d      	lsls	r5, r1, #25
 8009cc8:	bf48      	it	mi
 8009cca:	b29b      	uxthmi	r3, r3
 8009ccc:	e7ef      	b.n	8009cae <_printf_i+0x14a>
 8009cce:	4665      	mov	r5, ip
 8009cd0:	fbb3 f1f2 	udiv	r1, r3, r2
 8009cd4:	fb02 3311 	mls	r3, r2, r1, r3
 8009cd8:	5cc3      	ldrb	r3, [r0, r3]
 8009cda:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009cde:	460b      	mov	r3, r1
 8009ce0:	2900      	cmp	r1, #0
 8009ce2:	d1f5      	bne.n	8009cd0 <_printf_i+0x16c>
 8009ce4:	e7b9      	b.n	8009c5a <_printf_i+0xf6>
 8009ce6:	6813      	ldr	r3, [r2, #0]
 8009ce8:	6825      	ldr	r5, [r4, #0]
 8009cea:	6961      	ldr	r1, [r4, #20]
 8009cec:	1d18      	adds	r0, r3, #4
 8009cee:	6010      	str	r0, [r2, #0]
 8009cf0:	0628      	lsls	r0, r5, #24
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	d501      	bpl.n	8009cfa <_printf_i+0x196>
 8009cf6:	6019      	str	r1, [r3, #0]
 8009cf8:	e002      	b.n	8009d00 <_printf_i+0x19c>
 8009cfa:	066a      	lsls	r2, r5, #25
 8009cfc:	d5fb      	bpl.n	8009cf6 <_printf_i+0x192>
 8009cfe:	8019      	strh	r1, [r3, #0]
 8009d00:	2300      	movs	r3, #0
 8009d02:	6123      	str	r3, [r4, #16]
 8009d04:	4665      	mov	r5, ip
 8009d06:	e7b9      	b.n	8009c7c <_printf_i+0x118>
 8009d08:	6813      	ldr	r3, [r2, #0]
 8009d0a:	1d19      	adds	r1, r3, #4
 8009d0c:	6011      	str	r1, [r2, #0]
 8009d0e:	681d      	ldr	r5, [r3, #0]
 8009d10:	6862      	ldr	r2, [r4, #4]
 8009d12:	2100      	movs	r1, #0
 8009d14:	4628      	mov	r0, r5
 8009d16:	f7f6 faab 	bl	8000270 <memchr>
 8009d1a:	b108      	cbz	r0, 8009d20 <_printf_i+0x1bc>
 8009d1c:	1b40      	subs	r0, r0, r5
 8009d1e:	6060      	str	r0, [r4, #4]
 8009d20:	6863      	ldr	r3, [r4, #4]
 8009d22:	6123      	str	r3, [r4, #16]
 8009d24:	2300      	movs	r3, #0
 8009d26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d2a:	e7a7      	b.n	8009c7c <_printf_i+0x118>
 8009d2c:	6923      	ldr	r3, [r4, #16]
 8009d2e:	462a      	mov	r2, r5
 8009d30:	4639      	mov	r1, r7
 8009d32:	4630      	mov	r0, r6
 8009d34:	47c0      	blx	r8
 8009d36:	3001      	adds	r0, #1
 8009d38:	d0aa      	beq.n	8009c90 <_printf_i+0x12c>
 8009d3a:	6823      	ldr	r3, [r4, #0]
 8009d3c:	079b      	lsls	r3, r3, #30
 8009d3e:	d413      	bmi.n	8009d68 <_printf_i+0x204>
 8009d40:	68e0      	ldr	r0, [r4, #12]
 8009d42:	9b03      	ldr	r3, [sp, #12]
 8009d44:	4298      	cmp	r0, r3
 8009d46:	bfb8      	it	lt
 8009d48:	4618      	movlt	r0, r3
 8009d4a:	e7a3      	b.n	8009c94 <_printf_i+0x130>
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	464a      	mov	r2, r9
 8009d50:	4639      	mov	r1, r7
 8009d52:	4630      	mov	r0, r6
 8009d54:	47c0      	blx	r8
 8009d56:	3001      	adds	r0, #1
 8009d58:	d09a      	beq.n	8009c90 <_printf_i+0x12c>
 8009d5a:	3501      	adds	r5, #1
 8009d5c:	68e3      	ldr	r3, [r4, #12]
 8009d5e:	9a03      	ldr	r2, [sp, #12]
 8009d60:	1a9b      	subs	r3, r3, r2
 8009d62:	42ab      	cmp	r3, r5
 8009d64:	dcf2      	bgt.n	8009d4c <_printf_i+0x1e8>
 8009d66:	e7eb      	b.n	8009d40 <_printf_i+0x1dc>
 8009d68:	2500      	movs	r5, #0
 8009d6a:	f104 0919 	add.w	r9, r4, #25
 8009d6e:	e7f5      	b.n	8009d5c <_printf_i+0x1f8>
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d1ac      	bne.n	8009cce <_printf_i+0x16a>
 8009d74:	7803      	ldrb	r3, [r0, #0]
 8009d76:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009d7a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009d7e:	e76c      	b.n	8009c5a <_printf_i+0xf6>
 8009d80:	08009feb 	.word	0x08009feb
 8009d84:	08009ffc 	.word	0x08009ffc

08009d88 <_sbrk_r>:
 8009d88:	b538      	push	{r3, r4, r5, lr}
 8009d8a:	4c06      	ldr	r4, [pc, #24]	; (8009da4 <_sbrk_r+0x1c>)
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	4605      	mov	r5, r0
 8009d90:	4608      	mov	r0, r1
 8009d92:	6023      	str	r3, [r4, #0]
 8009d94:	f7f9 f90a 	bl	8002fac <_sbrk>
 8009d98:	1c43      	adds	r3, r0, #1
 8009d9a:	d102      	bne.n	8009da2 <_sbrk_r+0x1a>
 8009d9c:	6823      	ldr	r3, [r4, #0]
 8009d9e:	b103      	cbz	r3, 8009da2 <_sbrk_r+0x1a>
 8009da0:	602b      	str	r3, [r5, #0]
 8009da2:	bd38      	pop	{r3, r4, r5, pc}
 8009da4:	2005aa14 	.word	0x2005aa14

08009da8 <__ascii_wctomb>:
 8009da8:	b149      	cbz	r1, 8009dbe <__ascii_wctomb+0x16>
 8009daa:	2aff      	cmp	r2, #255	; 0xff
 8009dac:	bf85      	ittet	hi
 8009dae:	238a      	movhi	r3, #138	; 0x8a
 8009db0:	6003      	strhi	r3, [r0, #0]
 8009db2:	700a      	strbls	r2, [r1, #0]
 8009db4:	f04f 30ff 	movhi.w	r0, #4294967295
 8009db8:	bf98      	it	ls
 8009dba:	2001      	movls	r0, #1
 8009dbc:	4770      	bx	lr
 8009dbe:	4608      	mov	r0, r1
 8009dc0:	4770      	bx	lr

08009dc2 <memcpy>:
 8009dc2:	b510      	push	{r4, lr}
 8009dc4:	1e43      	subs	r3, r0, #1
 8009dc6:	440a      	add	r2, r1
 8009dc8:	4291      	cmp	r1, r2
 8009dca:	d100      	bne.n	8009dce <memcpy+0xc>
 8009dcc:	bd10      	pop	{r4, pc}
 8009dce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009dd6:	e7f7      	b.n	8009dc8 <memcpy+0x6>

08009dd8 <memmove>:
 8009dd8:	4288      	cmp	r0, r1
 8009dda:	b510      	push	{r4, lr}
 8009ddc:	eb01 0302 	add.w	r3, r1, r2
 8009de0:	d807      	bhi.n	8009df2 <memmove+0x1a>
 8009de2:	1e42      	subs	r2, r0, #1
 8009de4:	4299      	cmp	r1, r3
 8009de6:	d00a      	beq.n	8009dfe <memmove+0x26>
 8009de8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dec:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009df0:	e7f8      	b.n	8009de4 <memmove+0xc>
 8009df2:	4283      	cmp	r3, r0
 8009df4:	d9f5      	bls.n	8009de2 <memmove+0xa>
 8009df6:	1881      	adds	r1, r0, r2
 8009df8:	1ad2      	subs	r2, r2, r3
 8009dfa:	42d3      	cmn	r3, r2
 8009dfc:	d100      	bne.n	8009e00 <memmove+0x28>
 8009dfe:	bd10      	pop	{r4, pc}
 8009e00:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e04:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009e08:	e7f7      	b.n	8009dfa <memmove+0x22>

08009e0a <__malloc_lock>:
 8009e0a:	4770      	bx	lr

08009e0c <__malloc_unlock>:
 8009e0c:	4770      	bx	lr

08009e0e <_realloc_r>:
 8009e0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e10:	4607      	mov	r7, r0
 8009e12:	4614      	mov	r4, r2
 8009e14:	460e      	mov	r6, r1
 8009e16:	b921      	cbnz	r1, 8009e22 <_realloc_r+0x14>
 8009e18:	4611      	mov	r1, r2
 8009e1a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009e1e:	f7ff bc7f 	b.w	8009720 <_malloc_r>
 8009e22:	b922      	cbnz	r2, 8009e2e <_realloc_r+0x20>
 8009e24:	f7ff fc2e 	bl	8009684 <_free_r>
 8009e28:	4625      	mov	r5, r4
 8009e2a:	4628      	mov	r0, r5
 8009e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e2e:	f000 f814 	bl	8009e5a <_malloc_usable_size_r>
 8009e32:	42a0      	cmp	r0, r4
 8009e34:	d20f      	bcs.n	8009e56 <_realloc_r+0x48>
 8009e36:	4621      	mov	r1, r4
 8009e38:	4638      	mov	r0, r7
 8009e3a:	f7ff fc71 	bl	8009720 <_malloc_r>
 8009e3e:	4605      	mov	r5, r0
 8009e40:	2800      	cmp	r0, #0
 8009e42:	d0f2      	beq.n	8009e2a <_realloc_r+0x1c>
 8009e44:	4631      	mov	r1, r6
 8009e46:	4622      	mov	r2, r4
 8009e48:	f7ff ffbb 	bl	8009dc2 <memcpy>
 8009e4c:	4631      	mov	r1, r6
 8009e4e:	4638      	mov	r0, r7
 8009e50:	f7ff fc18 	bl	8009684 <_free_r>
 8009e54:	e7e9      	b.n	8009e2a <_realloc_r+0x1c>
 8009e56:	4635      	mov	r5, r6
 8009e58:	e7e7      	b.n	8009e2a <_realloc_r+0x1c>

08009e5a <_malloc_usable_size_r>:
 8009e5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e5e:	1f18      	subs	r0, r3, #4
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	bfbc      	itt	lt
 8009e64:	580b      	ldrlt	r3, [r1, r0]
 8009e66:	18c0      	addlt	r0, r0, r3
 8009e68:	4770      	bx	lr
	...

08009e6c <_init>:
 8009e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e6e:	bf00      	nop
 8009e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e72:	bc08      	pop	{r3}
 8009e74:	469e      	mov	lr, r3
 8009e76:	4770      	bx	lr

08009e78 <_fini>:
 8009e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e7a:	bf00      	nop
 8009e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e7e:	bc08      	pop	{r3}
 8009e80:	469e      	mov	lr, r3
 8009e82:	4770      	bx	lr
