[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F26K83 ]
[d frameptr 16353 ]
"1 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\abs.c
[v _abs abs `(i  1 e 2 0 ]
"4 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"43 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\fltol.c
[v ___fltol __fltol `(l  1 e 4 0 ]
"86 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"4 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\memcpy.c
[v _memcpy memcpy `(*.39v  1 e 2 0 ]
[v i2_memcpy memcpy `(*.39v  1 e 2 0 ]
"10 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"15 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"10 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\xxtofl.c
[v ___xxtofl __xxtofl `(d  1 e 4 0 ]
"9 C:\Users\henry\MPLABXProjects\Test.X\encoders.c
[v _encoders_init encoders_init `(v  1 e 1 0 ]
"40
[v _count_delta count_delta `(c  1 e 1 0 ]
"49
[v _encoders_update encoders_update `(v  1 e 1 0 ]
"58
[v _encoders_is_limit encoders_is_limit `(uc  1 e 1 0 ]
"67
[v _encoders_get_pos encoders_get_pos `(uc  1 e 1 0 ]
"11 C:\Users\henry\MPLABXProjects\Test.X\libcan/can.c
[v _can_init can_init `(v  1 e 1 0 ]
"59
[v _can_txq_push can_txq_push `(uc  1 e 1 0 ]
"87
[v _can_tx can_tx `(v  1 e 1 0 ]
"110
[v _RXB0_int RXB0_int `IIH(v  1 e 1 0 ]
"133
[v _TXB0_int TXB0_int `IIH(v  1 e 1 0 ]
"8 C:\Users\henry\MPLABXProjects\Test.X\libpicutil/time.c
[v _time_init time_init `(v  1 e 1 0 ]
"19
[v _time_millis time_millis `(us  1 e 2 0 ]
"27
[v _time_secs time_secs `(us  1 e 2 0 ]
"37
[v _TMR0_int TMR0_int `IIH(v  1 e 1 0 ]
"11 C:\Users\henry\MPLABXProjects\Test.X\libpicutil/uart_debug.c
[v _uart_init uart_init `(v  1 e 1 0 ]
"39
[v _uart_tx uart_tx `(v  1 e 1 0 ]
"61
[v _U1TX_int U1TX_int `IIH(v  1 e 1 0 ]
"54 C:\Users\henry\MPLABXProjects\Test.X\main.c
[v _main main `(i  1 e 2 0 ]
"118
[v _on_can_rx on_can_rx `(v  1 e 1 0 ]
"7 C:\Users\henry\MPLABXProjects\Test.X\motors.c
[v _motors_init motors_init `(v  1 e 1 0 ]
"39
[v _motor_set motor_set `(v  1 e 1 0 ]
"66
[v _calc_speed calc_speed `(c  1 e 1 0 ]
"75
[v _motor_control motor_control `(v  1 e 1 0 ]
"5 C:\Users\henry\MPLABXProjects\Test.X\solenoids.c
[v _solenoids_init solenoids_init `(v  1 e 1 0 ]
"17
[v _solenoids_set solenoids_set `(v  1 e 1 0 ]
"16 C:\Users\henry\MPLABXProjects\Test.X/encoders.h
[v _encoders_errors encoders_errors `uc  1 e 1 0 ]
"17
[v _enc_1_count enc_1_count `us  1 e 2 0 ]
"18
[v _enc_2_count enc_2_count `us  1 e 2 0 ]
[s S1073 . 1 `uc 1 BRP0 1 0 :1:0 
`uc 1 BRP1 1 0 :1:1 
`uc 1 BRP2 1 0 :1:2 
`uc 1 BRP3 1 0 :1:3 
`uc 1 BRP4 1 0 :1:4 
`uc 1 BRP5 1 0 :1:5 
`uc 1 SJW0 1 0 :1:6 
`uc 1 SJW1 1 0 :1:7 
]
"458 C:/Program Files/Microchip/MPLABX/v5.50/packs/Microchip/PIC18F-K_DFP/1.4.87/xc8\pic\include\proc\pic18f26k83.h
[s S1082 . 1 `uc 1 BRP 1 0 :6:0 
`uc 1 SJW 1 0 :2:6 
]
[u S1085 . 1 `S1073 1 . 1 0 `S1082 1 . 1 0 ]
[v _BRGCON1bits BRGCON1bits `VES1085  1 e 1 @14083 ]
[s S1101 . 1 `uc 1 PRSEG0 1 0 :1:0 
`uc 1 PRSEG1 1 0 :1:1 
`uc 1 PRSEG2 1 0 :1:2 
`uc 1 SEG1PH0 1 0 :1:3 
`uc 1 SEG1PH1 1 0 :1:4 
`uc 1 SEG1PH2 1 0 :1:5 
`uc 1 SAM 1 0 :1:6 
`uc 1 SEG2PHTS 1 0 :1:7 
]
"534
[s S1110 . 1 `uc 1 PRSEG 1 0 :3:0 
`uc 1 SEG1PH 1 0 :3:3 
]
[u S1113 . 1 `S1101 1 . 1 0 `S1110 1 . 1 0 ]
[v _BRGCON2bits BRGCON2bits `VES1113  1 e 1 @14084 ]
[s S1051 . 1 `uc 1 SEG2PH0 1 0 :1:0 
`uc 1 SEG2PH1 1 0 :1:1 
`uc 1 SEG2PH2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 WAKFIL 1 0 :1:6 
`uc 1 WAKDIS 1 0 :1:7 
]
"607
[s S1058 . 1 `uc 1 SEG2PH 1 0 :3:0 
]
[u S1060 . 1 `S1051 1 . 1 0 `S1058 1 . 1 0 ]
[v _BRGCON3bits BRGCON3bits `VES1060  1 e 1 @14085 ]
[s S407 . 1 `uc 1 OUTPS 1 0 :4:0 
`uc 1 CKPS 1 0 :3:4 
`uc 1 ON 1 0 :1:7 
]
"2220
[s S411 . 1 `uc 1 T2OUTPS 1 0 :4:0 
`uc 1 T2CKPS 1 0 :3:4 
`uc 1 T2ON 1 0 :1:7 
]
[s S415 . 1 `uc 1 T2OUTPS0 1 0 :1:0 
`uc 1 T2OUTPS1 1 0 :1:1 
`uc 1 T2OUTPS2 1 0 :1:2 
`uc 1 T2OUTPS3 1 0 :1:3 
`uc 1 T2CKPS0 1 0 :1:4 
`uc 1 T2CKPS1 1 0 :1:5 
`uc 1 T2CKPS2 1 0 :1:6 
]
[s S423 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
`uc 1 CKPS2 1 0 :1:6 
`uc 1 TMR2ON 1 0 :1:7 
]
[u S432 . 1 `S407 1 . 1 0 `S411 1 . 1 0 `S415 1 . 1 0 `S423 1 . 1 0 ]
[v _T2CONbits T2CONbits `VES432  1 e 1 @16300 ]
"2463
[v _T2CLK T2CLK `VEuc  1 e 1 @16302 ]
[s S1634 . 1 `uc 1 OUTPS 1 0 :4:0 
`uc 1 MD16 1 0 :1:4 
`uc 1 OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
"4004
[s S1640 . 1 `uc 1 T0OUTPS 1 0 :4:0 
`uc 1 T0MD16 1 0 :1:4 
`uc 1 T0OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 T0EN 1 0 :1:7 
]
[s S1646 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 T016BIT 1 0 :1:4 
]
[u S1652 . 1 `S1634 1 . 1 0 `S1640 1 . 1 0 `S1646 1 . 1 0 ]
[v _T0CON0bits T0CON0bits `VES1652  1 e 1 @16312 ]
[s S1531 . 1 `uc 1 CKPS 1 0 :4:0 
`uc 1 ASYNC 1 0 :1:4 
`uc 1 CS 1 0 :3:5 
]
"4111
[s S1535 . 1 `uc 1 CKPS0 1 0 :1:0 
`uc 1 CKPS1 1 0 :1:1 
`uc 1 CKPS2 1 0 :1:2 
`uc 1 CKPS3 1 0 :1:3 
`uc 1 T0ASYNC 1 0 :1:4 
`uc 1 CS0 1 0 :1:5 
`uc 1 CS1 1 0 :1:6 
`uc 1 CS2 1 0 :1:7 
]
[s S1544 . 1 `uc 1 T0CKPS 1 0 :4:0 
`uc 1 . 1 0 :1:4 
`uc 1 T0CS 1 0 :3:5 
]
[s S1548 . 1 `uc 1 T0CKPS0 1 0 :1:0 
`uc 1 T0CKPS1 1 0 :1:1 
`uc 1 T0CKPS2 1 0 :1:2 
`uc 1 T0CKPS3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 T0CS0 1 0 :1:5 
`uc 1 T0CS1 1 0 :1:6 
`uc 1 T0CS2 1 0 :1:7 
]
[u S1557 . 1 `S1531 1 . 1 0 `S1535 1 . 1 0 `S1544 1 . 1 0 `S1548 1 . 1 0 ]
[v _T0CON1bits T0CON1bits `VES1557  1 e 1 @16313 ]
[s S585 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
"4355
[s S594 . 1 `uc 1 LB0 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
`uc 1 LB2 1 0 :1:2 
`uc 1 LB3 1 0 :1:3 
`uc 1 LB4 1 0 :1:4 
`uc 1 LB5 1 0 :1:5 
`uc 1 LB6 1 0 :1:6 
`uc 1 LB7 1 0 :1:7 
]
[u S603 . 1 `S585 1 . 1 0 `S594 1 . 1 0 ]
[v _LATBbits LATBbits `VES603  1 e 1 @16315 ]
[s S190 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
"4467
[s S199 . 1 `uc 1 LC0 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
`uc 1 LC2 1 0 :1:2 
`uc 1 LC3 1 0 :1:3 
`uc 1 LC4 1 0 :1:4 
`uc 1 LC5 1 0 :1:5 
`uc 1 LC6 1 0 :1:6 
`uc 1 LC7 1 0 :1:7 
]
[u S208 . 1 `S190 1 . 1 0 `S199 1 . 1 0 ]
[v _LATCbits LATCbits `VES208  1 e 1 @16316 ]
[s S788 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
"4569
[u S797 . 1 `S788 1 . 1 0 ]
[v _TRISAbits TRISAbits `VES797  1 e 1 @16322 ]
"4614
[v _TRISB TRISB `VEuc  1 e 1 @16323 ]
[s S767 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
"4631
[u S776 . 1 `S767 1 . 1 0 ]
[v _TRISBbits TRISBbits `VES776  1 e 1 @16323 ]
[s S83 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"4693
[u S92 . 1 `S83 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES92  1 e 1 @16324 ]
[s S337 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
"4762
[s S346 . 1 `uc 1 ULPWUIN 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 LVDIN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RJPU 1 0 :1:7 
]
[u S352 . 1 `S337 1 . 1 0 `S346 1 . 1 0 ]
[v _PORTAbits PORTAbits `VES352  1 e 1 @16330 ]
[s S104 . 1 `uc 1 INT0EDG 1 0 :1:0 
`uc 1 INT1EDG 1 0 :1:1 
`uc 1 INT2EDG 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 IPEN 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"5038
[s S112 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GIEH 1 0 :1:7 
]
[u S115 . 1 `S104 1 . 1 0 `S112 1 . 1 0 ]
[v _INTCON0bits INTCON0bits `VES115  1 e 1 @16338 ]
[s S1264 . 1 `uc 1 TXPRI 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 TXREQ 1 0 :1:3 
`uc 1 TXERR 1 0 :1:4 
`uc 1 TXLARB 1 0 :1:5 
`uc 1 TXABT 1 0 :1:6 
`uc 1 TXBIF 1 0 :1:7 
]
"19311
[s S1272 . 1 `uc 1 TXPRI0 1 0 :1:0 
`uc 1 TXPRI1 1 0 :1:1 
]
[u S1275 . 1 `S1264 1 . 1 0 `S1272 1 . 1 0 ]
[v _TXB0CONbits TXB0CONbits `VES1275  1 e 1 @14304 ]
"19356
[v _TXB0SIDH TXB0SIDH `VEuc  1 e 1 @14305 ]
"19476
[v _TXB0SIDL TXB0SIDL `VEuc  1 e 1 @14306 ]
[s S1292 . 1 `uc 1 EID16 1 0 :1:0 
`uc 1 EID17 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EXIDE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 SID0 1 0 :1:5 
`uc 1 SID1 1 0 :1:6 
`uc 1 SID2 1 0 :1:7 
]
"19504
[s S1301 . 1 `uc 1 . 1 0 :5:0 
`uc 1 EID18 1 0 :1:5 
`uc 1 EID19 1 0 :1:6 
`uc 1 EID20 1 0 :1:7 
]
[s S1306 . 1 `uc 1 EID 1 0 :2:0 
`uc 1 . 1 0 :3:2 
`uc 1 SID 1 0 :3:5 
]
[u S1310 . 1 `S1292 1 . 1 0 `S1301 1 . 1 0 `S1306 1 . 1 0 ]
[v _TXB0SIDLbits TXB0SIDLbits `VES1310  1 e 1 @14306 ]
[s S1333 . 1 `uc 1 DLC 1 0 :4:0 
`uc 1 . 1 0 :2:4 
`uc 1 TXRTR 1 0 :1:6 
]
"19722
[s S1337 . 1 `uc 1 DLC0 1 0 :1:0 
`uc 1 DLC1 1 0 :1:1 
`uc 1 DLC2 1 0 :1:2 
`uc 1 DLC3 1 0 :1:3 
]
[u S1342 . 1 `S1333 1 . 1 0 `S1337 1 . 1 0 ]
[v _TXB0DLCbits TXB0DLCbits `VES1342  1 e 1 @14309 ]
"19757
[v _TXB0D0 TXB0D0 `VEuc  1 e 1 @14310 ]
[s S1589 . 1 `uc 1 I2C1TXIE 1 0 :1:0 
`uc 1 I2C1IE 1 0 :1:1 
`uc 1 I2C1EIE 1 0 :1:2 
`uc 1 U1RXIE 1 0 :1:3 
`uc 1 U1TXIE 1 0 :1:4 
`uc 1 U1EIE 1 0 :1:5 
`uc 1 U1IE 1 0 :1:6 
`uc 1 TMR0IE 1 0 :1:7 
]
"25404
[s S1598 . 1 `uc 1 RXB0IE 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
`uc 1 TXB0IE 1 0 :1:2 
`uc 1 TXB1IE 1 0 :1:3 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S1604 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S1609 . 1 `S1589 1 . 1 0 `S1598 1 . 1 0 `S1604 1 . 1 0 ]
[v _PIE3bits PIE3bits `VES1609  1 e 1 @14739 ]
[s S1183 . 1 `uc 1 RXB0IE 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
`uc 1 TXB0IE 1 0 :1:2 
`uc 1 TXB1IE 1 0 :1:3 
`uc 1 TXB2IE 1 0 :1:4 
`uc 1 ERRIE 1 0 :1:5 
`uc 1 WAKIE 1 0 :1:6 
`uc 1 IRXIE 1 0 :1:7 
]
"25572
[s S1192 . 1 `uc 1 FIFOFIE 1 0 :1:0 
`uc 1 RXBnIE 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 TXBnIE 1 0 :1:4 
]
[s S1197 . 1 `uc 1 FIFOWMIE 1 0 :1:0 
]
[u S1199 . 1 `S1183 1 . 1 0 `S1192 1 . 1 0 `S1197 1 . 1 0 ]
[v _PIE5bits PIE5bits `VES1199  1 e 1 @14741 ]
[s S1675 . 1 `uc 1 I2C1TXIF 1 0 :1:0 
`uc 1 I2C1IF 1 0 :1:1 
`uc 1 I2C1EIF 1 0 :1:2 
`uc 1 U1RXIF 1 0 :1:3 
`uc 1 U1TXIF 1 0 :1:4 
`uc 1 U1EIF 1 0 :1:5 
`uc 1 U1IF 1 0 :1:6 
`uc 1 TMR0IF 1 0 :1:7 
]
"26128
[s S1684 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S1689 . 1 `S1675 1 . 1 0 `S1684 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES1689  1 e 1 @14755 ]
[s S1227 . 1 `uc 1 RXB0IF 1 0 :1:0 
`uc 1 RXB1IF 1 0 :1:1 
`uc 1 TXB0IF 1 0 :1:2 
`uc 1 TXB1IF 1 0 :1:3 
`uc 1 TXB2IF 1 0 :1:4 
`uc 1 ERRIF 1 0 :1:5 
`uc 1 WAKIF 1 0 :1:6 
`uc 1 IRXIF 1 0 :1:7 
]
"26271
[s S1236 . 1 `uc 1 FIFOFIF 1 0 :1:0 
`uc 1 RXBnIF 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 TXBnIF 1 0 :1:4 
]
[s S1241 . 1 `uc 1 FIFOWMIF 1 0 :1:0 
]
[u S1243 . 1 `S1227 1 . 1 0 `S1236 1 . 1 0 `S1241 1 . 1 0 ]
[v _PIR5bits PIR5bits `VES1243  1 e 1 @14757 ]
"28821
[v _RB0PPS RB0PPS `VEuc  1 e 1 @14856 ]
"28921
[v _RB2PPS RB2PPS `VEuc  1 e 1 @14858 ]
"29221
[v _RC0PPS RC0PPS `VEuc  1 e 1 @14864 ]
"29571
[v _RC7PPS RC7PPS `VEuc  1 e 1 @14871 ]
"29621
[v _ANSELA ANSELA `VEuc  1 e 1 @14912 ]
[s S746 . 1 `uc 1 ANSELA0 1 0 :1:0 
`uc 1 ANSELA1 1 0 :1:1 
`uc 1 ANSELA2 1 0 :1:2 
`uc 1 ANSELA3 1 0 :1:3 
`uc 1 ANSELA4 1 0 :1:4 
`uc 1 ANSELA5 1 0 :1:5 
`uc 1 ANSELA6 1 0 :1:6 
`uc 1 ANSELA7 1 0 :1:7 
]
"29638
[u S755 . 1 `S746 1 . 1 0 ]
[v _ANSELAbits ANSELAbits `VES755  1 e 1 @14912 ]
"29683
[v _WPUA WPUA `VEuc  1 e 1 @14913 ]
"30117
[v _ANSELB ANSELB `VEuc  1 e 1 @14928 ]
[s S725 . 1 `uc 1 ANSELB0 1 0 :1:0 
`uc 1 ANSELB1 1 0 :1:1 
`uc 1 ANSELB2 1 0 :1:2 
`uc 1 ANSELB3 1 0 :1:3 
`uc 1 ANSELB4 1 0 :1:4 
`uc 1 ANSELB5 1 0 :1:5 
`uc 1 ANSELB6 1 0 :1:6 
`uc 1 ANSELB7 1 0 :1:7 
]
"30134
[u S734 . 1 `S725 1 . 1 0 ]
[v _ANSELBbits ANSELBbits `VES734  1 e 1 @14928 ]
[s S62 . 1 `uc 1 ANSELC0 1 0 :1:0 
`uc 1 ANSELC1 1 0 :1:1 
`uc 1 ANSELC2 1 0 :1:2 
`uc 1 ANSELC3 1 0 :1:3 
`uc 1 ANSELC4 1 0 :1:4 
`uc 1 ANSELC5 1 0 :1:5 
`uc 1 ANSELC6 1 0 :1:6 
`uc 1 ANSELC7 1 0 :1:7 
]
"30846
[u S71 . 1 `S62 1 . 1 0 ]
[v _ANSELCbits ANSELCbits `VES71  1 e 1 @14944 ]
"32526
[v _CANRXPPS CANRXPPS `VEuc  1 e 1 @15085 ]
"47129
[v _U1TXB U1TXB `VEuc  1 e 1 @15850 ]
[s S1747 . 1 `uc 1 MODE0 1 0 :1:0 
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
]
"47359
[s S1751 . 1 `uc 1 U1MODE 1 0 :4:0 
`uc 1 U1RXEN 1 0 :1:4 
`uc 1 U1TXEN 1 0 :1:5 
`uc 1 U1ABDEN 1 0 :1:6 
`uc 1 U1BRGS 1 0 :1:7 
]
"47359
[s S1757 . 1 `uc 1 U1MODE0 1 0 :1:0 
`uc 1 U1MODE1 1 0 :1:1 
`uc 1 U1MODE2 1 0 :1:2 
]
"47359
[s S1761 . 1 `uc 1 MODE 1 0 :4:0 
`uc 1 RXEN 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 ABDEN 1 0 :1:6 
`uc 1 BRGS 1 0 :1:7 
]
"47359
[u S1767 . 1 `S1747 1 . 1 0 `S1751 1 . 1 0 `S1757 1 . 1 0 `S1761 1 . 1 0 ]
"47359
"47359
[v _U1CON0bits U1CON0bits `VES1767  1 e 1 @15858 ]
[s S1830 . 1 `uc 1 SENDB 1 0 :1:0 
`uc 1 BRKOVR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RXBIMD 1 0 :1:3 
`uc 1 WUE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 ON 1 0 :1:7 
]
"47469
[s S1838 . 1 `uc 1 U1SENDB 1 0 :1:0 
`uc 1 U1BRKOVR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 U1RXBIMD 1 0 :1:3 
`uc 1 U1WUE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 U1ON 1 0 :1:7 
]
"47469
[u S1846 . 1 `S1830 1 . 1 0 `S1838 1 . 1 0 ]
"47469
"47469
[v _U1CON1bits U1CON1bits `VES1846  1 e 1 @15859 ]
"47673
[v _U1BRGL U1BRGL `VEuc  1 e 1 @15861 ]
"47693
[v _U1BRGH U1BRGH `VEuc  1 e 1 @15862 ]
"62635
[v _CCPR2L CCPR2L `VEuc  1 e 1 @16248 ]
"62655
[v _CCPR2H CCPR2H `VEuc  1 e 1 @16249 ]
[s S466 . 1 `uc 1 MODE 1 0 :4:0 
`uc 1 FMT 1 0 :1:4 
`uc 1 OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
"62712
[s S472 . 1 `uc 1 MODE0 1 0 :1:0 
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
`uc 1 MODE3 1 0 :1:3 
]
"62712
[s S536 . 1 `uc 1 CCP2MODE 1 0 :4:0 
`uc 1 CCP2FMT 1 0 :1:4 
`uc 1 CCP2OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CCP2EN 1 0 :1:7 
]
"62712
[s S542 . 1 `uc 1 CCP2MODE0 1 0 :1:0 
`uc 1 CCP2MODE1 1 0 :1:1 
`uc 1 CCP2MODE2 1 0 :1:2 
`uc 1 CCP2MODE3 1 0 :1:3 
]
"62712
[s S547 . 1 `uc 1 . 1 0 :7:0 
`uc 1 P2M1 1 0 :1:7 
]
"62712
[u S550 . 1 `S466 1 . 1 0 `S472 1 . 1 0 `S536 1 . 1 0 `S542 1 . 1 0 `S547 1 . 1 0 ]
"62712
"62712
[v _CCP2CONbits CCP2CONbits `VES550  1 e 1 @16250 ]
"62877
[v _CCPR1L CCPR1L `VEuc  1 e 1 @16252 ]
"62897
[v _CCPR1H CCPR1H `VEuc  1 e 1 @16253 ]
"62954
"62954
[s S477 . 1 `uc 1 CCP1MODE 1 0 :4:0 
`uc 1 CCP1FMT 1 0 :1:4 
`uc 1 CCP1OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CCP1EN 1 0 :1:7 
]
"62954
[s S483 . 1 `uc 1 CCP1MODE0 1 0 :1:0 
`uc 1 CCP1MODE1 1 0 :1:1 
`uc 1 CCP1MODE2 1 0 :1:2 
`uc 1 CCP1MODE3 1 0 :1:3 
]
"62954
[s S488 . 1 `uc 1 . 1 0 :7:0 
`uc 1 P1M1 1 0 :1:7 
]
"62954
[u S491 . 1 `S466 1 . 1 0 `S472 1 . 1 0 `S477 1 . 1 0 `S483 1 . 1 0 `S488 1 . 1 0 ]
"62954
"62954
[v _CCP1CONbits CCP1CONbits `VES491  1 e 1 @16254 ]
[s S1129 . 1 `uc 1 FILHIT0 1 0 :1:0 
`uc 1 JTOFF_FILHIT1 1 0 :1:1 
`uc 1 RB0DBEN_FILHIT2 1 0 :1:2 
`uc 1 RXRTRRO_FILHIT3 1 0 :1:3 
`uc 1 FILHIT4 1 0 :1:4 
`uc 1 RXM0_RTRRO 1 0 :1:5 
`uc 1 RXM1 1 0 :1:6 
`uc 1 RXFUL 1 0 :1:7 
]
"63147
[s S1138 . 1 `uc 1 FILHIT 1 0 :5:0 
`uc 1 RTRRO 1 0 :1:5 
]
"63147
[s S1141 . 1 `uc 1 . 1 0 :1:0 
`uc 1 FILHIT1 1 0 :1:1 
`uc 1 FILHIT2 1 0 :1:2 
`uc 1 FILHIT3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RXM0 1 0 :1:5 
]
"63147
[s S1148 . 1 `uc 1 . 1 0 :1:0 
`uc 1 JTOFF 1 0 :1:1 
`uc 1 RB0DBEN 1 0 :1:2 
`uc 1 RXRTRRO 1 0 :1:3 
]
"63147
[u S1153 . 1 `S1129 1 . 1 0 `S1138 1 . 1 0 `S1141 1 . 1 0 `S1148 1 . 1 0 ]
"63147
"63147
[v _RXB0CONbits RXB0CONbits `VES1153  1 e 1 @16256 ]
"63237
[v _RXB0SIDH RXB0SIDH `VEuc  1 e 1 @16257 ]
"63357
[v _RXB0SIDL RXB0SIDL `VEuc  1 e 1 @16258 ]
[s S1358 . 1 `uc 1 DLC 1 0 :4:0 
`uc 1 RB 1 0 :2:4 
`uc 1 RXRTR 1 0 :1:6 
]
"63619
[s S1362 . 1 `uc 1 DLC0 1 0 :1:0 
`uc 1 DLC1 1 0 :1:1 
`uc 1 DLC2 1 0 :1:2 
`uc 1 DLC3 1 0 :1:3 
`uc 1 RB0 1 0 :1:4 
`uc 1 RB1 1 0 :1:5 
]
"63619
[s S1369 . 1 `uc 1 RXB0DLC0 1 0 :1:0 
`uc 1 RXB0DLC1 1 0 :1:1 
`uc 1 RXB0DLC2 1 0 :1:2 
`uc 1 RXB0DLC3 1 0 :1:3 
`uc 1 RXB0RB0 1 0 :1:4 
`uc 1 RXB0RB1 1 0 :1:5 
`uc 1 RXB0RTR 1 0 :1:6 
]
"63619
[u S1377 . 1 `S1358 1 . 1 0 `S1362 1 . 1 0 `S1369 1 . 1 0 ]
"63619
"63619
[v _RXB0DLCbits RXB0DLCbits `VES1377  1 e 1 @16261 ]
"63704
[v _RXB0D0 RXB0D0 `VEuc  1 e 1 @16262 ]
[s S992 . 1 `uc 1 EICODE0 1 0 :1:0 
`uc 1 EICODE1_ICODE0 1 0 :1:1 
`uc 1 EICODE2_ICODE1 1 0 :1:2 
`uc 1 EICODE3_ICODE2 1 0 :1:3 
`uc 1 EICODE4 1 0 :1:4 
`uc 1 OPMODE 1 0 :3:5 
]
"64302
[s S999 . 1 `uc 1 EICODE 1 0 :5:0 
]
"64302
[s S1001 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EICODE1 1 0 :1:1 
`uc 1 EICODE2 1 0 :1:2 
`uc 1 EICODE3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 OPMODE0 1 0 :1:5 
`uc 1 OPMODE1 1 0 :1:6 
`uc 1 OPMODE2 1 0 :1:7 
]
"64302
[s S1010 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ICODE 1 0 :3:1 
]
"64302
[s S1013 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ICODE0 1 0 :1:1 
`uc 1 ICODE1 1 0 :1:2 
`uc 1 ICODE2 1 0 :1:3 
]
"64302
[u S1018 . 1 `S992 1 . 1 0 `S999 1 . 1 0 `S1001 1 . 1 0 `S1010 1 . 1 0 `S1013 1 . 1 0 ]
"64302
"64302
[v _CANSTATbits CANSTATbits `VES1018  1 e 1 @16270 ]
[s S933 . 1 `uc 1 FP0 1 0 :1:0 
`uc 1 WIN0_FP1 1 0 :1:1 
`uc 1 WIN1_FP2 1 0 :1:2 
`uc 1 WIN2_FP3 1 0 :1:3 
`uc 1 ABAT 1 0 :1:4 
`uc 1 REQOP 1 0 :3:5 
]
"64430
[s S940 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WIN 1 0 :3:1 
]
"64430
[s S943 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WIN0 1 0 :1:1 
`uc 1 WIN1 1 0 :1:2 
`uc 1 WIN2 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 REQOP0 1 0 :1:5 
`uc 1 REQOP1 1 0 :1:6 
`uc 1 REQOP2 1 0 :1:7 
]
"64430
[s S952 . 1 `uc 1 FP 1 0 :4:0 
]
"64430
[s S954 . 1 `uc 1 . 1 0 :1:0 
`uc 1 FP1 1 0 :1:1 
`uc 1 FP2 1 0 :1:2 
`uc 1 FP3 1 0 :1:3 
]
"64430
[u S959 . 1 `S933 1 . 1 0 `S940 1 . 1 0 `S943 1 . 1 0 `S952 1 . 1 0 `S954 1 . 1 0 ]
"64430
"64430
[v _CANCONbits CANCONbits `VES959  1 e 1 @16271 ]
"4 C:\Users\henry\MPLABXProjects\Test.X\encoders.c
[v _enc_1_prev_state enc_1_prev_state `uc  1 e 1 0 ]
[v _enc_2_prev_state enc_2_prev_state `uc  1 e 1 0 ]
"25
[v _count_delta_matrix count_delta_matrix `[16]c  1 e 16 0 ]
[s S25 . 11 `us 1 id 2 0 `uc 1 len 1 2 `[8]uc 1 data 8 3 ]
"6 C:\Users\henry\MPLABXProjects\Test.X\libcan/can.c
[v _rx_msg rx_msg `S25  1 e 11 0 ]
"7
[v _txq txq `[8]S25  1 e 88 0 ]
"8
[v _txq_head txq_head `VEuc  1 e 1 0 ]
[v _txq_tail txq_tail `VEuc  1 e 1 0 ]
"15 C:\Users\henry\MPLABXProjects\Test.X\libcan/can.h
[v _can_rx_callback can_rx_callback `*.37(v  1 e 2 0 ]
"4 C:\Users\henry\MPLABXProjects\Test.X\libpicutil/time.c
[v _ms ms `VEus  1 e 2 0 ]
"5
[v _last_second_ms last_second_ms `VEus  1 e 2 0 ]
"6
[v _secs secs `VEus  1 e 2 0 ]
"18 C:\Users\henry\MPLABXProjects\Test.X\libpicutil/time.h
[v _one_kHz_callback one_kHz_callback `*.37(v  1 e 2 0 ]
"7 C:\Users\henry\MPLABXProjects\Test.X\libpicutil/uart_debug.c
[v _tx_ring_buf tx_ring_buf `[64]uc  1 e 64 0 ]
"8
[v _head head `VEuc  1 e 1 0 ]
"9
[v _tail tail `VEuc  1 e 1 0 ]
"36 C:\Users\henry\MPLABXProjects\Test.X\main.c
[v _last_200Hz_time last_200Hz_time `us  1 e 2 0 ]
"37
[v _last_10Hz_time last_10Hz_time `us  1 e 2 0 ]
"38
[v _last_2Hz_time last_2Hz_time `us  1 e 2 0 ]
"41
[v _hb_rx_flag hb_rx_flag `uc  1 e 1 0 ]
"43
[v _msg msg `[64]uc  1 e 64 0 ]
[s S30 LimitSwitchStatus_t 1 `uc 1 limit_switch 1 0 :1:0 
`uc 1 has_homed 1 0 :1:1 
]
"45
[s S33 MotorValveFaults_t 1 `uc 1 motor_stuck 1 0 :1:0 
`uc 1 homing_timeout 1 0 :1:1 
`uc 1 limit_switch_stuck 1 0 :1:2 
`uc 1 motor_slip_encoder_drift 1 0 :1:3 
`uc 1 encoder_error 1 0 :1:4 
]
[s S39 . 4 `uc 1 pos 1 0 `c 1 speed 1 1 `S30 1 homing 1 2 `S33 1 faults 1 3 ]
[s S44 . 9 `uc 1 which 1 0 `S39 1 status 4 1 `uc 1 goal_pos 1 5 `uc 1 stopped_pos 1 6 `us 1 last_stopped_time 2 7 ]
[v _ox_main ox_main `S44  1 e 9 0 ]
"46
[v _fuel_press fuel_press `S44  1 e 9 0 ]
[s S50 . 1 `uc 1 engine_vent_valve_close 1 0 :1:0 
`uc 1 main_fuel_valve_open 1 0 :1:1 
`uc 1 solenoid_3_energize 1 0 :1:2 
`uc 1 solenoid_4_energize 1 0 :1:3 
]
"48
[s S55 . 3 `uc 1 main_ox_valve_goal_pos 1 0 `uc 1 fuel_pres_valve_goal_pos 1 1 `S50 1 solenoids 1 2 ]
[v _valve_cmd valve_cmd `S55  1 e 3 0 ]
[s S59 . 3 `uc 1 health 1 0 `us 1 uptime_s 2 1 ]
"50
[v _hb hb `S59  1 e 3 0 ]
"54
[v _main main `(i  1 e 2 0 ]
{
"112
} 0
"39 C:\Users\henry\MPLABXProjects\Test.X\libpicutil/uart_debug.c
[v _uart_tx uart_tx `(v  1 e 1 0 ]
{
"41
[v uart_tx@i i `uc  1 a 1 20 ]
"39
[v uart_tx@bytes bytes `*.39uc  1 p 2 10 ]
[v uart_tx@n_bytes n_bytes `Cui  1 p 2 12 ]
"53
} 0
"11
[v _uart_init uart_init `(v  1 e 1 0 ]
{
"32
} 0
"27 C:\Users\henry\MPLABXProjects\Test.X\libpicutil/time.c
[v _time_secs time_secs `(us  1 e 2 0 ]
{
"30
[v time_secs@result result `us  1 a 2 12 ]
"33
} 0
"8
[v _time_init time_init `(v  1 e 1 0 ]
{
"17
} 0
"17 C:\Users\henry\MPLABXProjects\Test.X\solenoids.c
[v _solenoids_set solenoids_set `(v  1 e 1 0 ]
{
[v solenoids_set@cmd cmd `*.39S50  1 p 2 10 ]
"22
} 0
"5
[v _solenoids_init solenoids_init `(v  1 e 1 0 ]
{
"15
} 0
"7 C:\Users\henry\MPLABXProjects\Test.X\motors.c
[v _motors_init motors_init `(v  1 e 1 0 ]
{
"37
} 0
"75
[v _motor_control motor_control `(v  1 e 1 0 ]
{
"90
[v motor_control@delta_pos delta_pos `i  1 a 2 70 ]
"80
[v motor_control@delta_time delta_time `us  1 a 2 68 ]
[s S30 LimitSwitchStatus_t 1 `uc 1 limit_switch 1 0 :1:0 
`uc 1 has_homed 1 0 :1:1 
]
"75
[s S33 MotorValveFaults_t 1 `uc 1 motor_stuck 1 0 :1:0 
`uc 1 homing_timeout 1 0 :1:1 
`uc 1 limit_switch_stuck 1 0 :1:2 
`uc 1 motor_slip_encoder_drift 1 0 :1:3 
`uc 1 encoder_error 1 0 :1:4 
]
[s S39 . 4 `uc 1 pos 1 0 `c 1 speed 1 1 `S30 1 homing 1 2 `S33 1 faults 1 3 ]
[s S44 . 9 `uc 1 which 1 0 `S39 1 status 4 1 `uc 1 goal_pos 1 5 `uc 1 stopped_pos 1 6 `us 1 last_stopped_time 2 7 ]
[v motor_control@motor motor `*.39S44  1 p 2 60 ]
"112
} 0
"19 C:\Users\henry\MPLABXProjects\Test.X\libpicutil/time.c
[v _time_millis time_millis `(us  1 e 2 0 ]
{
"22
[v time_millis@result result `us  1 a 2 12 ]
"25
} 0
"39 C:\Users\henry\MPLABXProjects\Test.X\motors.c
[v _motor_set motor_set `(v  1 e 1 0 ]
{
[v motor_set@which which `uc  1 a 1 wreg ]
"40
[v motor_set@pwm pwm `us  1 a 2 16 ]
"39
[v motor_set@which which `uc  1 a 1 wreg ]
[v motor_set@speed speed `c  1 p 1 13 ]
"41
[v motor_set@which which `uc  1 a 1 18 ]
"64
} 0
"58 C:\Users\henry\MPLABXProjects\Test.X\encoders.c
[v _encoders_is_limit encoders_is_limit `(uc  1 e 1 0 ]
{
[v encoders_is_limit@which which `uc  1 a 1 wreg ]
[v encoders_is_limit@which which `uc  1 a 1 wreg ]
[v encoders_is_limit@which which `uc  1 a 1 10 ]
"65
} 0
"67
[v _encoders_get_pos encoders_get_pos `(uc  1 e 1 0 ]
{
[v encoders_get_pos@which which `uc  1 a 1 wreg ]
[v encoders_get_pos@which which `uc  1 a 1 wreg ]
[v encoders_get_pos@which which `uc  1 a 1 59 ]
"75
} 0
"10 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\xxtofl.c
[v ___xxtofl __xxtofl `(d  1 e 4 0 ]
{
[v ___xxtofl@sign sign `uc  1 a 1 wreg ]
"13
[v ___xxtofl@arg arg `ul  1 a 4 20 ]
"12
[v ___xxtofl@exp exp `uc  1 a 1 19 ]
"10
[v ___xxtofl@sign sign `uc  1 a 1 wreg ]
[v ___xxtofl@val val `l  1 p 4 10 ]
"15
[v ___xxtofl@sign sign `uc  1 a 1 18 ]
"44
} 0
"43 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\fltol.c
[v ___fltol __fltol `(l  1 e 4 0 ]
{
"45
[v ___fltol@exp1 exp1 `uc  1 a 1 58 ]
[v ___fltol@sign1 sign1 `uc  1 a 1 57 ]
"43
[v ___fltol@f1 f1 `d  1 p 4 49 ]
"70
} 0
"8 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
{
[s S2219 . 4 `uc 1 a 1 0 `uc 1 b 1 1 `uc 1 c 1 2 `uc 1 d 1 3 ]
"13
[s S2224 . 4 `s 1 wordA 2 0 `s 1 wordB 2 2 ]
[u S2227 . 4 `l 1 i 4 0 `d 1 f 4 0 `S2219 1 fAsBytes 4 0 `S2224 1 fAsWords 4 0 ]
[v ___flmul@prod prod `S2227  1 a 4 43 ]
"12
[v ___flmul@grs grs `ul  1 a 4 38 ]
[s S2295 . 2 `uc 1 a 1 0 `uc 1 b 1 1 ]
"14
[u S2298 . 2 `s 1 i 2 0 `us 1 n 2 0 `S2295 1 nAsBytes 2 0 ]
[v ___flmul@temp temp `S2298  1 a 2 47 ]
"10
[v ___flmul@bexp bexp `uc  1 a 1 42 ]
"11
[v ___flmul@aexp aexp `uc  1 a 1 37 ]
"9
[v ___flmul@sign sign `uc  1 a 1 36 ]
"8
[v ___flmul@b b `d  1 p 4 24 ]
[v ___flmul@a a `d  1 p 4 28 ]
"205
} 0
"66 C:\Users\henry\MPLABXProjects\Test.X\motors.c
[v _calc_speed calc_speed `(c  1 e 1 0 ]
{
[v calc_speed@pos pos `uc  1 a 1 wreg ]
"67
[v calc_speed@err err `c  1 a 1 12 ]
"66
[v calc_speed@pos pos `uc  1 a 1 wreg ]
[v calc_speed@goal_pos goal_pos `uc  1 p 1 10 ]
[v calc_speed@pos pos `uc  1 a 1 11 ]
"73
} 0
"1 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\abs.c
[v _abs abs `(i  1 e 2 0 ]
{
[v abs@a a `i  1 p 2 10 ]
"4
} 0
"9 C:\Users\henry\MPLABXProjects\Test.X\encoders.c
[v _encoders_init encoders_init `(v  1 e 1 0 ]
{
"19
} 0
"59 C:\Users\henry\MPLABXProjects\Test.X\libcan/can.c
[v _can_txq_push can_txq_push `(uc  1 e 1 0 ]
{
[v can_txq_push@id id `Cus  1 p 2 21 ]
[v can_txq_push@len len `Cuc  1 p 1 23 ]
[v can_txq_push@data data `*.39Cuc  1 p 2 24 ]
"85
} 0
"4 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\memcpy.c
[v _memcpy memcpy `(*.39v  1 e 2 0 ]
{
"8
[v memcpy@s s `*.39Cuc  1 a 2 19 ]
"7
[v memcpy@d d `*.39uc  1 a 2 17 ]
"9
[v memcpy@tmp tmp `uc  1 a 1 16 ]
"4
[v memcpy@d1 d1 `*.39v  1 p 2 10 ]
[v memcpy@s1 s1 `*.39Cv  1 p 2 12 ]
[v memcpy@n n `ui  1 p 2 14 ]
"18
} 0
"11 C:\Users\henry\MPLABXProjects\Test.X\libcan/can.c
[v _can_init can_init `(v  1 e 1 0 ]
{
"57
} 0
"110
[v _RXB0_int RXB0_int `IIH(v  1 e 1 0 ]
{
"126
} 0
"4 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\memcpy.c
[v i2_memcpy memcpy `(*.39v  1 e 2 0 ]
{
"8
[v i2memcpy@s s `*.39Cuc  1 a 2 23 ]
"7
[v i2memcpy@d d `*.39uc  1 a 2 21 ]
"9
[v i2memcpy@tmp tmp `uc  1 a 1 25 ]
"4
[v i2memcpy@d1 d1 `*.39v  1 p 2 15 ]
[v i2memcpy@s1 s1 `*.39Cv  1 p 2 17 ]
[v i2memcpy@n n `ui  1 p 2 19 ]
"18
} 0
"118 C:\Users\henry\MPLABXProjects\Test.X\main.c
[v _on_can_rx on_can_rx `(v  1 e 1 0 ]
{
[s S25 . 11 `us 1 id 2 0 `uc 1 len 1 2 `[8]uc 1 data 8 3 ]
[v on_can_rx@msg msg `*.39CS25  1 p 2 0 ]
"133
} 0
"133 C:\Users\henry\MPLABXProjects\Test.X\libcan/can.c
[v _TXB0_int TXB0_int `IIH(v  1 e 1 0 ]
{
"145
} 0
"87
[v _can_tx can_tx `(v  1 e 1 0 ]
{
[s S25 . 11 `us 1 id 2 0 `uc 1 len 1 2 `[8]uc 1 data 8 3 ]
[v can_tx@msg msg `*.39CS25  1 p 2 26 ]
"107
} 0
"37 C:\Users\henry\MPLABXProjects\Test.X\libpicutil/time.c
[v _TMR0_int TMR0_int `IIH(v  1 e 1 0 ]
{
"49
} 0
"49 C:\Users\henry\MPLABXProjects\Test.X\encoders.c
[v _encoders_update encoders_update `(v  1 e 1 0 ]
{
"51
[v encoders_update@enc_2_state enc_2_state `uc  1 a 1 7 ]
"50
[v encoders_update@enc_1_state enc_1_state `uc  1 a 1 6 ]
"56
} 0
"40
[v _count_delta count_delta `(c  1 e 1 0 ]
{
[v count_delta@state state `Cuc  1 a 1 wreg ]
"41
[v count_delta@res res `c  1 a 1 3 ]
"40
[v count_delta@state state `Cuc  1 a 1 wreg ]
[v count_delta@prev_state prev_state `Cuc  1 p 1 30 ]
[v count_delta@state state `Cuc  1 a 1 2 ]
"47
} 0
"61 C:\Users\henry\MPLABXProjects\Test.X\libpicutil/uart_debug.c
[v _U1TX_int U1TX_int `IIH(v  1 e 1 0 ]
{
"71
} 0
