Warning (10273): Verilog HDL warning at ExtendV.sv(21): extended using "x" or "z" File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ExtendV.sv Line: 21
Info (10281): Verilog HDL Declaration information at DecodeV.sv(14): object "ra1d" differs only in case from object "RA1D" in the same scope File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/DecodeV.sv Line: 14
Info (10281): Verilog HDL Declaration information at DecodeV.sv(14): object "ra2d" differs only in case from object "RA2D" in the same scope File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/DecodeV.sv Line: 14
Warning (10273): Verilog HDL warning at Control_UnitV.sv(78): extended using "x" or "z" File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Control_UnitV.sv Line: 78
Warning (10273): Verilog HDL warning at Extend.sv(21): extended using "x" or "z" File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Extend.sv Line: 21
Info (10281): Verilog HDL Declaration information at Decode.sv(12): object "ra1d" differs only in case from object "RA1D" in the same scope File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Decode.sv Line: 12
Info (10281): Verilog HDL Declaration information at Decode.sv(12): object "ra2d" differs only in case from object "RA2D" in the same scope File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Decode.sv Line: 12
Warning (10273): Verilog HDL warning at Control_Unit.sv(78): extended using "x" or "z" File: D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Control_Unit.sv Line: 78
