<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;fftBlock.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5525]" key="HLS 207-5525" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft_x_complex.h:565:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5525]" key="HLS 207-5525" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft_x_complex.h:631:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5525]" key="HLS 207-5525" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft_x_complex.h:810:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5525]" key="HLS 207-5525" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft_x_complex.h:877:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5525]" key="HLS 207-5525" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft_x_complex.h:934:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5525]" key="HLS 207-5525" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft_x_complex.h:1063:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5525]" key="HLS 207-5525" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft_x_complex.h:1093:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5525]" key="HLS 207-5525" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft_x_complex.h:1126:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;data_type&apos; (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft.h:146:77)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;has_nfft&apos; (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft.h:171:65)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;cp_len_enable&apos; (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft.h:184:66)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;scaling_opt&apos; (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft.h:197:68)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;scaling_opt&apos; (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft.h:361:71)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;has_ovflo&apos; (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft.h:374:66)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;ovflo&apos; (fftBlock.cpp:8:126)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 5.42 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.78 seconds; current allocated memory: 463.348 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::ip_fft::config_t&lt;param1&gt;::getSch(unsigned int)&apos; into &apos;void hls::fft_core&lt;param1, (char)16, (char)16, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 32768, (char)1, (hls::ip_fft::type)0&gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;*, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;*, hls::ip_fft::status_t&lt;param1&gt;*, hls::ip_fft::config_t&lt;param1&gt;*)&apos; (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft_x_complex.h:519:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::ip_fft::config_t&lt;param1&gt;::getDir(unsigned int)&apos; into &apos;void hls::fft_core&lt;param1, (char)16, (char)16, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 32768, (char)1, (hls::ip_fft::type)0&gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;*, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;*, hls::ip_fft::status_t&lt;param1&gt;*, hls::ip_fft::config_t&lt;param1&gt;*)&apos; (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft_x_complex.h:528:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::ip_fft::config_t&lt;param1&gt;::getDir(unsigned int)&apos; into &apos;void hls::fft_core&lt;param1, (char)16, (char)16, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 32768, (char)1, (hls::ip_fft::type)0&gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;*, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;*, hls::ip_fft::status_t&lt;param1&gt;*, hls::ip_fft::config_t&lt;param1&gt;*)&apos; (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft_x_complex.h:520:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void hls::fft_core&lt;param1, (char)16, (char)16, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 32768, (char)1, (hls::ip_fft::type)0&gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;*, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;*, hls::ip_fft::status_t&lt;param1&gt;*, hls::ip_fft::config_t&lt;param1&gt;*)&apos; into &apos;void hls::fft&lt;param1&gt;(hls::x_complex&lt;ap_fixed&lt;(((param1::input_width) + (7)) / (8)) * (8), 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;*, hls::x_complex&lt;ap_fixed&lt;(((param1::output_width) + (7)) / (8)) * (8), (((((param1::output_width) + (7)) / (8)) * (8)) - (param1::input_width)) + (1), (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;*, hls::ip_fft::status_t&lt;param1&gt;*, hls::ip_fft::config_t&lt;param1&gt;*)&apos; (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft_x_complex.h:1068:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::ip_fft::config_t&lt;param1&gt;::setDir(bool, unsigned int)&apos; into &apos;fftBlock(hls::stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;, 0&gt;&amp;, hls::stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;, 0&gt;&amp;, bool, bool&amp;)&apos; (fftBlock.cpp:20:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::ip_fft::config_t&lt;param1&gt;::setSch(unsigned int, unsigned int)&apos; into &apos;fftBlock(hls::stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;, 0&gt;&amp;, hls::stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;, 0&gt;&amp;, bool, bool&amp;)&apos; (fftBlock.cpp:21:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::real() const&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator=(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; const&amp;)&apos; (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_x_complex.h:89:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::imag() const&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator=(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; const&amp;)&apos; (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_x_complex.h:89:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::operator=(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt; const&amp;)&apos; into &apos;void hls::fft&lt;param1&gt;(hls::x_complex&lt;ap_fixed&lt;(((param1::input_width) + (7)) / (8)) * (8), 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;*, hls::x_complex&lt;ap_fixed&lt;(((param1::output_width) + (7)) / (8)) * (8), (((((param1::output_width) + (7)) / (8)) * (8)) - (param1::input_width)) + (1), (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;*, hls::ip_fft::status_t&lt;param1&gt;*, hls::ip_fft::config_t&lt;param1&gt;*)&apos; (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_fft_x_complex.h:1061:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-142]" key="HLS 214-142" tag="VITIS_INTERFACE" content="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port &apos;inArray.re&apos;" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html"/>
	<Message severity="WARNING" prefix="[HLS 214-142]" key="HLS 214-142" tag="VITIS_INTERFACE" content="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port &apos;inArray.im&apos;" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html"/>
	<Message severity="WARNING" prefix="[HLS 214-142]" key="HLS 214-142" tag="VITIS_INTERFACE" content="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port &apos;outArray.re&apos;" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html"/>
	<Message severity="WARNING" prefix="[HLS 214-142]" key="HLS 214-142" tag="VITIS_INTERFACE" content="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port &apos;outArray.im&apos;" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html"/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i32.s_class.hls::x_complex&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt; &gt;s&apos; into &apos;fftBlock(hls::stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;, 0&gt;&amp;, hls::stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;, 0&gt;&amp;, bool, bool&amp;)&apos; (/home/breandan/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.63 seconds; current allocated memory: 463.977 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.977 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 480.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 499.895 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_23_1&apos; (fftBlock.cpp:23) in function &apos;fftBlock&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_30_2&apos; (fftBlock.cpp:30) in function &apos;fftBlock&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 542.363 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 569.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;fftBlock&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;fft&lt;param1&gt;&apos; to &apos;fft_param1_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fftBlock_Pipeline_VITIS_LOOP_23_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_23_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_23_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 569.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 569.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_param1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_599" tag="" content="Skip scheduling the IP block." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 569.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 569.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fftBlock_Pipeline_VITIS_LOOP_30_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_30_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_30_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 569.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 569.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fftBlock&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 569.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 569.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fftBlock_Pipeline_VITIS_LOOP_23_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;fftBlock_Pipeline_VITIS_LOOP_23_1&apos; pipeline &apos;VITIS_LOOP_23_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fftBlock_Pipeline_VITIS_LOOP_23_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 569.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_param1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_param1_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 569.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fftBlock_Pipeline_VITIS_LOOP_30_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;fftBlock_Pipeline_VITIS_LOOP_30_2&apos; pipeline &apos;VITIS_LOOP_30_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fftBlock_Pipeline_VITIS_LOOP_30_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 569.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fftBlock&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fftBlock/in_r&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fftBlock/out_r&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fftBlock/direction&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fftBlock/ovflo&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;fftBlock&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;fftBlock/ovflo&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fftBlock&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 570.066 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inArray_re_V_U(fftBlock_fifo_w16_d32768_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;inArray_im_V_U(fftBlock_fifo_w16_d32768_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;outArray_re_V_U(fftBlock_fifo_w16_d32768_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;outArray_im_V_U(fftBlock_fifo_w16_d32768_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 575.004 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 579.914 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for fftBlock." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for fftBlock." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 136.99 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 12.78 seconds. CPU system time: 0.99 seconds. Elapsed time: 13.59 seconds; current allocated memory: -916.105 MB." resolution=""/>
</Messages>
