
PleaseWork.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000328c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  0800334c  0800334c  0001334c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080034b0  080034b0  000134b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080034b4  080034b4  000134b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  080034b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000278  20000004  080034bc  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000027c  080034bc  0002027c  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000ebfc  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001f89  00000000  00000000  0002ec28  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000928  00000000  00000000  00030bb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000840  00000000  00000000  000314e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00004460  00000000  00000000  00031d20  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002b28  00000000  00000000  00036180  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00038ca8  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000210c  00000000  00000000  00038d24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003334 	.word	0x08003334

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08003334 	.word	0x08003334

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cdrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	1c10      	adds	r0, r2, #0
 8000224:	4662      	mov	r2, ip
 8000226:	468c      	mov	ip, r1
 8000228:	1c19      	adds	r1, r3, #0
 800022a:	4663      	mov	r3, ip
 800022c:	e000      	b.n	8000230 <__aeabi_cdcmpeq>
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_cdcmpeq>:
 8000230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000232:	f000 f8ef 	bl	8000414 <__ledf2>
 8000236:	2800      	cmp	r0, #0
 8000238:	d401      	bmi.n	800023e <__aeabi_cdcmpeq+0xe>
 800023a:	2100      	movs	r1, #0
 800023c:	42c8      	cmn	r0, r1
 800023e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000240 <__aeabi_dcmpeq>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f000 f849 	bl	80002d8 <__eqdf2>
 8000246:	4240      	negs	r0, r0
 8000248:	3001      	adds	r0, #1
 800024a:	bd10      	pop	{r4, pc}

0800024c <__aeabi_dcmplt>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 f8e1 	bl	8000414 <__ledf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	db01      	blt.n	800025a <__aeabi_dcmplt+0xe>
 8000256:	2000      	movs	r0, #0
 8000258:	bd10      	pop	{r4, pc}
 800025a:	2001      	movs	r0, #1
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_dcmple>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f000 f8d7 	bl	8000414 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	dd01      	ble.n	800026e <__aeabi_dcmple+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmpgt>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f000 f869 	bl	800034c <__gedf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dc01      	bgt.n	8000282 <__aeabi_dcmpgt+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpge>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f000 f85f 	bl	800034c <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	da01      	bge.n	8000296 <__aeabi_dcmpge+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_d2uiz>:
 800029c:	b570      	push	{r4, r5, r6, lr}
 800029e:	2200      	movs	r2, #0
 80002a0:	4b0c      	ldr	r3, [pc, #48]	; (80002d4 <__aeabi_d2uiz+0x38>)
 80002a2:	0004      	movs	r4, r0
 80002a4:	000d      	movs	r5, r1
 80002a6:	f7ff ffef 	bl	8000288 <__aeabi_dcmpge>
 80002aa:	2800      	cmp	r0, #0
 80002ac:	d104      	bne.n	80002b8 <__aeabi_d2uiz+0x1c>
 80002ae:	0020      	movs	r0, r4
 80002b0:	0029      	movs	r1, r5
 80002b2:	f000 fc27 	bl	8000b04 <__aeabi_d2iz>
 80002b6:	bd70      	pop	{r4, r5, r6, pc}
 80002b8:	4b06      	ldr	r3, [pc, #24]	; (80002d4 <__aeabi_d2uiz+0x38>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	0020      	movs	r0, r4
 80002be:	0029      	movs	r1, r5
 80002c0:	f000 f90a 	bl	80004d8 <__aeabi_dsub>
 80002c4:	f000 fc1e 	bl	8000b04 <__aeabi_d2iz>
 80002c8:	2380      	movs	r3, #128	; 0x80
 80002ca:	061b      	lsls	r3, r3, #24
 80002cc:	469c      	mov	ip, r3
 80002ce:	4460      	add	r0, ip
 80002d0:	e7f1      	b.n	80002b6 <__aeabi_d2uiz+0x1a>
 80002d2:	46c0      	nop			; (mov r8, r8)
 80002d4:	41e00000 	.word	0x41e00000

080002d8 <__eqdf2>:
 80002d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002da:	464f      	mov	r7, r9
 80002dc:	4646      	mov	r6, r8
 80002de:	46d6      	mov	lr, sl
 80002e0:	005c      	lsls	r4, r3, #1
 80002e2:	b5c0      	push	{r6, r7, lr}
 80002e4:	031f      	lsls	r7, r3, #12
 80002e6:	0fdb      	lsrs	r3, r3, #31
 80002e8:	469a      	mov	sl, r3
 80002ea:	4b17      	ldr	r3, [pc, #92]	; (8000348 <__eqdf2+0x70>)
 80002ec:	030e      	lsls	r6, r1, #12
 80002ee:	004d      	lsls	r5, r1, #1
 80002f0:	4684      	mov	ip, r0
 80002f2:	4680      	mov	r8, r0
 80002f4:	0b36      	lsrs	r6, r6, #12
 80002f6:	0d6d      	lsrs	r5, r5, #21
 80002f8:	0fc9      	lsrs	r1, r1, #31
 80002fa:	4691      	mov	r9, r2
 80002fc:	0b3f      	lsrs	r7, r7, #12
 80002fe:	0d64      	lsrs	r4, r4, #21
 8000300:	2001      	movs	r0, #1
 8000302:	429d      	cmp	r5, r3
 8000304:	d008      	beq.n	8000318 <__eqdf2+0x40>
 8000306:	429c      	cmp	r4, r3
 8000308:	d001      	beq.n	800030e <__eqdf2+0x36>
 800030a:	42a5      	cmp	r5, r4
 800030c:	d00b      	beq.n	8000326 <__eqdf2+0x4e>
 800030e:	bc1c      	pop	{r2, r3, r4}
 8000310:	4690      	mov	r8, r2
 8000312:	4699      	mov	r9, r3
 8000314:	46a2      	mov	sl, r4
 8000316:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000318:	4663      	mov	r3, ip
 800031a:	4333      	orrs	r3, r6
 800031c:	d1f7      	bne.n	800030e <__eqdf2+0x36>
 800031e:	42ac      	cmp	r4, r5
 8000320:	d1f5      	bne.n	800030e <__eqdf2+0x36>
 8000322:	433a      	orrs	r2, r7
 8000324:	d1f3      	bne.n	800030e <__eqdf2+0x36>
 8000326:	2001      	movs	r0, #1
 8000328:	42be      	cmp	r6, r7
 800032a:	d1f0      	bne.n	800030e <__eqdf2+0x36>
 800032c:	45c8      	cmp	r8, r9
 800032e:	d1ee      	bne.n	800030e <__eqdf2+0x36>
 8000330:	4551      	cmp	r1, sl
 8000332:	d007      	beq.n	8000344 <__eqdf2+0x6c>
 8000334:	2d00      	cmp	r5, #0
 8000336:	d1ea      	bne.n	800030e <__eqdf2+0x36>
 8000338:	4663      	mov	r3, ip
 800033a:	431e      	orrs	r6, r3
 800033c:	0030      	movs	r0, r6
 800033e:	1e46      	subs	r6, r0, #1
 8000340:	41b0      	sbcs	r0, r6
 8000342:	e7e4      	b.n	800030e <__eqdf2+0x36>
 8000344:	2000      	movs	r0, #0
 8000346:	e7e2      	b.n	800030e <__eqdf2+0x36>
 8000348:	000007ff 	.word	0x000007ff

0800034c <__gedf2>:
 800034c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800034e:	4645      	mov	r5, r8
 8000350:	46de      	mov	lr, fp
 8000352:	4657      	mov	r7, sl
 8000354:	464e      	mov	r6, r9
 8000356:	b5e0      	push	{r5, r6, r7, lr}
 8000358:	031f      	lsls	r7, r3, #12
 800035a:	0b3d      	lsrs	r5, r7, #12
 800035c:	4f2c      	ldr	r7, [pc, #176]	; (8000410 <__gedf2+0xc4>)
 800035e:	030e      	lsls	r6, r1, #12
 8000360:	004c      	lsls	r4, r1, #1
 8000362:	46ab      	mov	fp, r5
 8000364:	005d      	lsls	r5, r3, #1
 8000366:	4684      	mov	ip, r0
 8000368:	0b36      	lsrs	r6, r6, #12
 800036a:	0d64      	lsrs	r4, r4, #21
 800036c:	0fc9      	lsrs	r1, r1, #31
 800036e:	4690      	mov	r8, r2
 8000370:	0d6d      	lsrs	r5, r5, #21
 8000372:	0fdb      	lsrs	r3, r3, #31
 8000374:	42bc      	cmp	r4, r7
 8000376:	d02a      	beq.n	80003ce <__gedf2+0x82>
 8000378:	4f25      	ldr	r7, [pc, #148]	; (8000410 <__gedf2+0xc4>)
 800037a:	42bd      	cmp	r5, r7
 800037c:	d02d      	beq.n	80003da <__gedf2+0x8e>
 800037e:	2c00      	cmp	r4, #0
 8000380:	d10f      	bne.n	80003a2 <__gedf2+0x56>
 8000382:	4330      	orrs	r0, r6
 8000384:	0007      	movs	r7, r0
 8000386:	4681      	mov	r9, r0
 8000388:	4278      	negs	r0, r7
 800038a:	4178      	adcs	r0, r7
 800038c:	b2c0      	uxtb	r0, r0
 800038e:	2d00      	cmp	r5, #0
 8000390:	d117      	bne.n	80003c2 <__gedf2+0x76>
 8000392:	465f      	mov	r7, fp
 8000394:	433a      	orrs	r2, r7
 8000396:	d114      	bne.n	80003c2 <__gedf2+0x76>
 8000398:	464b      	mov	r3, r9
 800039a:	2000      	movs	r0, #0
 800039c:	2b00      	cmp	r3, #0
 800039e:	d00a      	beq.n	80003b6 <__gedf2+0x6a>
 80003a0:	e006      	b.n	80003b0 <__gedf2+0x64>
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d102      	bne.n	80003ac <__gedf2+0x60>
 80003a6:	4658      	mov	r0, fp
 80003a8:	4302      	orrs	r2, r0
 80003aa:	d001      	beq.n	80003b0 <__gedf2+0x64>
 80003ac:	4299      	cmp	r1, r3
 80003ae:	d018      	beq.n	80003e2 <__gedf2+0x96>
 80003b0:	4248      	negs	r0, r1
 80003b2:	2101      	movs	r1, #1
 80003b4:	4308      	orrs	r0, r1
 80003b6:	bc3c      	pop	{r2, r3, r4, r5}
 80003b8:	4690      	mov	r8, r2
 80003ba:	4699      	mov	r9, r3
 80003bc:	46a2      	mov	sl, r4
 80003be:	46ab      	mov	fp, r5
 80003c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003c2:	2800      	cmp	r0, #0
 80003c4:	d0f2      	beq.n	80003ac <__gedf2+0x60>
 80003c6:	2001      	movs	r0, #1
 80003c8:	3b01      	subs	r3, #1
 80003ca:	4318      	orrs	r0, r3
 80003cc:	e7f3      	b.n	80003b6 <__gedf2+0x6a>
 80003ce:	0037      	movs	r7, r6
 80003d0:	4307      	orrs	r7, r0
 80003d2:	d0d1      	beq.n	8000378 <__gedf2+0x2c>
 80003d4:	2002      	movs	r0, #2
 80003d6:	4240      	negs	r0, r0
 80003d8:	e7ed      	b.n	80003b6 <__gedf2+0x6a>
 80003da:	465f      	mov	r7, fp
 80003dc:	4317      	orrs	r7, r2
 80003de:	d0ce      	beq.n	800037e <__gedf2+0x32>
 80003e0:	e7f8      	b.n	80003d4 <__gedf2+0x88>
 80003e2:	42ac      	cmp	r4, r5
 80003e4:	dce4      	bgt.n	80003b0 <__gedf2+0x64>
 80003e6:	da03      	bge.n	80003f0 <__gedf2+0xa4>
 80003e8:	1e48      	subs	r0, r1, #1
 80003ea:	2101      	movs	r1, #1
 80003ec:	4308      	orrs	r0, r1
 80003ee:	e7e2      	b.n	80003b6 <__gedf2+0x6a>
 80003f0:	455e      	cmp	r6, fp
 80003f2:	d8dd      	bhi.n	80003b0 <__gedf2+0x64>
 80003f4:	d006      	beq.n	8000404 <__gedf2+0xb8>
 80003f6:	2000      	movs	r0, #0
 80003f8:	455e      	cmp	r6, fp
 80003fa:	d2dc      	bcs.n	80003b6 <__gedf2+0x6a>
 80003fc:	2301      	movs	r3, #1
 80003fe:	1e48      	subs	r0, r1, #1
 8000400:	4318      	orrs	r0, r3
 8000402:	e7d8      	b.n	80003b6 <__gedf2+0x6a>
 8000404:	45c4      	cmp	ip, r8
 8000406:	d8d3      	bhi.n	80003b0 <__gedf2+0x64>
 8000408:	2000      	movs	r0, #0
 800040a:	45c4      	cmp	ip, r8
 800040c:	d3f6      	bcc.n	80003fc <__gedf2+0xb0>
 800040e:	e7d2      	b.n	80003b6 <__gedf2+0x6a>
 8000410:	000007ff 	.word	0x000007ff

08000414 <__ledf2>:
 8000414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000416:	464e      	mov	r6, r9
 8000418:	4645      	mov	r5, r8
 800041a:	46de      	mov	lr, fp
 800041c:	4657      	mov	r7, sl
 800041e:	005c      	lsls	r4, r3, #1
 8000420:	b5e0      	push	{r5, r6, r7, lr}
 8000422:	031f      	lsls	r7, r3, #12
 8000424:	0fdb      	lsrs	r3, r3, #31
 8000426:	4699      	mov	r9, r3
 8000428:	4b2a      	ldr	r3, [pc, #168]	; (80004d4 <__ledf2+0xc0>)
 800042a:	030e      	lsls	r6, r1, #12
 800042c:	004d      	lsls	r5, r1, #1
 800042e:	0fc9      	lsrs	r1, r1, #31
 8000430:	4684      	mov	ip, r0
 8000432:	0b36      	lsrs	r6, r6, #12
 8000434:	0d6d      	lsrs	r5, r5, #21
 8000436:	468b      	mov	fp, r1
 8000438:	4690      	mov	r8, r2
 800043a:	0b3f      	lsrs	r7, r7, #12
 800043c:	0d64      	lsrs	r4, r4, #21
 800043e:	429d      	cmp	r5, r3
 8000440:	d020      	beq.n	8000484 <__ledf2+0x70>
 8000442:	4b24      	ldr	r3, [pc, #144]	; (80004d4 <__ledf2+0xc0>)
 8000444:	429c      	cmp	r4, r3
 8000446:	d022      	beq.n	800048e <__ledf2+0x7a>
 8000448:	2d00      	cmp	r5, #0
 800044a:	d112      	bne.n	8000472 <__ledf2+0x5e>
 800044c:	4330      	orrs	r0, r6
 800044e:	4243      	negs	r3, r0
 8000450:	4143      	adcs	r3, r0
 8000452:	b2db      	uxtb	r3, r3
 8000454:	2c00      	cmp	r4, #0
 8000456:	d01f      	beq.n	8000498 <__ledf2+0x84>
 8000458:	2b00      	cmp	r3, #0
 800045a:	d00c      	beq.n	8000476 <__ledf2+0x62>
 800045c:	464b      	mov	r3, r9
 800045e:	2001      	movs	r0, #1
 8000460:	3b01      	subs	r3, #1
 8000462:	4303      	orrs	r3, r0
 8000464:	0018      	movs	r0, r3
 8000466:	bc3c      	pop	{r2, r3, r4, r5}
 8000468:	4690      	mov	r8, r2
 800046a:	4699      	mov	r9, r3
 800046c:	46a2      	mov	sl, r4
 800046e:	46ab      	mov	fp, r5
 8000470:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000472:	2c00      	cmp	r4, #0
 8000474:	d016      	beq.n	80004a4 <__ledf2+0x90>
 8000476:	45cb      	cmp	fp, r9
 8000478:	d017      	beq.n	80004aa <__ledf2+0x96>
 800047a:	465b      	mov	r3, fp
 800047c:	4259      	negs	r1, r3
 800047e:	2301      	movs	r3, #1
 8000480:	430b      	orrs	r3, r1
 8000482:	e7ef      	b.n	8000464 <__ledf2+0x50>
 8000484:	0031      	movs	r1, r6
 8000486:	2302      	movs	r3, #2
 8000488:	4301      	orrs	r1, r0
 800048a:	d1eb      	bne.n	8000464 <__ledf2+0x50>
 800048c:	e7d9      	b.n	8000442 <__ledf2+0x2e>
 800048e:	0039      	movs	r1, r7
 8000490:	2302      	movs	r3, #2
 8000492:	4311      	orrs	r1, r2
 8000494:	d1e6      	bne.n	8000464 <__ledf2+0x50>
 8000496:	e7d7      	b.n	8000448 <__ledf2+0x34>
 8000498:	433a      	orrs	r2, r7
 800049a:	d1dd      	bne.n	8000458 <__ledf2+0x44>
 800049c:	2300      	movs	r3, #0
 800049e:	2800      	cmp	r0, #0
 80004a0:	d0e0      	beq.n	8000464 <__ledf2+0x50>
 80004a2:	e7ea      	b.n	800047a <__ledf2+0x66>
 80004a4:	433a      	orrs	r2, r7
 80004a6:	d1e6      	bne.n	8000476 <__ledf2+0x62>
 80004a8:	e7e7      	b.n	800047a <__ledf2+0x66>
 80004aa:	42a5      	cmp	r5, r4
 80004ac:	dce5      	bgt.n	800047a <__ledf2+0x66>
 80004ae:	db05      	blt.n	80004bc <__ledf2+0xa8>
 80004b0:	42be      	cmp	r6, r7
 80004b2:	d8e2      	bhi.n	800047a <__ledf2+0x66>
 80004b4:	d007      	beq.n	80004c6 <__ledf2+0xb2>
 80004b6:	2300      	movs	r3, #0
 80004b8:	42be      	cmp	r6, r7
 80004ba:	d2d3      	bcs.n	8000464 <__ledf2+0x50>
 80004bc:	4659      	mov	r1, fp
 80004be:	2301      	movs	r3, #1
 80004c0:	3901      	subs	r1, #1
 80004c2:	430b      	orrs	r3, r1
 80004c4:	e7ce      	b.n	8000464 <__ledf2+0x50>
 80004c6:	45c4      	cmp	ip, r8
 80004c8:	d8d7      	bhi.n	800047a <__ledf2+0x66>
 80004ca:	2300      	movs	r3, #0
 80004cc:	45c4      	cmp	ip, r8
 80004ce:	d3f5      	bcc.n	80004bc <__ledf2+0xa8>
 80004d0:	e7c8      	b.n	8000464 <__ledf2+0x50>
 80004d2:	46c0      	nop			; (mov r8, r8)
 80004d4:	000007ff 	.word	0x000007ff

080004d8 <__aeabi_dsub>:
 80004d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004da:	4646      	mov	r6, r8
 80004dc:	46d6      	mov	lr, sl
 80004de:	464f      	mov	r7, r9
 80004e0:	030c      	lsls	r4, r1, #12
 80004e2:	b5c0      	push	{r6, r7, lr}
 80004e4:	0fcd      	lsrs	r5, r1, #31
 80004e6:	004e      	lsls	r6, r1, #1
 80004e8:	0a61      	lsrs	r1, r4, #9
 80004ea:	0f44      	lsrs	r4, r0, #29
 80004ec:	430c      	orrs	r4, r1
 80004ee:	00c1      	lsls	r1, r0, #3
 80004f0:	0058      	lsls	r0, r3, #1
 80004f2:	0d40      	lsrs	r0, r0, #21
 80004f4:	4684      	mov	ip, r0
 80004f6:	468a      	mov	sl, r1
 80004f8:	000f      	movs	r7, r1
 80004fa:	0319      	lsls	r1, r3, #12
 80004fc:	0f50      	lsrs	r0, r2, #29
 80004fe:	0a49      	lsrs	r1, r1, #9
 8000500:	4301      	orrs	r1, r0
 8000502:	48c6      	ldr	r0, [pc, #792]	; (800081c <__aeabi_dsub+0x344>)
 8000504:	0d76      	lsrs	r6, r6, #21
 8000506:	46a8      	mov	r8, r5
 8000508:	0fdb      	lsrs	r3, r3, #31
 800050a:	00d2      	lsls	r2, r2, #3
 800050c:	4584      	cmp	ip, r0
 800050e:	d100      	bne.n	8000512 <__aeabi_dsub+0x3a>
 8000510:	e0d8      	b.n	80006c4 <__aeabi_dsub+0x1ec>
 8000512:	2001      	movs	r0, #1
 8000514:	4043      	eors	r3, r0
 8000516:	42ab      	cmp	r3, r5
 8000518:	d100      	bne.n	800051c <__aeabi_dsub+0x44>
 800051a:	e0a6      	b.n	800066a <__aeabi_dsub+0x192>
 800051c:	4660      	mov	r0, ip
 800051e:	1a35      	subs	r5, r6, r0
 8000520:	2d00      	cmp	r5, #0
 8000522:	dc00      	bgt.n	8000526 <__aeabi_dsub+0x4e>
 8000524:	e105      	b.n	8000732 <__aeabi_dsub+0x25a>
 8000526:	2800      	cmp	r0, #0
 8000528:	d110      	bne.n	800054c <__aeabi_dsub+0x74>
 800052a:	000b      	movs	r3, r1
 800052c:	4313      	orrs	r3, r2
 800052e:	d100      	bne.n	8000532 <__aeabi_dsub+0x5a>
 8000530:	e0d7      	b.n	80006e2 <__aeabi_dsub+0x20a>
 8000532:	1e6b      	subs	r3, r5, #1
 8000534:	2b00      	cmp	r3, #0
 8000536:	d000      	beq.n	800053a <__aeabi_dsub+0x62>
 8000538:	e14b      	b.n	80007d2 <__aeabi_dsub+0x2fa>
 800053a:	4653      	mov	r3, sl
 800053c:	1a9f      	subs	r7, r3, r2
 800053e:	45ba      	cmp	sl, r7
 8000540:	4180      	sbcs	r0, r0
 8000542:	1a64      	subs	r4, r4, r1
 8000544:	4240      	negs	r0, r0
 8000546:	1a24      	subs	r4, r4, r0
 8000548:	2601      	movs	r6, #1
 800054a:	e01e      	b.n	800058a <__aeabi_dsub+0xb2>
 800054c:	4bb3      	ldr	r3, [pc, #716]	; (800081c <__aeabi_dsub+0x344>)
 800054e:	429e      	cmp	r6, r3
 8000550:	d048      	beq.n	80005e4 <__aeabi_dsub+0x10c>
 8000552:	2380      	movs	r3, #128	; 0x80
 8000554:	041b      	lsls	r3, r3, #16
 8000556:	4319      	orrs	r1, r3
 8000558:	2d38      	cmp	r5, #56	; 0x38
 800055a:	dd00      	ble.n	800055e <__aeabi_dsub+0x86>
 800055c:	e119      	b.n	8000792 <__aeabi_dsub+0x2ba>
 800055e:	2d1f      	cmp	r5, #31
 8000560:	dd00      	ble.n	8000564 <__aeabi_dsub+0x8c>
 8000562:	e14c      	b.n	80007fe <__aeabi_dsub+0x326>
 8000564:	2320      	movs	r3, #32
 8000566:	000f      	movs	r7, r1
 8000568:	1b5b      	subs	r3, r3, r5
 800056a:	0010      	movs	r0, r2
 800056c:	409a      	lsls	r2, r3
 800056e:	409f      	lsls	r7, r3
 8000570:	40e8      	lsrs	r0, r5
 8000572:	1e53      	subs	r3, r2, #1
 8000574:	419a      	sbcs	r2, r3
 8000576:	40e9      	lsrs	r1, r5
 8000578:	4307      	orrs	r7, r0
 800057a:	4317      	orrs	r7, r2
 800057c:	4653      	mov	r3, sl
 800057e:	1bdf      	subs	r7, r3, r7
 8000580:	1a61      	subs	r1, r4, r1
 8000582:	45ba      	cmp	sl, r7
 8000584:	41a4      	sbcs	r4, r4
 8000586:	4264      	negs	r4, r4
 8000588:	1b0c      	subs	r4, r1, r4
 800058a:	0223      	lsls	r3, r4, #8
 800058c:	d400      	bmi.n	8000590 <__aeabi_dsub+0xb8>
 800058e:	e0c5      	b.n	800071c <__aeabi_dsub+0x244>
 8000590:	0264      	lsls	r4, r4, #9
 8000592:	0a65      	lsrs	r5, r4, #9
 8000594:	2d00      	cmp	r5, #0
 8000596:	d100      	bne.n	800059a <__aeabi_dsub+0xc2>
 8000598:	e0f6      	b.n	8000788 <__aeabi_dsub+0x2b0>
 800059a:	0028      	movs	r0, r5
 800059c:	f000 fb28 	bl	8000bf0 <__clzsi2>
 80005a0:	0003      	movs	r3, r0
 80005a2:	3b08      	subs	r3, #8
 80005a4:	2b1f      	cmp	r3, #31
 80005a6:	dd00      	ble.n	80005aa <__aeabi_dsub+0xd2>
 80005a8:	e0e9      	b.n	800077e <__aeabi_dsub+0x2a6>
 80005aa:	2220      	movs	r2, #32
 80005ac:	003c      	movs	r4, r7
 80005ae:	1ad2      	subs	r2, r2, r3
 80005b0:	409d      	lsls	r5, r3
 80005b2:	40d4      	lsrs	r4, r2
 80005b4:	409f      	lsls	r7, r3
 80005b6:	4325      	orrs	r5, r4
 80005b8:	429e      	cmp	r6, r3
 80005ba:	dd00      	ble.n	80005be <__aeabi_dsub+0xe6>
 80005bc:	e0db      	b.n	8000776 <__aeabi_dsub+0x29e>
 80005be:	1b9e      	subs	r6, r3, r6
 80005c0:	1c73      	adds	r3, r6, #1
 80005c2:	2b1f      	cmp	r3, #31
 80005c4:	dd00      	ble.n	80005c8 <__aeabi_dsub+0xf0>
 80005c6:	e10a      	b.n	80007de <__aeabi_dsub+0x306>
 80005c8:	2220      	movs	r2, #32
 80005ca:	0038      	movs	r0, r7
 80005cc:	1ad2      	subs	r2, r2, r3
 80005ce:	0029      	movs	r1, r5
 80005d0:	4097      	lsls	r7, r2
 80005d2:	002c      	movs	r4, r5
 80005d4:	4091      	lsls	r1, r2
 80005d6:	40d8      	lsrs	r0, r3
 80005d8:	1e7a      	subs	r2, r7, #1
 80005da:	4197      	sbcs	r7, r2
 80005dc:	40dc      	lsrs	r4, r3
 80005de:	2600      	movs	r6, #0
 80005e0:	4301      	orrs	r1, r0
 80005e2:	430f      	orrs	r7, r1
 80005e4:	077b      	lsls	r3, r7, #29
 80005e6:	d009      	beq.n	80005fc <__aeabi_dsub+0x124>
 80005e8:	230f      	movs	r3, #15
 80005ea:	403b      	ands	r3, r7
 80005ec:	2b04      	cmp	r3, #4
 80005ee:	d005      	beq.n	80005fc <__aeabi_dsub+0x124>
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	42bb      	cmp	r3, r7
 80005f4:	41bf      	sbcs	r7, r7
 80005f6:	427f      	negs	r7, r7
 80005f8:	19e4      	adds	r4, r4, r7
 80005fa:	001f      	movs	r7, r3
 80005fc:	0223      	lsls	r3, r4, #8
 80005fe:	d525      	bpl.n	800064c <__aeabi_dsub+0x174>
 8000600:	4b86      	ldr	r3, [pc, #536]	; (800081c <__aeabi_dsub+0x344>)
 8000602:	3601      	adds	r6, #1
 8000604:	429e      	cmp	r6, r3
 8000606:	d100      	bne.n	800060a <__aeabi_dsub+0x132>
 8000608:	e0af      	b.n	800076a <__aeabi_dsub+0x292>
 800060a:	4b85      	ldr	r3, [pc, #532]	; (8000820 <__aeabi_dsub+0x348>)
 800060c:	2501      	movs	r5, #1
 800060e:	401c      	ands	r4, r3
 8000610:	4643      	mov	r3, r8
 8000612:	0762      	lsls	r2, r4, #29
 8000614:	08ff      	lsrs	r7, r7, #3
 8000616:	0264      	lsls	r4, r4, #9
 8000618:	0576      	lsls	r6, r6, #21
 800061a:	4317      	orrs	r7, r2
 800061c:	0b24      	lsrs	r4, r4, #12
 800061e:	0d76      	lsrs	r6, r6, #21
 8000620:	401d      	ands	r5, r3
 8000622:	2100      	movs	r1, #0
 8000624:	0324      	lsls	r4, r4, #12
 8000626:	0b23      	lsrs	r3, r4, #12
 8000628:	0d0c      	lsrs	r4, r1, #20
 800062a:	4a7e      	ldr	r2, [pc, #504]	; (8000824 <__aeabi_dsub+0x34c>)
 800062c:	0524      	lsls	r4, r4, #20
 800062e:	431c      	orrs	r4, r3
 8000630:	4014      	ands	r4, r2
 8000632:	0533      	lsls	r3, r6, #20
 8000634:	4323      	orrs	r3, r4
 8000636:	005b      	lsls	r3, r3, #1
 8000638:	07ed      	lsls	r5, r5, #31
 800063a:	085b      	lsrs	r3, r3, #1
 800063c:	432b      	orrs	r3, r5
 800063e:	0038      	movs	r0, r7
 8000640:	0019      	movs	r1, r3
 8000642:	bc1c      	pop	{r2, r3, r4}
 8000644:	4690      	mov	r8, r2
 8000646:	4699      	mov	r9, r3
 8000648:	46a2      	mov	sl, r4
 800064a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800064c:	2501      	movs	r5, #1
 800064e:	4643      	mov	r3, r8
 8000650:	0762      	lsls	r2, r4, #29
 8000652:	08ff      	lsrs	r7, r7, #3
 8000654:	4317      	orrs	r7, r2
 8000656:	08e4      	lsrs	r4, r4, #3
 8000658:	401d      	ands	r5, r3
 800065a:	4b70      	ldr	r3, [pc, #448]	; (800081c <__aeabi_dsub+0x344>)
 800065c:	429e      	cmp	r6, r3
 800065e:	d036      	beq.n	80006ce <__aeabi_dsub+0x1f6>
 8000660:	0324      	lsls	r4, r4, #12
 8000662:	0576      	lsls	r6, r6, #21
 8000664:	0b24      	lsrs	r4, r4, #12
 8000666:	0d76      	lsrs	r6, r6, #21
 8000668:	e7db      	b.n	8000622 <__aeabi_dsub+0x14a>
 800066a:	4663      	mov	r3, ip
 800066c:	1af3      	subs	r3, r6, r3
 800066e:	2b00      	cmp	r3, #0
 8000670:	dc00      	bgt.n	8000674 <__aeabi_dsub+0x19c>
 8000672:	e094      	b.n	800079e <__aeabi_dsub+0x2c6>
 8000674:	4660      	mov	r0, ip
 8000676:	2800      	cmp	r0, #0
 8000678:	d035      	beq.n	80006e6 <__aeabi_dsub+0x20e>
 800067a:	4868      	ldr	r0, [pc, #416]	; (800081c <__aeabi_dsub+0x344>)
 800067c:	4286      	cmp	r6, r0
 800067e:	d0b1      	beq.n	80005e4 <__aeabi_dsub+0x10c>
 8000680:	2780      	movs	r7, #128	; 0x80
 8000682:	043f      	lsls	r7, r7, #16
 8000684:	4339      	orrs	r1, r7
 8000686:	2b38      	cmp	r3, #56	; 0x38
 8000688:	dc00      	bgt.n	800068c <__aeabi_dsub+0x1b4>
 800068a:	e0fd      	b.n	8000888 <__aeabi_dsub+0x3b0>
 800068c:	430a      	orrs	r2, r1
 800068e:	0017      	movs	r7, r2
 8000690:	2100      	movs	r1, #0
 8000692:	1e7a      	subs	r2, r7, #1
 8000694:	4197      	sbcs	r7, r2
 8000696:	4457      	add	r7, sl
 8000698:	4557      	cmp	r7, sl
 800069a:	4180      	sbcs	r0, r0
 800069c:	1909      	adds	r1, r1, r4
 800069e:	4244      	negs	r4, r0
 80006a0:	190c      	adds	r4, r1, r4
 80006a2:	0223      	lsls	r3, r4, #8
 80006a4:	d53a      	bpl.n	800071c <__aeabi_dsub+0x244>
 80006a6:	4b5d      	ldr	r3, [pc, #372]	; (800081c <__aeabi_dsub+0x344>)
 80006a8:	3601      	adds	r6, #1
 80006aa:	429e      	cmp	r6, r3
 80006ac:	d100      	bne.n	80006b0 <__aeabi_dsub+0x1d8>
 80006ae:	e14b      	b.n	8000948 <__aeabi_dsub+0x470>
 80006b0:	2201      	movs	r2, #1
 80006b2:	4b5b      	ldr	r3, [pc, #364]	; (8000820 <__aeabi_dsub+0x348>)
 80006b4:	401c      	ands	r4, r3
 80006b6:	087b      	lsrs	r3, r7, #1
 80006b8:	4017      	ands	r7, r2
 80006ba:	431f      	orrs	r7, r3
 80006bc:	07e2      	lsls	r2, r4, #31
 80006be:	4317      	orrs	r7, r2
 80006c0:	0864      	lsrs	r4, r4, #1
 80006c2:	e78f      	b.n	80005e4 <__aeabi_dsub+0x10c>
 80006c4:	0008      	movs	r0, r1
 80006c6:	4310      	orrs	r0, r2
 80006c8:	d000      	beq.n	80006cc <__aeabi_dsub+0x1f4>
 80006ca:	e724      	b.n	8000516 <__aeabi_dsub+0x3e>
 80006cc:	e721      	b.n	8000512 <__aeabi_dsub+0x3a>
 80006ce:	0023      	movs	r3, r4
 80006d0:	433b      	orrs	r3, r7
 80006d2:	d100      	bne.n	80006d6 <__aeabi_dsub+0x1fe>
 80006d4:	e1b9      	b.n	8000a4a <__aeabi_dsub+0x572>
 80006d6:	2280      	movs	r2, #128	; 0x80
 80006d8:	0312      	lsls	r2, r2, #12
 80006da:	4314      	orrs	r4, r2
 80006dc:	0324      	lsls	r4, r4, #12
 80006de:	0b24      	lsrs	r4, r4, #12
 80006e0:	e79f      	b.n	8000622 <__aeabi_dsub+0x14a>
 80006e2:	002e      	movs	r6, r5
 80006e4:	e77e      	b.n	80005e4 <__aeabi_dsub+0x10c>
 80006e6:	0008      	movs	r0, r1
 80006e8:	4310      	orrs	r0, r2
 80006ea:	d100      	bne.n	80006ee <__aeabi_dsub+0x216>
 80006ec:	e0ca      	b.n	8000884 <__aeabi_dsub+0x3ac>
 80006ee:	1e58      	subs	r0, r3, #1
 80006f0:	4684      	mov	ip, r0
 80006f2:	2800      	cmp	r0, #0
 80006f4:	d000      	beq.n	80006f8 <__aeabi_dsub+0x220>
 80006f6:	e0e7      	b.n	80008c8 <__aeabi_dsub+0x3f0>
 80006f8:	4452      	add	r2, sl
 80006fa:	4552      	cmp	r2, sl
 80006fc:	4180      	sbcs	r0, r0
 80006fe:	1864      	adds	r4, r4, r1
 8000700:	4240      	negs	r0, r0
 8000702:	1824      	adds	r4, r4, r0
 8000704:	0017      	movs	r7, r2
 8000706:	2601      	movs	r6, #1
 8000708:	0223      	lsls	r3, r4, #8
 800070a:	d507      	bpl.n	800071c <__aeabi_dsub+0x244>
 800070c:	2602      	movs	r6, #2
 800070e:	e7cf      	b.n	80006b0 <__aeabi_dsub+0x1d8>
 8000710:	4664      	mov	r4, ip
 8000712:	432c      	orrs	r4, r5
 8000714:	d100      	bne.n	8000718 <__aeabi_dsub+0x240>
 8000716:	e1b3      	b.n	8000a80 <__aeabi_dsub+0x5a8>
 8000718:	002c      	movs	r4, r5
 800071a:	4667      	mov	r7, ip
 800071c:	077b      	lsls	r3, r7, #29
 800071e:	d000      	beq.n	8000722 <__aeabi_dsub+0x24a>
 8000720:	e762      	b.n	80005e8 <__aeabi_dsub+0x110>
 8000722:	0763      	lsls	r3, r4, #29
 8000724:	08ff      	lsrs	r7, r7, #3
 8000726:	431f      	orrs	r7, r3
 8000728:	2501      	movs	r5, #1
 800072a:	4643      	mov	r3, r8
 800072c:	08e4      	lsrs	r4, r4, #3
 800072e:	401d      	ands	r5, r3
 8000730:	e793      	b.n	800065a <__aeabi_dsub+0x182>
 8000732:	2d00      	cmp	r5, #0
 8000734:	d178      	bne.n	8000828 <__aeabi_dsub+0x350>
 8000736:	1c75      	adds	r5, r6, #1
 8000738:	056d      	lsls	r5, r5, #21
 800073a:	0d6d      	lsrs	r5, r5, #21
 800073c:	2d01      	cmp	r5, #1
 800073e:	dc00      	bgt.n	8000742 <__aeabi_dsub+0x26a>
 8000740:	e0f2      	b.n	8000928 <__aeabi_dsub+0x450>
 8000742:	4650      	mov	r0, sl
 8000744:	1a80      	subs	r0, r0, r2
 8000746:	4582      	cmp	sl, r0
 8000748:	41bf      	sbcs	r7, r7
 800074a:	1a65      	subs	r5, r4, r1
 800074c:	427f      	negs	r7, r7
 800074e:	1bed      	subs	r5, r5, r7
 8000750:	4684      	mov	ip, r0
 8000752:	0228      	lsls	r0, r5, #8
 8000754:	d400      	bmi.n	8000758 <__aeabi_dsub+0x280>
 8000756:	e08c      	b.n	8000872 <__aeabi_dsub+0x39a>
 8000758:	4650      	mov	r0, sl
 800075a:	1a17      	subs	r7, r2, r0
 800075c:	42ba      	cmp	r2, r7
 800075e:	4192      	sbcs	r2, r2
 8000760:	1b0c      	subs	r4, r1, r4
 8000762:	4255      	negs	r5, r2
 8000764:	1b65      	subs	r5, r4, r5
 8000766:	4698      	mov	r8, r3
 8000768:	e714      	b.n	8000594 <__aeabi_dsub+0xbc>
 800076a:	2501      	movs	r5, #1
 800076c:	4643      	mov	r3, r8
 800076e:	2400      	movs	r4, #0
 8000770:	401d      	ands	r5, r3
 8000772:	2700      	movs	r7, #0
 8000774:	e755      	b.n	8000622 <__aeabi_dsub+0x14a>
 8000776:	4c2a      	ldr	r4, [pc, #168]	; (8000820 <__aeabi_dsub+0x348>)
 8000778:	1af6      	subs	r6, r6, r3
 800077a:	402c      	ands	r4, r5
 800077c:	e732      	b.n	80005e4 <__aeabi_dsub+0x10c>
 800077e:	003d      	movs	r5, r7
 8000780:	3828      	subs	r0, #40	; 0x28
 8000782:	4085      	lsls	r5, r0
 8000784:	2700      	movs	r7, #0
 8000786:	e717      	b.n	80005b8 <__aeabi_dsub+0xe0>
 8000788:	0038      	movs	r0, r7
 800078a:	f000 fa31 	bl	8000bf0 <__clzsi2>
 800078e:	3020      	adds	r0, #32
 8000790:	e706      	b.n	80005a0 <__aeabi_dsub+0xc8>
 8000792:	430a      	orrs	r2, r1
 8000794:	0017      	movs	r7, r2
 8000796:	2100      	movs	r1, #0
 8000798:	1e7a      	subs	r2, r7, #1
 800079a:	4197      	sbcs	r7, r2
 800079c:	e6ee      	b.n	800057c <__aeabi_dsub+0xa4>
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d000      	beq.n	80007a4 <__aeabi_dsub+0x2cc>
 80007a2:	e0e5      	b.n	8000970 <__aeabi_dsub+0x498>
 80007a4:	1c73      	adds	r3, r6, #1
 80007a6:	469c      	mov	ip, r3
 80007a8:	055b      	lsls	r3, r3, #21
 80007aa:	0d5b      	lsrs	r3, r3, #21
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	dc00      	bgt.n	80007b2 <__aeabi_dsub+0x2da>
 80007b0:	e09f      	b.n	80008f2 <__aeabi_dsub+0x41a>
 80007b2:	4b1a      	ldr	r3, [pc, #104]	; (800081c <__aeabi_dsub+0x344>)
 80007b4:	459c      	cmp	ip, r3
 80007b6:	d100      	bne.n	80007ba <__aeabi_dsub+0x2e2>
 80007b8:	e0c5      	b.n	8000946 <__aeabi_dsub+0x46e>
 80007ba:	4452      	add	r2, sl
 80007bc:	4552      	cmp	r2, sl
 80007be:	4180      	sbcs	r0, r0
 80007c0:	1864      	adds	r4, r4, r1
 80007c2:	4240      	negs	r0, r0
 80007c4:	1824      	adds	r4, r4, r0
 80007c6:	07e7      	lsls	r7, r4, #31
 80007c8:	0852      	lsrs	r2, r2, #1
 80007ca:	4317      	orrs	r7, r2
 80007cc:	0864      	lsrs	r4, r4, #1
 80007ce:	4666      	mov	r6, ip
 80007d0:	e708      	b.n	80005e4 <__aeabi_dsub+0x10c>
 80007d2:	4812      	ldr	r0, [pc, #72]	; (800081c <__aeabi_dsub+0x344>)
 80007d4:	4285      	cmp	r5, r0
 80007d6:	d100      	bne.n	80007da <__aeabi_dsub+0x302>
 80007d8:	e085      	b.n	80008e6 <__aeabi_dsub+0x40e>
 80007da:	001d      	movs	r5, r3
 80007dc:	e6bc      	b.n	8000558 <__aeabi_dsub+0x80>
 80007de:	0029      	movs	r1, r5
 80007e0:	3e1f      	subs	r6, #31
 80007e2:	40f1      	lsrs	r1, r6
 80007e4:	2b20      	cmp	r3, #32
 80007e6:	d100      	bne.n	80007ea <__aeabi_dsub+0x312>
 80007e8:	e07f      	b.n	80008ea <__aeabi_dsub+0x412>
 80007ea:	2240      	movs	r2, #64	; 0x40
 80007ec:	1ad3      	subs	r3, r2, r3
 80007ee:	409d      	lsls	r5, r3
 80007f0:	432f      	orrs	r7, r5
 80007f2:	1e7d      	subs	r5, r7, #1
 80007f4:	41af      	sbcs	r7, r5
 80007f6:	2400      	movs	r4, #0
 80007f8:	430f      	orrs	r7, r1
 80007fa:	2600      	movs	r6, #0
 80007fc:	e78e      	b.n	800071c <__aeabi_dsub+0x244>
 80007fe:	002b      	movs	r3, r5
 8000800:	000f      	movs	r7, r1
 8000802:	3b20      	subs	r3, #32
 8000804:	40df      	lsrs	r7, r3
 8000806:	2d20      	cmp	r5, #32
 8000808:	d071      	beq.n	80008ee <__aeabi_dsub+0x416>
 800080a:	2340      	movs	r3, #64	; 0x40
 800080c:	1b5d      	subs	r5, r3, r5
 800080e:	40a9      	lsls	r1, r5
 8000810:	430a      	orrs	r2, r1
 8000812:	1e51      	subs	r1, r2, #1
 8000814:	418a      	sbcs	r2, r1
 8000816:	2100      	movs	r1, #0
 8000818:	4317      	orrs	r7, r2
 800081a:	e6af      	b.n	800057c <__aeabi_dsub+0xa4>
 800081c:	000007ff 	.word	0x000007ff
 8000820:	ff7fffff 	.word	0xff7fffff
 8000824:	800fffff 	.word	0x800fffff
 8000828:	2e00      	cmp	r6, #0
 800082a:	d03e      	beq.n	80008aa <__aeabi_dsub+0x3d2>
 800082c:	4eb3      	ldr	r6, [pc, #716]	; (8000afc <__aeabi_dsub+0x624>)
 800082e:	45b4      	cmp	ip, r6
 8000830:	d045      	beq.n	80008be <__aeabi_dsub+0x3e6>
 8000832:	2680      	movs	r6, #128	; 0x80
 8000834:	0436      	lsls	r6, r6, #16
 8000836:	426d      	negs	r5, r5
 8000838:	4334      	orrs	r4, r6
 800083a:	2d38      	cmp	r5, #56	; 0x38
 800083c:	dd00      	ble.n	8000840 <__aeabi_dsub+0x368>
 800083e:	e0a8      	b.n	8000992 <__aeabi_dsub+0x4ba>
 8000840:	2d1f      	cmp	r5, #31
 8000842:	dd00      	ble.n	8000846 <__aeabi_dsub+0x36e>
 8000844:	e11f      	b.n	8000a86 <__aeabi_dsub+0x5ae>
 8000846:	2620      	movs	r6, #32
 8000848:	0027      	movs	r7, r4
 800084a:	4650      	mov	r0, sl
 800084c:	1b76      	subs	r6, r6, r5
 800084e:	40b7      	lsls	r7, r6
 8000850:	40e8      	lsrs	r0, r5
 8000852:	4307      	orrs	r7, r0
 8000854:	4650      	mov	r0, sl
 8000856:	40b0      	lsls	r0, r6
 8000858:	1e46      	subs	r6, r0, #1
 800085a:	41b0      	sbcs	r0, r6
 800085c:	40ec      	lsrs	r4, r5
 800085e:	4338      	orrs	r0, r7
 8000860:	1a17      	subs	r7, r2, r0
 8000862:	42ba      	cmp	r2, r7
 8000864:	4192      	sbcs	r2, r2
 8000866:	1b0c      	subs	r4, r1, r4
 8000868:	4252      	negs	r2, r2
 800086a:	1aa4      	subs	r4, r4, r2
 800086c:	4666      	mov	r6, ip
 800086e:	4698      	mov	r8, r3
 8000870:	e68b      	b.n	800058a <__aeabi_dsub+0xb2>
 8000872:	4664      	mov	r4, ip
 8000874:	4667      	mov	r7, ip
 8000876:	432c      	orrs	r4, r5
 8000878:	d000      	beq.n	800087c <__aeabi_dsub+0x3a4>
 800087a:	e68b      	b.n	8000594 <__aeabi_dsub+0xbc>
 800087c:	2500      	movs	r5, #0
 800087e:	2600      	movs	r6, #0
 8000880:	2700      	movs	r7, #0
 8000882:	e6ea      	b.n	800065a <__aeabi_dsub+0x182>
 8000884:	001e      	movs	r6, r3
 8000886:	e6ad      	b.n	80005e4 <__aeabi_dsub+0x10c>
 8000888:	2b1f      	cmp	r3, #31
 800088a:	dc60      	bgt.n	800094e <__aeabi_dsub+0x476>
 800088c:	2720      	movs	r7, #32
 800088e:	1af8      	subs	r0, r7, r3
 8000890:	000f      	movs	r7, r1
 8000892:	4684      	mov	ip, r0
 8000894:	4087      	lsls	r7, r0
 8000896:	0010      	movs	r0, r2
 8000898:	40d8      	lsrs	r0, r3
 800089a:	4307      	orrs	r7, r0
 800089c:	4660      	mov	r0, ip
 800089e:	4082      	lsls	r2, r0
 80008a0:	1e50      	subs	r0, r2, #1
 80008a2:	4182      	sbcs	r2, r0
 80008a4:	40d9      	lsrs	r1, r3
 80008a6:	4317      	orrs	r7, r2
 80008a8:	e6f5      	b.n	8000696 <__aeabi_dsub+0x1be>
 80008aa:	0026      	movs	r6, r4
 80008ac:	4650      	mov	r0, sl
 80008ae:	4306      	orrs	r6, r0
 80008b0:	d005      	beq.n	80008be <__aeabi_dsub+0x3e6>
 80008b2:	43ed      	mvns	r5, r5
 80008b4:	2d00      	cmp	r5, #0
 80008b6:	d0d3      	beq.n	8000860 <__aeabi_dsub+0x388>
 80008b8:	4e90      	ldr	r6, [pc, #576]	; (8000afc <__aeabi_dsub+0x624>)
 80008ba:	45b4      	cmp	ip, r6
 80008bc:	d1bd      	bne.n	800083a <__aeabi_dsub+0x362>
 80008be:	000c      	movs	r4, r1
 80008c0:	0017      	movs	r7, r2
 80008c2:	4666      	mov	r6, ip
 80008c4:	4698      	mov	r8, r3
 80008c6:	e68d      	b.n	80005e4 <__aeabi_dsub+0x10c>
 80008c8:	488c      	ldr	r0, [pc, #560]	; (8000afc <__aeabi_dsub+0x624>)
 80008ca:	4283      	cmp	r3, r0
 80008cc:	d00b      	beq.n	80008e6 <__aeabi_dsub+0x40e>
 80008ce:	4663      	mov	r3, ip
 80008d0:	e6d9      	b.n	8000686 <__aeabi_dsub+0x1ae>
 80008d2:	2d00      	cmp	r5, #0
 80008d4:	d000      	beq.n	80008d8 <__aeabi_dsub+0x400>
 80008d6:	e096      	b.n	8000a06 <__aeabi_dsub+0x52e>
 80008d8:	0008      	movs	r0, r1
 80008da:	4310      	orrs	r0, r2
 80008dc:	d100      	bne.n	80008e0 <__aeabi_dsub+0x408>
 80008de:	e0e2      	b.n	8000aa6 <__aeabi_dsub+0x5ce>
 80008e0:	000c      	movs	r4, r1
 80008e2:	0017      	movs	r7, r2
 80008e4:	4698      	mov	r8, r3
 80008e6:	4e85      	ldr	r6, [pc, #532]	; (8000afc <__aeabi_dsub+0x624>)
 80008e8:	e67c      	b.n	80005e4 <__aeabi_dsub+0x10c>
 80008ea:	2500      	movs	r5, #0
 80008ec:	e780      	b.n	80007f0 <__aeabi_dsub+0x318>
 80008ee:	2100      	movs	r1, #0
 80008f0:	e78e      	b.n	8000810 <__aeabi_dsub+0x338>
 80008f2:	0023      	movs	r3, r4
 80008f4:	4650      	mov	r0, sl
 80008f6:	4303      	orrs	r3, r0
 80008f8:	2e00      	cmp	r6, #0
 80008fa:	d000      	beq.n	80008fe <__aeabi_dsub+0x426>
 80008fc:	e0a8      	b.n	8000a50 <__aeabi_dsub+0x578>
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d100      	bne.n	8000904 <__aeabi_dsub+0x42c>
 8000902:	e0de      	b.n	8000ac2 <__aeabi_dsub+0x5ea>
 8000904:	000b      	movs	r3, r1
 8000906:	4313      	orrs	r3, r2
 8000908:	d100      	bne.n	800090c <__aeabi_dsub+0x434>
 800090a:	e66b      	b.n	80005e4 <__aeabi_dsub+0x10c>
 800090c:	4452      	add	r2, sl
 800090e:	4552      	cmp	r2, sl
 8000910:	4180      	sbcs	r0, r0
 8000912:	1864      	adds	r4, r4, r1
 8000914:	4240      	negs	r0, r0
 8000916:	1824      	adds	r4, r4, r0
 8000918:	0017      	movs	r7, r2
 800091a:	0223      	lsls	r3, r4, #8
 800091c:	d400      	bmi.n	8000920 <__aeabi_dsub+0x448>
 800091e:	e6fd      	b.n	800071c <__aeabi_dsub+0x244>
 8000920:	4b77      	ldr	r3, [pc, #476]	; (8000b00 <__aeabi_dsub+0x628>)
 8000922:	4666      	mov	r6, ip
 8000924:	401c      	ands	r4, r3
 8000926:	e65d      	b.n	80005e4 <__aeabi_dsub+0x10c>
 8000928:	0025      	movs	r5, r4
 800092a:	4650      	mov	r0, sl
 800092c:	4305      	orrs	r5, r0
 800092e:	2e00      	cmp	r6, #0
 8000930:	d1cf      	bne.n	80008d2 <__aeabi_dsub+0x3fa>
 8000932:	2d00      	cmp	r5, #0
 8000934:	d14f      	bne.n	80009d6 <__aeabi_dsub+0x4fe>
 8000936:	000c      	movs	r4, r1
 8000938:	4314      	orrs	r4, r2
 800093a:	d100      	bne.n	800093e <__aeabi_dsub+0x466>
 800093c:	e0a0      	b.n	8000a80 <__aeabi_dsub+0x5a8>
 800093e:	000c      	movs	r4, r1
 8000940:	0017      	movs	r7, r2
 8000942:	4698      	mov	r8, r3
 8000944:	e64e      	b.n	80005e4 <__aeabi_dsub+0x10c>
 8000946:	4666      	mov	r6, ip
 8000948:	2400      	movs	r4, #0
 800094a:	2700      	movs	r7, #0
 800094c:	e685      	b.n	800065a <__aeabi_dsub+0x182>
 800094e:	001f      	movs	r7, r3
 8000950:	0008      	movs	r0, r1
 8000952:	3f20      	subs	r7, #32
 8000954:	40f8      	lsrs	r0, r7
 8000956:	0007      	movs	r7, r0
 8000958:	2b20      	cmp	r3, #32
 800095a:	d100      	bne.n	800095e <__aeabi_dsub+0x486>
 800095c:	e08e      	b.n	8000a7c <__aeabi_dsub+0x5a4>
 800095e:	2040      	movs	r0, #64	; 0x40
 8000960:	1ac3      	subs	r3, r0, r3
 8000962:	4099      	lsls	r1, r3
 8000964:	430a      	orrs	r2, r1
 8000966:	1e51      	subs	r1, r2, #1
 8000968:	418a      	sbcs	r2, r1
 800096a:	2100      	movs	r1, #0
 800096c:	4317      	orrs	r7, r2
 800096e:	e692      	b.n	8000696 <__aeabi_dsub+0x1be>
 8000970:	2e00      	cmp	r6, #0
 8000972:	d114      	bne.n	800099e <__aeabi_dsub+0x4c6>
 8000974:	0026      	movs	r6, r4
 8000976:	4650      	mov	r0, sl
 8000978:	4306      	orrs	r6, r0
 800097a:	d062      	beq.n	8000a42 <__aeabi_dsub+0x56a>
 800097c:	43db      	mvns	r3, r3
 800097e:	2b00      	cmp	r3, #0
 8000980:	d15c      	bne.n	8000a3c <__aeabi_dsub+0x564>
 8000982:	1887      	adds	r7, r0, r2
 8000984:	4297      	cmp	r7, r2
 8000986:	4192      	sbcs	r2, r2
 8000988:	1864      	adds	r4, r4, r1
 800098a:	4252      	negs	r2, r2
 800098c:	18a4      	adds	r4, r4, r2
 800098e:	4666      	mov	r6, ip
 8000990:	e687      	b.n	80006a2 <__aeabi_dsub+0x1ca>
 8000992:	4650      	mov	r0, sl
 8000994:	4320      	orrs	r0, r4
 8000996:	1e44      	subs	r4, r0, #1
 8000998:	41a0      	sbcs	r0, r4
 800099a:	2400      	movs	r4, #0
 800099c:	e760      	b.n	8000860 <__aeabi_dsub+0x388>
 800099e:	4e57      	ldr	r6, [pc, #348]	; (8000afc <__aeabi_dsub+0x624>)
 80009a0:	45b4      	cmp	ip, r6
 80009a2:	d04e      	beq.n	8000a42 <__aeabi_dsub+0x56a>
 80009a4:	2680      	movs	r6, #128	; 0x80
 80009a6:	0436      	lsls	r6, r6, #16
 80009a8:	425b      	negs	r3, r3
 80009aa:	4334      	orrs	r4, r6
 80009ac:	2b38      	cmp	r3, #56	; 0x38
 80009ae:	dd00      	ble.n	80009b2 <__aeabi_dsub+0x4da>
 80009b0:	e07f      	b.n	8000ab2 <__aeabi_dsub+0x5da>
 80009b2:	2b1f      	cmp	r3, #31
 80009b4:	dd00      	ble.n	80009b8 <__aeabi_dsub+0x4e0>
 80009b6:	e08b      	b.n	8000ad0 <__aeabi_dsub+0x5f8>
 80009b8:	2620      	movs	r6, #32
 80009ba:	0027      	movs	r7, r4
 80009bc:	4650      	mov	r0, sl
 80009be:	1af6      	subs	r6, r6, r3
 80009c0:	40b7      	lsls	r7, r6
 80009c2:	40d8      	lsrs	r0, r3
 80009c4:	4307      	orrs	r7, r0
 80009c6:	4650      	mov	r0, sl
 80009c8:	40b0      	lsls	r0, r6
 80009ca:	1e46      	subs	r6, r0, #1
 80009cc:	41b0      	sbcs	r0, r6
 80009ce:	4307      	orrs	r7, r0
 80009d0:	40dc      	lsrs	r4, r3
 80009d2:	18bf      	adds	r7, r7, r2
 80009d4:	e7d6      	b.n	8000984 <__aeabi_dsub+0x4ac>
 80009d6:	000d      	movs	r5, r1
 80009d8:	4315      	orrs	r5, r2
 80009da:	d100      	bne.n	80009de <__aeabi_dsub+0x506>
 80009dc:	e602      	b.n	80005e4 <__aeabi_dsub+0x10c>
 80009de:	4650      	mov	r0, sl
 80009e0:	1a80      	subs	r0, r0, r2
 80009e2:	4582      	cmp	sl, r0
 80009e4:	41bf      	sbcs	r7, r7
 80009e6:	1a65      	subs	r5, r4, r1
 80009e8:	427f      	negs	r7, r7
 80009ea:	1bed      	subs	r5, r5, r7
 80009ec:	4684      	mov	ip, r0
 80009ee:	0228      	lsls	r0, r5, #8
 80009f0:	d400      	bmi.n	80009f4 <__aeabi_dsub+0x51c>
 80009f2:	e68d      	b.n	8000710 <__aeabi_dsub+0x238>
 80009f4:	4650      	mov	r0, sl
 80009f6:	1a17      	subs	r7, r2, r0
 80009f8:	42ba      	cmp	r2, r7
 80009fa:	4192      	sbcs	r2, r2
 80009fc:	1b0c      	subs	r4, r1, r4
 80009fe:	4252      	negs	r2, r2
 8000a00:	1aa4      	subs	r4, r4, r2
 8000a02:	4698      	mov	r8, r3
 8000a04:	e5ee      	b.n	80005e4 <__aeabi_dsub+0x10c>
 8000a06:	000d      	movs	r5, r1
 8000a08:	4315      	orrs	r5, r2
 8000a0a:	d100      	bne.n	8000a0e <__aeabi_dsub+0x536>
 8000a0c:	e76b      	b.n	80008e6 <__aeabi_dsub+0x40e>
 8000a0e:	4650      	mov	r0, sl
 8000a10:	0767      	lsls	r7, r4, #29
 8000a12:	08c0      	lsrs	r0, r0, #3
 8000a14:	4307      	orrs	r7, r0
 8000a16:	2080      	movs	r0, #128	; 0x80
 8000a18:	08e4      	lsrs	r4, r4, #3
 8000a1a:	0300      	lsls	r0, r0, #12
 8000a1c:	4204      	tst	r4, r0
 8000a1e:	d007      	beq.n	8000a30 <__aeabi_dsub+0x558>
 8000a20:	08cd      	lsrs	r5, r1, #3
 8000a22:	4205      	tst	r5, r0
 8000a24:	d104      	bne.n	8000a30 <__aeabi_dsub+0x558>
 8000a26:	002c      	movs	r4, r5
 8000a28:	4698      	mov	r8, r3
 8000a2a:	08d7      	lsrs	r7, r2, #3
 8000a2c:	0749      	lsls	r1, r1, #29
 8000a2e:	430f      	orrs	r7, r1
 8000a30:	0f7b      	lsrs	r3, r7, #29
 8000a32:	00e4      	lsls	r4, r4, #3
 8000a34:	431c      	orrs	r4, r3
 8000a36:	00ff      	lsls	r7, r7, #3
 8000a38:	4e30      	ldr	r6, [pc, #192]	; (8000afc <__aeabi_dsub+0x624>)
 8000a3a:	e5d3      	b.n	80005e4 <__aeabi_dsub+0x10c>
 8000a3c:	4e2f      	ldr	r6, [pc, #188]	; (8000afc <__aeabi_dsub+0x624>)
 8000a3e:	45b4      	cmp	ip, r6
 8000a40:	d1b4      	bne.n	80009ac <__aeabi_dsub+0x4d4>
 8000a42:	000c      	movs	r4, r1
 8000a44:	0017      	movs	r7, r2
 8000a46:	4666      	mov	r6, ip
 8000a48:	e5cc      	b.n	80005e4 <__aeabi_dsub+0x10c>
 8000a4a:	2700      	movs	r7, #0
 8000a4c:	2400      	movs	r4, #0
 8000a4e:	e5e8      	b.n	8000622 <__aeabi_dsub+0x14a>
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d039      	beq.n	8000ac8 <__aeabi_dsub+0x5f0>
 8000a54:	000b      	movs	r3, r1
 8000a56:	4313      	orrs	r3, r2
 8000a58:	d100      	bne.n	8000a5c <__aeabi_dsub+0x584>
 8000a5a:	e744      	b.n	80008e6 <__aeabi_dsub+0x40e>
 8000a5c:	08c0      	lsrs	r0, r0, #3
 8000a5e:	0767      	lsls	r7, r4, #29
 8000a60:	4307      	orrs	r7, r0
 8000a62:	2080      	movs	r0, #128	; 0x80
 8000a64:	08e4      	lsrs	r4, r4, #3
 8000a66:	0300      	lsls	r0, r0, #12
 8000a68:	4204      	tst	r4, r0
 8000a6a:	d0e1      	beq.n	8000a30 <__aeabi_dsub+0x558>
 8000a6c:	08cb      	lsrs	r3, r1, #3
 8000a6e:	4203      	tst	r3, r0
 8000a70:	d1de      	bne.n	8000a30 <__aeabi_dsub+0x558>
 8000a72:	08d7      	lsrs	r7, r2, #3
 8000a74:	0749      	lsls	r1, r1, #29
 8000a76:	430f      	orrs	r7, r1
 8000a78:	001c      	movs	r4, r3
 8000a7a:	e7d9      	b.n	8000a30 <__aeabi_dsub+0x558>
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	e771      	b.n	8000964 <__aeabi_dsub+0x48c>
 8000a80:	2500      	movs	r5, #0
 8000a82:	2700      	movs	r7, #0
 8000a84:	e5e9      	b.n	800065a <__aeabi_dsub+0x182>
 8000a86:	002e      	movs	r6, r5
 8000a88:	0027      	movs	r7, r4
 8000a8a:	3e20      	subs	r6, #32
 8000a8c:	40f7      	lsrs	r7, r6
 8000a8e:	2d20      	cmp	r5, #32
 8000a90:	d02f      	beq.n	8000af2 <__aeabi_dsub+0x61a>
 8000a92:	2640      	movs	r6, #64	; 0x40
 8000a94:	1b75      	subs	r5, r6, r5
 8000a96:	40ac      	lsls	r4, r5
 8000a98:	4650      	mov	r0, sl
 8000a9a:	4320      	orrs	r0, r4
 8000a9c:	1e44      	subs	r4, r0, #1
 8000a9e:	41a0      	sbcs	r0, r4
 8000aa0:	2400      	movs	r4, #0
 8000aa2:	4338      	orrs	r0, r7
 8000aa4:	e6dc      	b.n	8000860 <__aeabi_dsub+0x388>
 8000aa6:	2480      	movs	r4, #128	; 0x80
 8000aa8:	2500      	movs	r5, #0
 8000aaa:	0324      	lsls	r4, r4, #12
 8000aac:	4e13      	ldr	r6, [pc, #76]	; (8000afc <__aeabi_dsub+0x624>)
 8000aae:	2700      	movs	r7, #0
 8000ab0:	e5d3      	b.n	800065a <__aeabi_dsub+0x182>
 8000ab2:	4650      	mov	r0, sl
 8000ab4:	4320      	orrs	r0, r4
 8000ab6:	0007      	movs	r7, r0
 8000ab8:	1e78      	subs	r0, r7, #1
 8000aba:	4187      	sbcs	r7, r0
 8000abc:	2400      	movs	r4, #0
 8000abe:	18bf      	adds	r7, r7, r2
 8000ac0:	e760      	b.n	8000984 <__aeabi_dsub+0x4ac>
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	0017      	movs	r7, r2
 8000ac6:	e58d      	b.n	80005e4 <__aeabi_dsub+0x10c>
 8000ac8:	000c      	movs	r4, r1
 8000aca:	0017      	movs	r7, r2
 8000acc:	4e0b      	ldr	r6, [pc, #44]	; (8000afc <__aeabi_dsub+0x624>)
 8000ace:	e589      	b.n	80005e4 <__aeabi_dsub+0x10c>
 8000ad0:	001e      	movs	r6, r3
 8000ad2:	0027      	movs	r7, r4
 8000ad4:	3e20      	subs	r6, #32
 8000ad6:	40f7      	lsrs	r7, r6
 8000ad8:	2b20      	cmp	r3, #32
 8000ada:	d00c      	beq.n	8000af6 <__aeabi_dsub+0x61e>
 8000adc:	2640      	movs	r6, #64	; 0x40
 8000ade:	1af3      	subs	r3, r6, r3
 8000ae0:	409c      	lsls	r4, r3
 8000ae2:	4650      	mov	r0, sl
 8000ae4:	4320      	orrs	r0, r4
 8000ae6:	1e44      	subs	r4, r0, #1
 8000ae8:	41a0      	sbcs	r0, r4
 8000aea:	4307      	orrs	r7, r0
 8000aec:	2400      	movs	r4, #0
 8000aee:	18bf      	adds	r7, r7, r2
 8000af0:	e748      	b.n	8000984 <__aeabi_dsub+0x4ac>
 8000af2:	2400      	movs	r4, #0
 8000af4:	e7d0      	b.n	8000a98 <__aeabi_dsub+0x5c0>
 8000af6:	2400      	movs	r4, #0
 8000af8:	e7f3      	b.n	8000ae2 <__aeabi_dsub+0x60a>
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	000007ff 	.word	0x000007ff
 8000b00:	ff7fffff 	.word	0xff7fffff

08000b04 <__aeabi_d2iz>:
 8000b04:	b530      	push	{r4, r5, lr}
 8000b06:	4d13      	ldr	r5, [pc, #76]	; (8000b54 <__aeabi_d2iz+0x50>)
 8000b08:	030a      	lsls	r2, r1, #12
 8000b0a:	004b      	lsls	r3, r1, #1
 8000b0c:	0b12      	lsrs	r2, r2, #12
 8000b0e:	0d5b      	lsrs	r3, r3, #21
 8000b10:	0fc9      	lsrs	r1, r1, #31
 8000b12:	2400      	movs	r4, #0
 8000b14:	42ab      	cmp	r3, r5
 8000b16:	dd10      	ble.n	8000b3a <__aeabi_d2iz+0x36>
 8000b18:	4c0f      	ldr	r4, [pc, #60]	; (8000b58 <__aeabi_d2iz+0x54>)
 8000b1a:	42a3      	cmp	r3, r4
 8000b1c:	dc0f      	bgt.n	8000b3e <__aeabi_d2iz+0x3a>
 8000b1e:	2480      	movs	r4, #128	; 0x80
 8000b20:	4d0e      	ldr	r5, [pc, #56]	; (8000b5c <__aeabi_d2iz+0x58>)
 8000b22:	0364      	lsls	r4, r4, #13
 8000b24:	4322      	orrs	r2, r4
 8000b26:	1aed      	subs	r5, r5, r3
 8000b28:	2d1f      	cmp	r5, #31
 8000b2a:	dd0b      	ble.n	8000b44 <__aeabi_d2iz+0x40>
 8000b2c:	480c      	ldr	r0, [pc, #48]	; (8000b60 <__aeabi_d2iz+0x5c>)
 8000b2e:	1ac3      	subs	r3, r0, r3
 8000b30:	40da      	lsrs	r2, r3
 8000b32:	4254      	negs	r4, r2
 8000b34:	2900      	cmp	r1, #0
 8000b36:	d100      	bne.n	8000b3a <__aeabi_d2iz+0x36>
 8000b38:	0014      	movs	r4, r2
 8000b3a:	0020      	movs	r0, r4
 8000b3c:	bd30      	pop	{r4, r5, pc}
 8000b3e:	4b09      	ldr	r3, [pc, #36]	; (8000b64 <__aeabi_d2iz+0x60>)
 8000b40:	18cc      	adds	r4, r1, r3
 8000b42:	e7fa      	b.n	8000b3a <__aeabi_d2iz+0x36>
 8000b44:	4c08      	ldr	r4, [pc, #32]	; (8000b68 <__aeabi_d2iz+0x64>)
 8000b46:	40e8      	lsrs	r0, r5
 8000b48:	46a4      	mov	ip, r4
 8000b4a:	4463      	add	r3, ip
 8000b4c:	409a      	lsls	r2, r3
 8000b4e:	4302      	orrs	r2, r0
 8000b50:	e7ef      	b.n	8000b32 <__aeabi_d2iz+0x2e>
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	000003fe 	.word	0x000003fe
 8000b58:	0000041d 	.word	0x0000041d
 8000b5c:	00000433 	.word	0x00000433
 8000b60:	00000413 	.word	0x00000413
 8000b64:	7fffffff 	.word	0x7fffffff
 8000b68:	fffffbed 	.word	0xfffffbed

08000b6c <__aeabi_i2d>:
 8000b6c:	b570      	push	{r4, r5, r6, lr}
 8000b6e:	2800      	cmp	r0, #0
 8000b70:	d030      	beq.n	8000bd4 <__aeabi_i2d+0x68>
 8000b72:	17c3      	asrs	r3, r0, #31
 8000b74:	18c4      	adds	r4, r0, r3
 8000b76:	405c      	eors	r4, r3
 8000b78:	0fc5      	lsrs	r5, r0, #31
 8000b7a:	0020      	movs	r0, r4
 8000b7c:	f000 f838 	bl	8000bf0 <__clzsi2>
 8000b80:	4b17      	ldr	r3, [pc, #92]	; (8000be0 <__aeabi_i2d+0x74>)
 8000b82:	4a18      	ldr	r2, [pc, #96]	; (8000be4 <__aeabi_i2d+0x78>)
 8000b84:	1a1b      	subs	r3, r3, r0
 8000b86:	1ad2      	subs	r2, r2, r3
 8000b88:	2a1f      	cmp	r2, #31
 8000b8a:	dd18      	ble.n	8000bbe <__aeabi_i2d+0x52>
 8000b8c:	4a16      	ldr	r2, [pc, #88]	; (8000be8 <__aeabi_i2d+0x7c>)
 8000b8e:	1ad2      	subs	r2, r2, r3
 8000b90:	4094      	lsls	r4, r2
 8000b92:	2200      	movs	r2, #0
 8000b94:	0324      	lsls	r4, r4, #12
 8000b96:	055b      	lsls	r3, r3, #21
 8000b98:	0b24      	lsrs	r4, r4, #12
 8000b9a:	0d5b      	lsrs	r3, r3, #21
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	0010      	movs	r0, r2
 8000ba0:	0324      	lsls	r4, r4, #12
 8000ba2:	0d0a      	lsrs	r2, r1, #20
 8000ba4:	0b24      	lsrs	r4, r4, #12
 8000ba6:	0512      	lsls	r2, r2, #20
 8000ba8:	4322      	orrs	r2, r4
 8000baa:	4c10      	ldr	r4, [pc, #64]	; (8000bec <__aeabi_i2d+0x80>)
 8000bac:	051b      	lsls	r3, r3, #20
 8000bae:	4022      	ands	r2, r4
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	005b      	lsls	r3, r3, #1
 8000bb4:	07ed      	lsls	r5, r5, #31
 8000bb6:	085b      	lsrs	r3, r3, #1
 8000bb8:	432b      	orrs	r3, r5
 8000bba:	0019      	movs	r1, r3
 8000bbc:	bd70      	pop	{r4, r5, r6, pc}
 8000bbe:	0021      	movs	r1, r4
 8000bc0:	4091      	lsls	r1, r2
 8000bc2:	000a      	movs	r2, r1
 8000bc4:	210b      	movs	r1, #11
 8000bc6:	1a08      	subs	r0, r1, r0
 8000bc8:	40c4      	lsrs	r4, r0
 8000bca:	055b      	lsls	r3, r3, #21
 8000bcc:	0324      	lsls	r4, r4, #12
 8000bce:	0b24      	lsrs	r4, r4, #12
 8000bd0:	0d5b      	lsrs	r3, r3, #21
 8000bd2:	e7e3      	b.n	8000b9c <__aeabi_i2d+0x30>
 8000bd4:	2500      	movs	r5, #0
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	2400      	movs	r4, #0
 8000bda:	2200      	movs	r2, #0
 8000bdc:	e7de      	b.n	8000b9c <__aeabi_i2d+0x30>
 8000bde:	46c0      	nop			; (mov r8, r8)
 8000be0:	0000041e 	.word	0x0000041e
 8000be4:	00000433 	.word	0x00000433
 8000be8:	00000413 	.word	0x00000413
 8000bec:	800fffff 	.word	0x800fffff

08000bf0 <__clzsi2>:
 8000bf0:	211c      	movs	r1, #28
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	041b      	lsls	r3, r3, #16
 8000bf6:	4298      	cmp	r0, r3
 8000bf8:	d301      	bcc.n	8000bfe <__clzsi2+0xe>
 8000bfa:	0c00      	lsrs	r0, r0, #16
 8000bfc:	3910      	subs	r1, #16
 8000bfe:	0a1b      	lsrs	r3, r3, #8
 8000c00:	4298      	cmp	r0, r3
 8000c02:	d301      	bcc.n	8000c08 <__clzsi2+0x18>
 8000c04:	0a00      	lsrs	r0, r0, #8
 8000c06:	3908      	subs	r1, #8
 8000c08:	091b      	lsrs	r3, r3, #4
 8000c0a:	4298      	cmp	r0, r3
 8000c0c:	d301      	bcc.n	8000c12 <__clzsi2+0x22>
 8000c0e:	0900      	lsrs	r0, r0, #4
 8000c10:	3904      	subs	r1, #4
 8000c12:	a202      	add	r2, pc, #8	; (adr r2, 8000c1c <__clzsi2+0x2c>)
 8000c14:	5c10      	ldrb	r0, [r2, r0]
 8000c16:	1840      	adds	r0, r0, r1
 8000c18:	4770      	bx	lr
 8000c1a:	46c0      	nop			; (mov r8, r8)
 8000c1c:	02020304 	.word	0x02020304
 8000c20:	01010101 	.word	0x01010101
	...

08000c2c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c30:	4b07      	ldr	r3, [pc, #28]	; (8000c50 <HAL_Init+0x24>)
 8000c32:	4a07      	ldr	r2, [pc, #28]	; (8000c50 <HAL_Init+0x24>)
 8000c34:	6812      	ldr	r2, [r2, #0]
 8000c36:	2110      	movs	r1, #16
 8000c38:	430a      	orrs	r2, r1
 8000c3a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f000 f809 	bl	8000c54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c42:	f002 f89f 	bl	8002d84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c46:	2300      	movs	r3, #0
}
 8000c48:	0018      	movs	r0, r3
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	46c0      	nop			; (mov r8, r8)
 8000c50:	40022000 	.word	0x40022000

08000c54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000c5c:	f000 ff5a 	bl	8001b14 <HAL_RCC_GetHCLKFreq>
 8000c60:	0002      	movs	r2, r0
 8000c62:	23fa      	movs	r3, #250	; 0xfa
 8000c64:	0099      	lsls	r1, r3, #2
 8000c66:	0010      	movs	r0, r2
 8000c68:	f7ff fa4e 	bl	8000108 <__udivsi3>
 8000c6c:	0003      	movs	r3, r0
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f000 f90e 	bl	8000e90 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000c74:	6879      	ldr	r1, [r7, #4]
 8000c76:	2301      	movs	r3, #1
 8000c78:	425b      	negs	r3, r3
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	f000 f8e1 	bl	8000e44 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000c82:	2300      	movs	r3, #0
}
 8000c84:	0018      	movs	r0, r3
 8000c86:	46bd      	mov	sp, r7
 8000c88:	b002      	add	sp, #8
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  uwTick++;
 8000c90:	4b03      	ldr	r3, [pc, #12]	; (8000ca0 <HAL_IncTick+0x14>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	1c5a      	adds	r2, r3, #1
 8000c96:	4b02      	ldr	r3, [pc, #8]	; (8000ca0 <HAL_IncTick+0x14>)
 8000c98:	601a      	str	r2, [r3, #0]
}
 8000c9a:	46c0      	nop			; (mov r8, r8)
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	20000028 	.word	0x20000028

08000ca4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ca8:	4b02      	ldr	r3, [pc, #8]	; (8000cb4 <HAL_GetTick+0x10>)
 8000caa:	681b      	ldr	r3, [r3, #0]
}
 8000cac:	0018      	movs	r0, r3
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	46c0      	nop			; (mov r8, r8)
 8000cb4:	20000028 	.word	0x20000028

08000cb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cc0:	f7ff fff0 	bl	8000ca4 <HAL_GetTick>
 8000cc4:	0003      	movs	r3, r0
 8000cc6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	d002      	beq.n	8000cd8 <HAL_Delay+0x20>
  {
     wait++;
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000cd8:	46c0      	nop			; (mov r8, r8)
 8000cda:	f7ff ffe3 	bl	8000ca4 <HAL_GetTick>
 8000cde:	0002      	movs	r2, r0
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	1ad2      	subs	r2, r2, r3
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	d3f7      	bcc.n	8000cda <HAL_Delay+0x22>
  {
  }
}
 8000cea:	46c0      	nop			; (mov r8, r8)
 8000cec:	46bd      	mov	sp, r7
 8000cee:	b004      	add	sp, #16
 8000cf0:	bd80      	pop	{r7, pc}
	...

08000cf4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	0002      	movs	r2, r0
 8000cfc:	1dfb      	adds	r3, r7, #7
 8000cfe:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000d00:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <NVIC_EnableIRQ+0x28>)
 8000d02:	1dfa      	adds	r2, r7, #7
 8000d04:	7812      	ldrb	r2, [r2, #0]
 8000d06:	0011      	movs	r1, r2
 8000d08:	221f      	movs	r2, #31
 8000d0a:	400a      	ands	r2, r1
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	4091      	lsls	r1, r2
 8000d10:	000a      	movs	r2, r1
 8000d12:	601a      	str	r2, [r3, #0]
}
 8000d14:	46c0      	nop			; (mov r8, r8)
 8000d16:	46bd      	mov	sp, r7
 8000d18:	b002      	add	sp, #8
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	e000e100 	.word	0xe000e100

08000d20 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d20:	b5b0      	push	{r4, r5, r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	0002      	movs	r2, r0
 8000d28:	6039      	str	r1, [r7, #0]
 8000d2a:	1dfb      	adds	r3, r7, #7
 8000d2c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000d2e:	1dfb      	adds	r3, r7, #7
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	2b7f      	cmp	r3, #127	; 0x7f
 8000d34:	d932      	bls.n	8000d9c <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d36:	4c2f      	ldr	r4, [pc, #188]	; (8000df4 <NVIC_SetPriority+0xd4>)
 8000d38:	1dfb      	adds	r3, r7, #7
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	001a      	movs	r2, r3
 8000d3e:	230f      	movs	r3, #15
 8000d40:	4013      	ands	r3, r2
 8000d42:	3b08      	subs	r3, #8
 8000d44:	0899      	lsrs	r1, r3, #2
 8000d46:	4a2b      	ldr	r2, [pc, #172]	; (8000df4 <NVIC_SetPriority+0xd4>)
 8000d48:	1dfb      	adds	r3, r7, #7
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	230f      	movs	r3, #15
 8000d50:	4003      	ands	r3, r0
 8000d52:	3b08      	subs	r3, #8
 8000d54:	089b      	lsrs	r3, r3, #2
 8000d56:	3306      	adds	r3, #6
 8000d58:	009b      	lsls	r3, r3, #2
 8000d5a:	18d3      	adds	r3, r2, r3
 8000d5c:	3304      	adds	r3, #4
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	1dfa      	adds	r2, r7, #7
 8000d62:	7812      	ldrb	r2, [r2, #0]
 8000d64:	0010      	movs	r0, r2
 8000d66:	2203      	movs	r2, #3
 8000d68:	4002      	ands	r2, r0
 8000d6a:	00d2      	lsls	r2, r2, #3
 8000d6c:	20ff      	movs	r0, #255	; 0xff
 8000d6e:	4090      	lsls	r0, r2
 8000d70:	0002      	movs	r2, r0
 8000d72:	43d2      	mvns	r2, r2
 8000d74:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	019b      	lsls	r3, r3, #6
 8000d7a:	20ff      	movs	r0, #255	; 0xff
 8000d7c:	4018      	ands	r0, r3
 8000d7e:	1dfb      	adds	r3, r7, #7
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	001d      	movs	r5, r3
 8000d84:	2303      	movs	r3, #3
 8000d86:	402b      	ands	r3, r5
 8000d88:	00db      	lsls	r3, r3, #3
 8000d8a:	4098      	lsls	r0, r3
 8000d8c:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d8e:	431a      	orrs	r2, r3
 8000d90:	1d8b      	adds	r3, r1, #6
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	18e3      	adds	r3, r4, r3
 8000d96:	3304      	adds	r3, #4
 8000d98:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d9a:	e027      	b.n	8000dec <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d9c:	4c16      	ldr	r4, [pc, #88]	; (8000df8 <NVIC_SetPriority+0xd8>)
 8000d9e:	1dfb      	adds	r3, r7, #7
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	b25b      	sxtb	r3, r3
 8000da4:	089b      	lsrs	r3, r3, #2
 8000da6:	4914      	ldr	r1, [pc, #80]	; (8000df8 <NVIC_SetPriority+0xd8>)
 8000da8:	1dfa      	adds	r2, r7, #7
 8000daa:	7812      	ldrb	r2, [r2, #0]
 8000dac:	b252      	sxtb	r2, r2
 8000dae:	0892      	lsrs	r2, r2, #2
 8000db0:	32c0      	adds	r2, #192	; 0xc0
 8000db2:	0092      	lsls	r2, r2, #2
 8000db4:	5852      	ldr	r2, [r2, r1]
 8000db6:	1df9      	adds	r1, r7, #7
 8000db8:	7809      	ldrb	r1, [r1, #0]
 8000dba:	0008      	movs	r0, r1
 8000dbc:	2103      	movs	r1, #3
 8000dbe:	4001      	ands	r1, r0
 8000dc0:	00c9      	lsls	r1, r1, #3
 8000dc2:	20ff      	movs	r0, #255	; 0xff
 8000dc4:	4088      	lsls	r0, r1
 8000dc6:	0001      	movs	r1, r0
 8000dc8:	43c9      	mvns	r1, r1
 8000dca:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000dcc:	683a      	ldr	r2, [r7, #0]
 8000dce:	0192      	lsls	r2, r2, #6
 8000dd0:	20ff      	movs	r0, #255	; 0xff
 8000dd2:	4010      	ands	r0, r2
 8000dd4:	1dfa      	adds	r2, r7, #7
 8000dd6:	7812      	ldrb	r2, [r2, #0]
 8000dd8:	0015      	movs	r5, r2
 8000dda:	2203      	movs	r2, #3
 8000ddc:	402a      	ands	r2, r5
 8000dde:	00d2      	lsls	r2, r2, #3
 8000de0:	4090      	lsls	r0, r2
 8000de2:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000de4:	430a      	orrs	r2, r1
 8000de6:	33c0      	adds	r3, #192	; 0xc0
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	511a      	str	r2, [r3, r4]
}
 8000dec:	46c0      	nop			; (mov r8, r8)
 8000dee:	46bd      	mov	sp, r7
 8000df0:	b002      	add	sp, #8
 8000df2:	bdb0      	pop	{r4, r5, r7, pc}
 8000df4:	e000ed00 	.word	0xe000ed00
 8000df8:	e000e100 	.word	0xe000e100

08000dfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	3b01      	subs	r3, #1
 8000e08:	4a0c      	ldr	r2, [pc, #48]	; (8000e3c <SysTick_Config+0x40>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d901      	bls.n	8000e12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e010      	b.n	8000e34 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e12:	4b0b      	ldr	r3, [pc, #44]	; (8000e40 <SysTick_Config+0x44>)
 8000e14:	687a      	ldr	r2, [r7, #4]
 8000e16:	3a01      	subs	r2, #1
 8000e18:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	425b      	negs	r3, r3
 8000e1e:	2103      	movs	r1, #3
 8000e20:	0018      	movs	r0, r3
 8000e22:	f7ff ff7d 	bl	8000d20 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e26:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <SysTick_Config+0x44>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e2c:	4b04      	ldr	r3, [pc, #16]	; (8000e40 <SysTick_Config+0x44>)
 8000e2e:	2207      	movs	r2, #7
 8000e30:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e32:	2300      	movs	r3, #0
}
 8000e34:	0018      	movs	r0, r3
 8000e36:	46bd      	mov	sp, r7
 8000e38:	b002      	add	sp, #8
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	00ffffff 	.word	0x00ffffff
 8000e40:	e000e010 	.word	0xe000e010

08000e44 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60b9      	str	r1, [r7, #8]
 8000e4c:	607a      	str	r2, [r7, #4]
 8000e4e:	230f      	movs	r3, #15
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	1c02      	adds	r2, r0, #0
 8000e54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e56:	68ba      	ldr	r2, [r7, #8]
 8000e58:	230f      	movs	r3, #15
 8000e5a:	18fb      	adds	r3, r7, r3
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	b25b      	sxtb	r3, r3
 8000e60:	0011      	movs	r1, r2
 8000e62:	0018      	movs	r0, r3
 8000e64:	f7ff ff5c 	bl	8000d20 <NVIC_SetPriority>
}
 8000e68:	46c0      	nop			; (mov r8, r8)
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	b004      	add	sp, #16
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	0002      	movs	r2, r0
 8000e78:	1dfb      	adds	r3, r7, #7
 8000e7a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e7c:	1dfb      	adds	r3, r7, #7
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	b25b      	sxtb	r3, r3
 8000e82:	0018      	movs	r0, r3
 8000e84:	f7ff ff36 	bl	8000cf4 <NVIC_EnableIRQ>
}
 8000e88:	46c0      	nop			; (mov r8, r8)
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	b002      	add	sp, #8
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	f7ff ffae 	bl	8000dfc <SysTick_Config>
 8000ea0:	0003      	movs	r3, r0
}
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	b002      	add	sp, #8
 8000ea8:	bd80      	pop	{r7, pc}
	...

08000eac <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2b04      	cmp	r3, #4
 8000eb8:	d106      	bne.n	8000ec8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000eba:	4b08      	ldr	r3, [pc, #32]	; (8000edc <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8000ebc:	4a07      	ldr	r2, [pc, #28]	; (8000edc <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8000ebe:	6812      	ldr	r2, [r2, #0]
 8000ec0:	2104      	movs	r1, #4
 8000ec2:	430a      	orrs	r2, r1
 8000ec4:	601a      	str	r2, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000ec6:	e005      	b.n	8000ed4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000ec8:	4b04      	ldr	r3, [pc, #16]	; (8000edc <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8000eca:	4a04      	ldr	r2, [pc, #16]	; (8000edc <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8000ecc:	6812      	ldr	r2, [r2, #0]
 8000ece:	2104      	movs	r1, #4
 8000ed0:	438a      	bics	r2, r1
 8000ed2:	601a      	str	r2, [r3, #0]
}
 8000ed4:	46c0      	nop			; (mov r8, r8)
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	b002      	add	sp, #8
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	e000e010 	.word	0xe000e010

08000ee0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000ee4:	f000 f803 	bl	8000eee <HAL_SYSTICK_Callback>
}
 8000ee8:	46c0      	nop			; (mov r8, r8)
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000ef2:	46c0      	nop			; (mov r8, r8)
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b086      	sub	sp, #24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f02:	2300      	movs	r3, #0
 8000f04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f06:	2300      	movs	r3, #0
 8000f08:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000f0e:	e14f      	b.n	80011b0 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2101      	movs	r1, #1
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	4091      	lsls	r1, r2
 8000f1a:	000a      	movs	r2, r1
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d100      	bne.n	8000f28 <HAL_GPIO_Init+0x30>
 8000f26:	e140      	b.n	80011aa <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	2b02      	cmp	r3, #2
 8000f2e:	d003      	beq.n	8000f38 <HAL_GPIO_Init+0x40>
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	2b12      	cmp	r3, #18
 8000f36:	d123      	bne.n	8000f80 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	08da      	lsrs	r2, r3, #3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	3208      	adds	r2, #8
 8000f40:	0092      	lsls	r2, r2, #2
 8000f42:	58d3      	ldr	r3, [r2, r3]
 8000f44:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	2207      	movs	r2, #7
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	220f      	movs	r2, #15
 8000f50:	409a      	lsls	r2, r3
 8000f52:	0013      	movs	r3, r2
 8000f54:	43da      	mvns	r2, r3
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	691a      	ldr	r2, [r3, #16]
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	2107      	movs	r1, #7
 8000f64:	400b      	ands	r3, r1
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	409a      	lsls	r2, r3
 8000f6a:	0013      	movs	r3, r2
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	08da      	lsrs	r2, r3, #3
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	3208      	adds	r2, #8
 8000f7a:	0092      	lsls	r2, r2, #2
 8000f7c:	6939      	ldr	r1, [r7, #16]
 8000f7e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	2203      	movs	r2, #3
 8000f8c:	409a      	lsls	r2, r3
 8000f8e:	0013      	movs	r3, r2
 8000f90:	43da      	mvns	r2, r3
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	4013      	ands	r3, r2
 8000f96:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	2203      	movs	r2, #3
 8000f9e:	401a      	ands	r2, r3
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	409a      	lsls	r2, r3
 8000fa6:	0013      	movs	r3, r2
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d00b      	beq.n	8000fd4 <HAL_GPIO_Init+0xdc>
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	2b02      	cmp	r3, #2
 8000fc2:	d007      	beq.n	8000fd4 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fc8:	2b11      	cmp	r3, #17
 8000fca:	d003      	beq.n	8000fd4 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	2b12      	cmp	r3, #18
 8000fd2:	d130      	bne.n	8001036 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	2203      	movs	r2, #3
 8000fe0:	409a      	lsls	r2, r3
 8000fe2:	0013      	movs	r3, r2
 8000fe4:	43da      	mvns	r2, r3
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	68da      	ldr	r2, [r3, #12]
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	005b      	lsls	r3, r3, #1
 8000ff4:	409a      	lsls	r2, r3
 8000ff6:	0013      	movs	r3, r2
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800100a:	2201      	movs	r2, #1
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	409a      	lsls	r2, r3
 8001010:	0013      	movs	r3, r2
 8001012:	43da      	mvns	r2, r3
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	4013      	ands	r3, r2
 8001018:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	091b      	lsrs	r3, r3, #4
 8001020:	2201      	movs	r2, #1
 8001022:	401a      	ands	r2, r3
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	409a      	lsls	r2, r3
 8001028:	0013      	movs	r3, r2
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	4313      	orrs	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	68db      	ldr	r3, [r3, #12]
 800103a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	2203      	movs	r2, #3
 8001042:	409a      	lsls	r2, r3
 8001044:	0013      	movs	r3, r2
 8001046:	43da      	mvns	r2, r3
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	4013      	ands	r3, r2
 800104c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	689a      	ldr	r2, [r3, #8]
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	409a      	lsls	r2, r3
 8001058:	0013      	movs	r3, r2
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	4313      	orrs	r3, r2
 800105e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	685a      	ldr	r2, [r3, #4]
 800106a:	2380      	movs	r3, #128	; 0x80
 800106c:	055b      	lsls	r3, r3, #21
 800106e:	4013      	ands	r3, r2
 8001070:	d100      	bne.n	8001074 <HAL_GPIO_Init+0x17c>
 8001072:	e09a      	b.n	80011aa <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001074:	4b54      	ldr	r3, [pc, #336]	; (80011c8 <HAL_GPIO_Init+0x2d0>)
 8001076:	4a54      	ldr	r2, [pc, #336]	; (80011c8 <HAL_GPIO_Init+0x2d0>)
 8001078:	6992      	ldr	r2, [r2, #24]
 800107a:	2101      	movs	r1, #1
 800107c:	430a      	orrs	r2, r1
 800107e:	619a      	str	r2, [r3, #24]
 8001080:	4b51      	ldr	r3, [pc, #324]	; (80011c8 <HAL_GPIO_Init+0x2d0>)
 8001082:	699b      	ldr	r3, [r3, #24]
 8001084:	2201      	movs	r2, #1
 8001086:	4013      	ands	r3, r2
 8001088:	60bb      	str	r3, [r7, #8]
 800108a:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 800108c:	4a4f      	ldr	r2, [pc, #316]	; (80011cc <HAL_GPIO_Init+0x2d4>)
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	089b      	lsrs	r3, r3, #2
 8001092:	3302      	adds	r3, #2
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	589b      	ldr	r3, [r3, r2]
 8001098:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	2203      	movs	r2, #3
 800109e:	4013      	ands	r3, r2
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	220f      	movs	r2, #15
 80010a4:	409a      	lsls	r2, r3
 80010a6:	0013      	movs	r3, r2
 80010a8:	43da      	mvns	r2, r3
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	4013      	ands	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	2390      	movs	r3, #144	; 0x90
 80010b4:	05db      	lsls	r3, r3, #23
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d013      	beq.n	80010e2 <HAL_GPIO_Init+0x1ea>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a44      	ldr	r2, [pc, #272]	; (80011d0 <HAL_GPIO_Init+0x2d8>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d00d      	beq.n	80010de <HAL_GPIO_Init+0x1e6>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a43      	ldr	r2, [pc, #268]	; (80011d4 <HAL_GPIO_Init+0x2dc>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d007      	beq.n	80010da <HAL_GPIO_Init+0x1e2>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a42      	ldr	r2, [pc, #264]	; (80011d8 <HAL_GPIO_Init+0x2e0>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d101      	bne.n	80010d6 <HAL_GPIO_Init+0x1de>
 80010d2:	2303      	movs	r3, #3
 80010d4:	e006      	b.n	80010e4 <HAL_GPIO_Init+0x1ec>
 80010d6:	2305      	movs	r3, #5
 80010d8:	e004      	b.n	80010e4 <HAL_GPIO_Init+0x1ec>
 80010da:	2302      	movs	r3, #2
 80010dc:	e002      	b.n	80010e4 <HAL_GPIO_Init+0x1ec>
 80010de:	2301      	movs	r3, #1
 80010e0:	e000      	b.n	80010e4 <HAL_GPIO_Init+0x1ec>
 80010e2:	2300      	movs	r3, #0
 80010e4:	697a      	ldr	r2, [r7, #20]
 80010e6:	2103      	movs	r1, #3
 80010e8:	400a      	ands	r2, r1
 80010ea:	0092      	lsls	r2, r2, #2
 80010ec:	4093      	lsls	r3, r2
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80010f4:	4935      	ldr	r1, [pc, #212]	; (80011cc <HAL_GPIO_Init+0x2d4>)
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	089b      	lsrs	r3, r3, #2
 80010fa:	3302      	adds	r3, #2
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001102:	4b36      	ldr	r3, [pc, #216]	; (80011dc <HAL_GPIO_Init+0x2e4>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	43da      	mvns	r2, r3
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	4013      	ands	r3, r2
 8001110:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685a      	ldr	r2, [r3, #4]
 8001116:	2380      	movs	r3, #128	; 0x80
 8001118:	025b      	lsls	r3, r3, #9
 800111a:	4013      	ands	r3, r2
 800111c:	d003      	beq.n	8001126 <HAL_GPIO_Init+0x22e>
        {
          SET_BIT(temp, iocurrent); 
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	4313      	orrs	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001126:	4b2d      	ldr	r3, [pc, #180]	; (80011dc <HAL_GPIO_Init+0x2e4>)
 8001128:	693a      	ldr	r2, [r7, #16]
 800112a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800112c:	4b2b      	ldr	r3, [pc, #172]	; (80011dc <HAL_GPIO_Init+0x2e4>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	43da      	mvns	r2, r3
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	4013      	ands	r3, r2
 800113a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685a      	ldr	r2, [r3, #4]
 8001140:	2380      	movs	r3, #128	; 0x80
 8001142:	029b      	lsls	r3, r3, #10
 8001144:	4013      	ands	r3, r2
 8001146:	d003      	beq.n	8001150 <HAL_GPIO_Init+0x258>
        { 
          SET_BIT(temp, iocurrent); 
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	4313      	orrs	r3, r2
 800114e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001150:	4b22      	ldr	r3, [pc, #136]	; (80011dc <HAL_GPIO_Init+0x2e4>)
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001156:	4b21      	ldr	r3, [pc, #132]	; (80011dc <HAL_GPIO_Init+0x2e4>)
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	43da      	mvns	r2, r3
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	4013      	ands	r3, r2
 8001164:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	685a      	ldr	r2, [r3, #4]
 800116a:	2380      	movs	r3, #128	; 0x80
 800116c:	035b      	lsls	r3, r3, #13
 800116e:	4013      	ands	r3, r2
 8001170:	d003      	beq.n	800117a <HAL_GPIO_Init+0x282>
        {
          SET_BIT(temp, iocurrent); 
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	4313      	orrs	r3, r2
 8001178:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800117a:	4b18      	ldr	r3, [pc, #96]	; (80011dc <HAL_GPIO_Init+0x2e4>)
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001180:	4b16      	ldr	r3, [pc, #88]	; (80011dc <HAL_GPIO_Init+0x2e4>)
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	43da      	mvns	r2, r3
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	4013      	ands	r3, r2
 800118e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	685a      	ldr	r2, [r3, #4]
 8001194:	2380      	movs	r3, #128	; 0x80
 8001196:	039b      	lsls	r3, r3, #14
 8001198:	4013      	ands	r3, r2
 800119a:	d003      	beq.n	80011a4 <HAL_GPIO_Init+0x2ac>
        {
          SET_BIT(temp, iocurrent); 
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	4313      	orrs	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80011a4:	4b0d      	ldr	r3, [pc, #52]	; (80011dc <HAL_GPIO_Init+0x2e4>)
 80011a6:	693a      	ldr	r2, [r7, #16]
 80011a8:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	3301      	adds	r3, #1
 80011ae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	40da      	lsrs	r2, r3
 80011b8:	1e13      	subs	r3, r2, #0
 80011ba:	d000      	beq.n	80011be <HAL_GPIO_Init+0x2c6>
 80011bc:	e6a8      	b.n	8000f10 <HAL_GPIO_Init+0x18>
  } 
}
 80011be:	46c0      	nop			; (mov r8, r8)
 80011c0:	46bd      	mov	sp, r7
 80011c2:	b006      	add	sp, #24
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	40021000 	.word	0x40021000
 80011cc:	40010000 	.word	0x40010000
 80011d0:	48000400 	.word	0x48000400
 80011d4:	48000800 	.word	0x48000800
 80011d8:	48000c00 	.word	0x48000c00
 80011dc:	40010400 	.word	0x40010400

080011e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	000a      	movs	r2, r1
 80011ea:	1cbb      	adds	r3, r7, #2
 80011ec:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	691b      	ldr	r3, [r3, #16]
 80011f2:	1cba      	adds	r2, r7, #2
 80011f4:	8812      	ldrh	r2, [r2, #0]
 80011f6:	4013      	ands	r3, r2
 80011f8:	d004      	beq.n	8001204 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80011fa:	230f      	movs	r3, #15
 80011fc:	18fb      	adds	r3, r7, r3
 80011fe:	2201      	movs	r2, #1
 8001200:	701a      	strb	r2, [r3, #0]
 8001202:	e003      	b.n	800120c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001204:	230f      	movs	r3, #15
 8001206:	18fb      	adds	r3, r7, r3
 8001208:	2200      	movs	r2, #0
 800120a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800120c:	230f      	movs	r3, #15
 800120e:	18fb      	adds	r3, r7, r3
 8001210:	781b      	ldrb	r3, [r3, #0]
  }
 8001212:	0018      	movs	r0, r3
 8001214:	46bd      	mov	sp, r7
 8001216:	b004      	add	sp, #16
 8001218:	bd80      	pop	{r7, pc}

0800121a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800121a:	b580      	push	{r7, lr}
 800121c:	b082      	sub	sp, #8
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
 8001222:	0008      	movs	r0, r1
 8001224:	0011      	movs	r1, r2
 8001226:	1cbb      	adds	r3, r7, #2
 8001228:	1c02      	adds	r2, r0, #0
 800122a:	801a      	strh	r2, [r3, #0]
 800122c:	1c7b      	adds	r3, r7, #1
 800122e:	1c0a      	adds	r2, r1, #0
 8001230:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001232:	1c7b      	adds	r3, r7, #1
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d004      	beq.n	8001244 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800123a:	1cbb      	adds	r3, r7, #2
 800123c:	881a      	ldrh	r2, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001242:	e003      	b.n	800124c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001244:	1cbb      	adds	r3, r7, #2
 8001246:	881a      	ldrh	r2, [r3, #0]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800124c:	46c0      	nop			; (mov r8, r8)
 800124e:	46bd      	mov	sp, r7
 8001250:	b002      	add	sp, #8
 8001252:	bd80      	pop	{r7, pc}

08001254 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	0002      	movs	r2, r0
 800125c:	1dbb      	adds	r3, r7, #6
 800125e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8001260:	4b09      	ldr	r3, [pc, #36]	; (8001288 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001262:	695b      	ldr	r3, [r3, #20]
 8001264:	1dba      	adds	r2, r7, #6
 8001266:	8812      	ldrh	r2, [r2, #0]
 8001268:	4013      	ands	r3, r2
 800126a:	d008      	beq.n	800127e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800126c:	4b06      	ldr	r3, [pc, #24]	; (8001288 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800126e:	1dba      	adds	r2, r7, #6
 8001270:	8812      	ldrh	r2, [r2, #0]
 8001272:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001274:	1dbb      	adds	r3, r7, #6
 8001276:	881b      	ldrh	r3, [r3, #0]
 8001278:	0018      	movs	r0, r3
 800127a:	f000 f807 	bl	800128c <HAL_GPIO_EXTI_Callback>
  }
}
 800127e:	46c0      	nop			; (mov r8, r8)
 8001280:	46bd      	mov	sp, r7
 8001282:	b002      	add	sp, #8
 8001284:	bd80      	pop	{r7, pc}
 8001286:	46c0      	nop			; (mov r8, r8)
 8001288:	40010400 	.word	0x40010400

0800128c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	0002      	movs	r2, r0
 8001294:	1dbb      	adds	r3, r7, #6
 8001296:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8001298:	46c0      	nop			; (mov r8, r8)
 800129a:	46bd      	mov	sp, r7
 800129c:	b002      	add	sp, #8
 800129e:	bd80      	pop	{r7, pc}

080012a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80012a8:	2300      	movs	r3, #0
 80012aa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2201      	movs	r2, #1
 80012b2:	4013      	ands	r3, r2
 80012b4:	d100      	bne.n	80012b8 <HAL_RCC_OscConfig+0x18>
 80012b6:	e08d      	b.n	80013d4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80012b8:	4bc3      	ldr	r3, [pc, #780]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	220c      	movs	r2, #12
 80012be:	4013      	ands	r3, r2
 80012c0:	2b04      	cmp	r3, #4
 80012c2:	d00e      	beq.n	80012e2 <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012c4:	4bc0      	ldr	r3, [pc, #768]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	220c      	movs	r2, #12
 80012ca:	4013      	ands	r3, r2
 80012cc:	2b08      	cmp	r3, #8
 80012ce:	d116      	bne.n	80012fe <HAL_RCC_OscConfig+0x5e>
 80012d0:	4bbd      	ldr	r3, [pc, #756]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80012d2:	685a      	ldr	r2, [r3, #4]
 80012d4:	2380      	movs	r3, #128	; 0x80
 80012d6:	025b      	lsls	r3, r3, #9
 80012d8:	401a      	ands	r2, r3
 80012da:	2380      	movs	r3, #128	; 0x80
 80012dc:	025b      	lsls	r3, r3, #9
 80012de:	429a      	cmp	r2, r3
 80012e0:	d10d      	bne.n	80012fe <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012e2:	4bb9      	ldr	r3, [pc, #740]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	2380      	movs	r3, #128	; 0x80
 80012e8:	029b      	lsls	r3, r3, #10
 80012ea:	4013      	ands	r3, r2
 80012ec:	d100      	bne.n	80012f0 <HAL_RCC_OscConfig+0x50>
 80012ee:	e070      	b.n	80013d2 <HAL_RCC_OscConfig+0x132>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d000      	beq.n	80012fa <HAL_RCC_OscConfig+0x5a>
 80012f8:	e06b      	b.n	80013d2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e2b5      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	2b01      	cmp	r3, #1
 8001304:	d107      	bne.n	8001316 <HAL_RCC_OscConfig+0x76>
 8001306:	4bb0      	ldr	r3, [pc, #704]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001308:	4aaf      	ldr	r2, [pc, #700]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 800130a:	6812      	ldr	r2, [r2, #0]
 800130c:	2180      	movs	r1, #128	; 0x80
 800130e:	0249      	lsls	r1, r1, #9
 8001310:	430a      	orrs	r2, r1
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	e02f      	b.n	8001376 <HAL_RCC_OscConfig+0xd6>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d10c      	bne.n	8001338 <HAL_RCC_OscConfig+0x98>
 800131e:	4baa      	ldr	r3, [pc, #680]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001320:	4aa9      	ldr	r2, [pc, #676]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001322:	6812      	ldr	r2, [r2, #0]
 8001324:	49a9      	ldr	r1, [pc, #676]	; (80015cc <HAL_RCC_OscConfig+0x32c>)
 8001326:	400a      	ands	r2, r1
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	4ba7      	ldr	r3, [pc, #668]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 800132c:	4aa6      	ldr	r2, [pc, #664]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 800132e:	6812      	ldr	r2, [r2, #0]
 8001330:	49a7      	ldr	r1, [pc, #668]	; (80015d0 <HAL_RCC_OscConfig+0x330>)
 8001332:	400a      	ands	r2, r1
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	e01e      	b.n	8001376 <HAL_RCC_OscConfig+0xd6>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	2b05      	cmp	r3, #5
 800133e:	d10e      	bne.n	800135e <HAL_RCC_OscConfig+0xbe>
 8001340:	4ba1      	ldr	r3, [pc, #644]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001342:	4aa1      	ldr	r2, [pc, #644]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001344:	6812      	ldr	r2, [r2, #0]
 8001346:	2180      	movs	r1, #128	; 0x80
 8001348:	02c9      	lsls	r1, r1, #11
 800134a:	430a      	orrs	r2, r1
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	4b9e      	ldr	r3, [pc, #632]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001350:	4a9d      	ldr	r2, [pc, #628]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001352:	6812      	ldr	r2, [r2, #0]
 8001354:	2180      	movs	r1, #128	; 0x80
 8001356:	0249      	lsls	r1, r1, #9
 8001358:	430a      	orrs	r2, r1
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	e00b      	b.n	8001376 <HAL_RCC_OscConfig+0xd6>
 800135e:	4b9a      	ldr	r3, [pc, #616]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001360:	4a99      	ldr	r2, [pc, #612]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001362:	6812      	ldr	r2, [r2, #0]
 8001364:	4999      	ldr	r1, [pc, #612]	; (80015cc <HAL_RCC_OscConfig+0x32c>)
 8001366:	400a      	ands	r2, r1
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	4b97      	ldr	r3, [pc, #604]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 800136c:	4a96      	ldr	r2, [pc, #600]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 800136e:	6812      	ldr	r2, [r2, #0]
 8001370:	4997      	ldr	r1, [pc, #604]	; (80015d0 <HAL_RCC_OscConfig+0x330>)
 8001372:	400a      	ands	r2, r1
 8001374:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d014      	beq.n	80013a8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800137e:	f7ff fc91 	bl	8000ca4 <HAL_GetTick>
 8001382:	0003      	movs	r3, r0
 8001384:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001388:	f7ff fc8c 	bl	8000ca4 <HAL_GetTick>
 800138c:	0002      	movs	r2, r0
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b64      	cmp	r3, #100	; 0x64
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e267      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139a:	4b8b      	ldr	r3, [pc, #556]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	2380      	movs	r3, #128	; 0x80
 80013a0:	029b      	lsls	r3, r3, #10
 80013a2:	4013      	ands	r3, r2
 80013a4:	d0f0      	beq.n	8001388 <HAL_RCC_OscConfig+0xe8>
 80013a6:	e015      	b.n	80013d4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a8:	f7ff fc7c 	bl	8000ca4 <HAL_GetTick>
 80013ac:	0003      	movs	r3, r0
 80013ae:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013b0:	e008      	b.n	80013c4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013b2:	f7ff fc77 	bl	8000ca4 <HAL_GetTick>
 80013b6:	0002      	movs	r2, r0
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	2b64      	cmp	r3, #100	; 0x64
 80013be:	d901      	bls.n	80013c4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80013c0:	2303      	movs	r3, #3
 80013c2:	e252      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013c4:	4b80      	ldr	r3, [pc, #512]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	2380      	movs	r3, #128	; 0x80
 80013ca:	029b      	lsls	r3, r3, #10
 80013cc:	4013      	ands	r3, r2
 80013ce:	d1f0      	bne.n	80013b2 <HAL_RCC_OscConfig+0x112>
 80013d0:	e000      	b.n	80013d4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2202      	movs	r2, #2
 80013da:	4013      	ands	r3, r2
 80013dc:	d100      	bne.n	80013e0 <HAL_RCC_OscConfig+0x140>
 80013de:	e069      	b.n	80014b4 <HAL_RCC_OscConfig+0x214>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80013e0:	4b79      	ldr	r3, [pc, #484]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	220c      	movs	r2, #12
 80013e6:	4013      	ands	r3, r2
 80013e8:	d00b      	beq.n	8001402 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80013ea:	4b77      	ldr	r3, [pc, #476]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	220c      	movs	r2, #12
 80013f0:	4013      	ands	r3, r2
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d11c      	bne.n	8001430 <HAL_RCC_OscConfig+0x190>
 80013f6:	4b74      	ldr	r3, [pc, #464]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80013f8:	685a      	ldr	r2, [r3, #4]
 80013fa:	2380      	movs	r3, #128	; 0x80
 80013fc:	025b      	lsls	r3, r3, #9
 80013fe:	4013      	ands	r3, r2
 8001400:	d116      	bne.n	8001430 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001402:	4b71      	ldr	r3, [pc, #452]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	2202      	movs	r2, #2
 8001408:	4013      	ands	r3, r2
 800140a:	d005      	beq.n	8001418 <HAL_RCC_OscConfig+0x178>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	2b01      	cmp	r3, #1
 8001412:	d001      	beq.n	8001418 <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e228      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001418:	4a6b      	ldr	r2, [pc, #428]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 800141a:	4b6b      	ldr	r3, [pc, #428]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	21f8      	movs	r1, #248	; 0xf8
 8001420:	438b      	bics	r3, r1
 8001422:	0019      	movs	r1, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	691b      	ldr	r3, [r3, #16]
 8001428:	00db      	lsls	r3, r3, #3
 800142a:	430b      	orrs	r3, r1
 800142c:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800142e:	e041      	b.n	80014b4 <HAL_RCC_OscConfig+0x214>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d024      	beq.n	8001482 <HAL_RCC_OscConfig+0x1e2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001438:	4b63      	ldr	r3, [pc, #396]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 800143a:	4a63      	ldr	r2, [pc, #396]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 800143c:	6812      	ldr	r2, [r2, #0]
 800143e:	2101      	movs	r1, #1
 8001440:	430a      	orrs	r2, r1
 8001442:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001444:	f7ff fc2e 	bl	8000ca4 <HAL_GetTick>
 8001448:	0003      	movs	r3, r0
 800144a:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800144c:	e008      	b.n	8001460 <HAL_RCC_OscConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800144e:	f7ff fc29 	bl	8000ca4 <HAL_GetTick>
 8001452:	0002      	movs	r2, r0
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	2b02      	cmp	r3, #2
 800145a:	d901      	bls.n	8001460 <HAL_RCC_OscConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800145c:	2303      	movs	r3, #3
 800145e:	e204      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001460:	4b59      	ldr	r3, [pc, #356]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2202      	movs	r2, #2
 8001466:	4013      	ands	r3, r2
 8001468:	d0f1      	beq.n	800144e <HAL_RCC_OscConfig+0x1ae>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800146a:	4a57      	ldr	r2, [pc, #348]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 800146c:	4b56      	ldr	r3, [pc, #344]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	21f8      	movs	r1, #248	; 0xf8
 8001472:	438b      	bics	r3, r1
 8001474:	0019      	movs	r1, r3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	691b      	ldr	r3, [r3, #16]
 800147a:	00db      	lsls	r3, r3, #3
 800147c:	430b      	orrs	r3, r1
 800147e:	6013      	str	r3, [r2, #0]
 8001480:	e018      	b.n	80014b4 <HAL_RCC_OscConfig+0x214>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001482:	4b51      	ldr	r3, [pc, #324]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001484:	4a50      	ldr	r2, [pc, #320]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001486:	6812      	ldr	r2, [r2, #0]
 8001488:	2101      	movs	r1, #1
 800148a:	438a      	bics	r2, r1
 800148c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800148e:	f7ff fc09 	bl	8000ca4 <HAL_GetTick>
 8001492:	0003      	movs	r3, r0
 8001494:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001496:	e008      	b.n	80014aa <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001498:	f7ff fc04 	bl	8000ca4 <HAL_GetTick>
 800149c:	0002      	movs	r2, r0
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d901      	bls.n	80014aa <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e1df      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014aa:	4b47      	ldr	r3, [pc, #284]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2202      	movs	r2, #2
 80014b0:	4013      	ands	r3, r2
 80014b2:	d1f1      	bne.n	8001498 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2208      	movs	r2, #8
 80014ba:	4013      	ands	r3, r2
 80014bc:	d036      	beq.n	800152c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	69db      	ldr	r3, [r3, #28]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d019      	beq.n	80014fa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014c6:	4b40      	ldr	r3, [pc, #256]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80014c8:	4a3f      	ldr	r2, [pc, #252]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80014ca:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80014cc:	2101      	movs	r1, #1
 80014ce:	430a      	orrs	r2, r1
 80014d0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d2:	f7ff fbe7 	bl	8000ca4 <HAL_GetTick>
 80014d6:	0003      	movs	r3, r0
 80014d8:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014da:	e008      	b.n	80014ee <HAL_RCC_OscConfig+0x24e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014dc:	f7ff fbe2 	bl	8000ca4 <HAL_GetTick>
 80014e0:	0002      	movs	r2, r0
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0x24e>
        {
          return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e1bd      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ee:	4b36      	ldr	r3, [pc, #216]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80014f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f2:	2202      	movs	r2, #2
 80014f4:	4013      	ands	r3, r2
 80014f6:	d0f1      	beq.n	80014dc <HAL_RCC_OscConfig+0x23c>
 80014f8:	e018      	b.n	800152c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014fa:	4b33      	ldr	r3, [pc, #204]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80014fc:	4a32      	ldr	r2, [pc, #200]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80014fe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001500:	2101      	movs	r1, #1
 8001502:	438a      	bics	r2, r1
 8001504:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001506:	f7ff fbcd 	bl	8000ca4 <HAL_GetTick>
 800150a:	0003      	movs	r3, r0
 800150c:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800150e:	e008      	b.n	8001522 <HAL_RCC_OscConfig+0x282>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001510:	f7ff fbc8 	bl	8000ca4 <HAL_GetTick>
 8001514:	0002      	movs	r2, r0
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	2b02      	cmp	r3, #2
 800151c:	d901      	bls.n	8001522 <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e1a3      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001522:	4b29      	ldr	r3, [pc, #164]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001526:	2202      	movs	r2, #2
 8001528:	4013      	ands	r3, r2
 800152a:	d1f1      	bne.n	8001510 <HAL_RCC_OscConfig+0x270>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2204      	movs	r2, #4
 8001532:	4013      	ands	r3, r2
 8001534:	d100      	bne.n	8001538 <HAL_RCC_OscConfig+0x298>
 8001536:	e0b5      	b.n	80016a4 <HAL_RCC_OscConfig+0x404>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001538:	2317      	movs	r3, #23
 800153a:	18fb      	adds	r3, r7, r3
 800153c:	2200      	movs	r2, #0
 800153e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001540:	4b21      	ldr	r3, [pc, #132]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001542:	69da      	ldr	r2, [r3, #28]
 8001544:	2380      	movs	r3, #128	; 0x80
 8001546:	055b      	lsls	r3, r3, #21
 8001548:	4013      	ands	r3, r2
 800154a:	d111      	bne.n	8001570 <HAL_RCC_OscConfig+0x2d0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800154c:	4b1e      	ldr	r3, [pc, #120]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 800154e:	4a1e      	ldr	r2, [pc, #120]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 8001550:	69d2      	ldr	r2, [r2, #28]
 8001552:	2180      	movs	r1, #128	; 0x80
 8001554:	0549      	lsls	r1, r1, #21
 8001556:	430a      	orrs	r2, r1
 8001558:	61da      	str	r2, [r3, #28]
 800155a:	4b1b      	ldr	r3, [pc, #108]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 800155c:	69da      	ldr	r2, [r3, #28]
 800155e:	2380      	movs	r3, #128	; 0x80
 8001560:	055b      	lsls	r3, r3, #21
 8001562:	4013      	ands	r3, r2
 8001564:	60fb      	str	r3, [r7, #12]
 8001566:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001568:	2317      	movs	r3, #23
 800156a:	18fb      	adds	r3, r7, r3
 800156c:	2201      	movs	r2, #1
 800156e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001570:	4b18      	ldr	r3, [pc, #96]	; (80015d4 <HAL_RCC_OscConfig+0x334>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	2380      	movs	r3, #128	; 0x80
 8001576:	005b      	lsls	r3, r3, #1
 8001578:	4013      	ands	r3, r2
 800157a:	d11a      	bne.n	80015b2 <HAL_RCC_OscConfig+0x312>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800157c:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <HAL_RCC_OscConfig+0x334>)
 800157e:	4a15      	ldr	r2, [pc, #84]	; (80015d4 <HAL_RCC_OscConfig+0x334>)
 8001580:	6812      	ldr	r2, [r2, #0]
 8001582:	2180      	movs	r1, #128	; 0x80
 8001584:	0049      	lsls	r1, r1, #1
 8001586:	430a      	orrs	r2, r1
 8001588:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800158a:	f7ff fb8b 	bl	8000ca4 <HAL_GetTick>
 800158e:	0003      	movs	r3, r0
 8001590:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001592:	e008      	b.n	80015a6 <HAL_RCC_OscConfig+0x306>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001594:	f7ff fb86 	bl	8000ca4 <HAL_GetTick>
 8001598:	0002      	movs	r2, r0
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b64      	cmp	r3, #100	; 0x64
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x306>
        {
          return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e161      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a6:	4b0b      	ldr	r3, [pc, #44]	; (80015d4 <HAL_RCC_OscConfig+0x334>)
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	2380      	movs	r3, #128	; 0x80
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	4013      	ands	r3, r2
 80015b0:	d0f0      	beq.n	8001594 <HAL_RCC_OscConfig+0x2f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d10e      	bne.n	80015d8 <HAL_RCC_OscConfig+0x338>
 80015ba:	4b03      	ldr	r3, [pc, #12]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80015bc:	4a02      	ldr	r2, [pc, #8]	; (80015c8 <HAL_RCC_OscConfig+0x328>)
 80015be:	6a12      	ldr	r2, [r2, #32]
 80015c0:	2101      	movs	r1, #1
 80015c2:	430a      	orrs	r2, r1
 80015c4:	621a      	str	r2, [r3, #32]
 80015c6:	e035      	b.n	8001634 <HAL_RCC_OscConfig+0x394>
 80015c8:	40021000 	.word	0x40021000
 80015cc:	fffeffff 	.word	0xfffeffff
 80015d0:	fffbffff 	.word	0xfffbffff
 80015d4:	40007000 	.word	0x40007000
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d10c      	bne.n	80015fa <HAL_RCC_OscConfig+0x35a>
 80015e0:	4ba4      	ldr	r3, [pc, #656]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80015e2:	4aa4      	ldr	r2, [pc, #656]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80015e4:	6a12      	ldr	r2, [r2, #32]
 80015e6:	2101      	movs	r1, #1
 80015e8:	438a      	bics	r2, r1
 80015ea:	621a      	str	r2, [r3, #32]
 80015ec:	4ba1      	ldr	r3, [pc, #644]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80015ee:	4aa1      	ldr	r2, [pc, #644]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80015f0:	6a12      	ldr	r2, [r2, #32]
 80015f2:	2104      	movs	r1, #4
 80015f4:	438a      	bics	r2, r1
 80015f6:	621a      	str	r2, [r3, #32]
 80015f8:	e01c      	b.n	8001634 <HAL_RCC_OscConfig+0x394>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	2b05      	cmp	r3, #5
 8001600:	d10c      	bne.n	800161c <HAL_RCC_OscConfig+0x37c>
 8001602:	4b9c      	ldr	r3, [pc, #624]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001604:	4a9b      	ldr	r2, [pc, #620]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001606:	6a12      	ldr	r2, [r2, #32]
 8001608:	2104      	movs	r1, #4
 800160a:	430a      	orrs	r2, r1
 800160c:	621a      	str	r2, [r3, #32]
 800160e:	4b99      	ldr	r3, [pc, #612]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001610:	4a98      	ldr	r2, [pc, #608]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001612:	6a12      	ldr	r2, [r2, #32]
 8001614:	2101      	movs	r1, #1
 8001616:	430a      	orrs	r2, r1
 8001618:	621a      	str	r2, [r3, #32]
 800161a:	e00b      	b.n	8001634 <HAL_RCC_OscConfig+0x394>
 800161c:	4b95      	ldr	r3, [pc, #596]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 800161e:	4a95      	ldr	r2, [pc, #596]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001620:	6a12      	ldr	r2, [r2, #32]
 8001622:	2101      	movs	r1, #1
 8001624:	438a      	bics	r2, r1
 8001626:	621a      	str	r2, [r3, #32]
 8001628:	4b92      	ldr	r3, [pc, #584]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 800162a:	4a92      	ldr	r2, [pc, #584]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 800162c:	6a12      	ldr	r2, [r2, #32]
 800162e:	2104      	movs	r1, #4
 8001630:	438a      	bics	r2, r1
 8001632:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d014      	beq.n	8001666 <HAL_RCC_OscConfig+0x3c6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800163c:	f7ff fb32 	bl	8000ca4 <HAL_GetTick>
 8001640:	0003      	movs	r3, r0
 8001642:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001644:	e009      	b.n	800165a <HAL_RCC_OscConfig+0x3ba>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001646:	f7ff fb2d 	bl	8000ca4 <HAL_GetTick>
 800164a:	0002      	movs	r2, r0
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	4a89      	ldr	r2, [pc, #548]	; (8001878 <HAL_RCC_OscConfig+0x5d8>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d901      	bls.n	800165a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e107      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800165a:	4b86      	ldr	r3, [pc, #536]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 800165c:	6a1b      	ldr	r3, [r3, #32]
 800165e:	2202      	movs	r2, #2
 8001660:	4013      	ands	r3, r2
 8001662:	d0f0      	beq.n	8001646 <HAL_RCC_OscConfig+0x3a6>
 8001664:	e013      	b.n	800168e <HAL_RCC_OscConfig+0x3ee>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001666:	f7ff fb1d 	bl	8000ca4 <HAL_GetTick>
 800166a:	0003      	movs	r3, r0
 800166c:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800166e:	e009      	b.n	8001684 <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001670:	f7ff fb18 	bl	8000ca4 <HAL_GetTick>
 8001674:	0002      	movs	r2, r0
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	4a7f      	ldr	r2, [pc, #508]	; (8001878 <HAL_RCC_OscConfig+0x5d8>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d901      	bls.n	8001684 <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	e0f2      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001684:	4b7b      	ldr	r3, [pc, #492]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001686:	6a1b      	ldr	r3, [r3, #32]
 8001688:	2202      	movs	r2, #2
 800168a:	4013      	ands	r3, r2
 800168c:	d1f0      	bne.n	8001670 <HAL_RCC_OscConfig+0x3d0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800168e:	2317      	movs	r3, #23
 8001690:	18fb      	adds	r3, r7, r3
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d105      	bne.n	80016a4 <HAL_RCC_OscConfig+0x404>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001698:	4b76      	ldr	r3, [pc, #472]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 800169a:	4a76      	ldr	r2, [pc, #472]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 800169c:	69d2      	ldr	r2, [r2, #28]
 800169e:	4977      	ldr	r1, [pc, #476]	; (800187c <HAL_RCC_OscConfig+0x5dc>)
 80016a0:	400a      	ands	r2, r1
 80016a2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2210      	movs	r2, #16
 80016aa:	4013      	ands	r3, r2
 80016ac:	d063      	beq.n	8001776 <HAL_RCC_OscConfig+0x4d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	695b      	ldr	r3, [r3, #20]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d12a      	bne.n	800170c <HAL_RCC_OscConfig+0x46c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80016b6:	4b6f      	ldr	r3, [pc, #444]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80016b8:	4a6e      	ldr	r2, [pc, #440]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80016ba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80016bc:	2104      	movs	r1, #4
 80016be:	430a      	orrs	r2, r1
 80016c0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80016c2:	4b6c      	ldr	r3, [pc, #432]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80016c4:	4a6b      	ldr	r2, [pc, #428]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80016c6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80016c8:	2101      	movs	r1, #1
 80016ca:	430a      	orrs	r2, r1
 80016cc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ce:	f7ff fae9 	bl	8000ca4 <HAL_GetTick>
 80016d2:	0003      	movs	r3, r0
 80016d4:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80016d6:	e008      	b.n	80016ea <HAL_RCC_OscConfig+0x44a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80016d8:	f7ff fae4 	bl	8000ca4 <HAL_GetTick>
 80016dc:	0002      	movs	r2, r0
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d901      	bls.n	80016ea <HAL_RCC_OscConfig+0x44a>
        {
          return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	e0bf      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80016ea:	4b62      	ldr	r3, [pc, #392]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80016ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016ee:	2202      	movs	r2, #2
 80016f0:	4013      	ands	r3, r2
 80016f2:	d0f1      	beq.n	80016d8 <HAL_RCC_OscConfig+0x438>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80016f4:	4a5f      	ldr	r2, [pc, #380]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80016f6:	4b5f      	ldr	r3, [pc, #380]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80016f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016fa:	21f8      	movs	r1, #248	; 0xf8
 80016fc:	438b      	bics	r3, r1
 80016fe:	0019      	movs	r1, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	00db      	lsls	r3, r3, #3
 8001706:	430b      	orrs	r3, r1
 8001708:	6353      	str	r3, [r2, #52]	; 0x34
 800170a:	e034      	b.n	8001776 <HAL_RCC_OscConfig+0x4d6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	695b      	ldr	r3, [r3, #20]
 8001710:	3305      	adds	r3, #5
 8001712:	d111      	bne.n	8001738 <HAL_RCC_OscConfig+0x498>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001714:	4b57      	ldr	r3, [pc, #348]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001716:	4a57      	ldr	r2, [pc, #348]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001718:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800171a:	2104      	movs	r1, #4
 800171c:	438a      	bics	r2, r1
 800171e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001720:	4a54      	ldr	r2, [pc, #336]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001722:	4b54      	ldr	r3, [pc, #336]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001724:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001726:	21f8      	movs	r1, #248	; 0xf8
 8001728:	438b      	bics	r3, r1
 800172a:	0019      	movs	r1, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	00db      	lsls	r3, r3, #3
 8001732:	430b      	orrs	r3, r1
 8001734:	6353      	str	r3, [r2, #52]	; 0x34
 8001736:	e01e      	b.n	8001776 <HAL_RCC_OscConfig+0x4d6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001738:	4b4e      	ldr	r3, [pc, #312]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 800173a:	4a4e      	ldr	r2, [pc, #312]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 800173c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800173e:	2104      	movs	r1, #4
 8001740:	430a      	orrs	r2, r1
 8001742:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001744:	4b4b      	ldr	r3, [pc, #300]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001746:	4a4b      	ldr	r2, [pc, #300]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001748:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800174a:	2101      	movs	r1, #1
 800174c:	438a      	bics	r2, r1
 800174e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001750:	f7ff faa8 	bl	8000ca4 <HAL_GetTick>
 8001754:	0003      	movs	r3, r0
 8001756:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001758:	e008      	b.n	800176c <HAL_RCC_OscConfig+0x4cc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800175a:	f7ff faa3 	bl	8000ca4 <HAL_GetTick>
 800175e:	0002      	movs	r2, r0
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	2b02      	cmp	r3, #2
 8001766:	d901      	bls.n	800176c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8001768:	2303      	movs	r3, #3
 800176a:	e07e      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800176c:	4b41      	ldr	r3, [pc, #260]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 800176e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001770:	2202      	movs	r2, #2
 8001772:	4013      	ands	r3, r2
 8001774:	d1f1      	bne.n	800175a <HAL_RCC_OscConfig+0x4ba>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a1b      	ldr	r3, [r3, #32]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d100      	bne.n	8001780 <HAL_RCC_OscConfig+0x4e0>
 800177e:	e073      	b.n	8001868 <HAL_RCC_OscConfig+0x5c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001780:	4b3c      	ldr	r3, [pc, #240]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	220c      	movs	r2, #12
 8001786:	4013      	ands	r3, r2
 8001788:	2b08      	cmp	r3, #8
 800178a:	d100      	bne.n	800178e <HAL_RCC_OscConfig+0x4ee>
 800178c:	e06a      	b.n	8001864 <HAL_RCC_OscConfig+0x5c4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6a1b      	ldr	r3, [r3, #32]
 8001792:	2b02      	cmp	r3, #2
 8001794:	d14b      	bne.n	800182e <HAL_RCC_OscConfig+0x58e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001796:	4b37      	ldr	r3, [pc, #220]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001798:	4a36      	ldr	r2, [pc, #216]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 800179a:	6812      	ldr	r2, [r2, #0]
 800179c:	4938      	ldr	r1, [pc, #224]	; (8001880 <HAL_RCC_OscConfig+0x5e0>)
 800179e:	400a      	ands	r2, r1
 80017a0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a2:	f7ff fa7f 	bl	8000ca4 <HAL_GetTick>
 80017a6:	0003      	movs	r3, r0
 80017a8:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x51e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017ac:	f7ff fa7a 	bl	8000ca4 <HAL_GetTick>
 80017b0:	0002      	movs	r2, r0
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x51e>
          {
            return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e055      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017be:	4b2d      	ldr	r3, [pc, #180]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	2380      	movs	r3, #128	; 0x80
 80017c4:	049b      	lsls	r3, r3, #18
 80017c6:	4013      	ands	r3, r2
 80017c8:	d1f0      	bne.n	80017ac <HAL_RCC_OscConfig+0x50c>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017ca:	4a2a      	ldr	r2, [pc, #168]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80017cc:	4b29      	ldr	r3, [pc, #164]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80017ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d0:	210f      	movs	r1, #15
 80017d2:	438b      	bics	r3, r1
 80017d4:	0019      	movs	r1, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017da:	430b      	orrs	r3, r1
 80017dc:	62d3      	str	r3, [r2, #44]	; 0x2c
 80017de:	4a25      	ldr	r2, [pc, #148]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80017e0:	4b24      	ldr	r3, [pc, #144]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	4927      	ldr	r1, [pc, #156]	; (8001884 <HAL_RCC_OscConfig+0x5e4>)
 80017e6:	4019      	ands	r1, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f0:	4303      	orrs	r3, r0
 80017f2:	430b      	orrs	r3, r1
 80017f4:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017f6:	4b1f      	ldr	r3, [pc, #124]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80017f8:	4a1e      	ldr	r2, [pc, #120]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 80017fa:	6812      	ldr	r2, [r2, #0]
 80017fc:	2180      	movs	r1, #128	; 0x80
 80017fe:	0449      	lsls	r1, r1, #17
 8001800:	430a      	orrs	r2, r1
 8001802:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001804:	f7ff fa4e 	bl	8000ca4 <HAL_GetTick>
 8001808:	0003      	movs	r3, r0
 800180a:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800180c:	e008      	b.n	8001820 <HAL_RCC_OscConfig+0x580>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800180e:	f7ff fa49 	bl	8000ca4 <HAL_GetTick>
 8001812:	0002      	movs	r2, r0
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	2b02      	cmp	r3, #2
 800181a:	d901      	bls.n	8001820 <HAL_RCC_OscConfig+0x580>
          {
            return HAL_TIMEOUT;
 800181c:	2303      	movs	r3, #3
 800181e:	e024      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001820:	4b14      	ldr	r3, [pc, #80]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	2380      	movs	r3, #128	; 0x80
 8001826:	049b      	lsls	r3, r3, #18
 8001828:	4013      	ands	r3, r2
 800182a:	d0f0      	beq.n	800180e <HAL_RCC_OscConfig+0x56e>
 800182c:	e01c      	b.n	8001868 <HAL_RCC_OscConfig+0x5c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800182e:	4b11      	ldr	r3, [pc, #68]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001830:	4a10      	ldr	r2, [pc, #64]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001832:	6812      	ldr	r2, [r2, #0]
 8001834:	4912      	ldr	r1, [pc, #72]	; (8001880 <HAL_RCC_OscConfig+0x5e0>)
 8001836:	400a      	ands	r2, r1
 8001838:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800183a:	f7ff fa33 	bl	8000ca4 <HAL_GetTick>
 800183e:	0003      	movs	r3, r0
 8001840:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0x5b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001844:	f7ff fa2e 	bl	8000ca4 <HAL_GetTick>
 8001848:	0002      	movs	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0x5b6>
          {
            return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e009      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001856:	4b07      	ldr	r3, [pc, #28]	; (8001874 <HAL_RCC_OscConfig+0x5d4>)
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	2380      	movs	r3, #128	; 0x80
 800185c:	049b      	lsls	r3, r3, #18
 800185e:	4013      	ands	r3, r2
 8001860:	d1f0      	bne.n	8001844 <HAL_RCC_OscConfig+0x5a4>
 8001862:	e001      	b.n	8001868 <HAL_RCC_OscConfig+0x5c8>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e000      	b.n	800186a <HAL_RCC_OscConfig+0x5ca>
    }
  }
  
  return HAL_OK;
 8001868:	2300      	movs	r3, #0
}
 800186a:	0018      	movs	r0, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	b006      	add	sp, #24
 8001870:	bd80      	pop	{r7, pc}
 8001872:	46c0      	nop			; (mov r8, r8)
 8001874:	40021000 	.word	0x40021000
 8001878:	00001388 	.word	0x00001388
 800187c:	efffffff 	.word	0xefffffff
 8001880:	feffffff 	.word	0xfeffffff
 8001884:	ffc2ffff 	.word	0xffc2ffff

08001888 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001896:	4b69      	ldr	r3, [pc, #420]	; (8001a3c <HAL_RCC_ClockConfig+0x1b4>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	2201      	movs	r2, #1
 800189c:	401a      	ands	r2, r3
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d211      	bcs.n	80018c8 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018a4:	4b65      	ldr	r3, [pc, #404]	; (8001a3c <HAL_RCC_ClockConfig+0x1b4>)
 80018a6:	4a65      	ldr	r2, [pc, #404]	; (8001a3c <HAL_RCC_ClockConfig+0x1b4>)
 80018a8:	6812      	ldr	r2, [r2, #0]
 80018aa:	2101      	movs	r1, #1
 80018ac:	438a      	bics	r2, r1
 80018ae:	0011      	movs	r1, r2
 80018b0:	683a      	ldr	r2, [r7, #0]
 80018b2:	430a      	orrs	r2, r1
 80018b4:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018b6:	4b61      	ldr	r3, [pc, #388]	; (8001a3c <HAL_RCC_ClockConfig+0x1b4>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2201      	movs	r2, #1
 80018bc:	401a      	ands	r2, r3
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d001      	beq.n	80018c8 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e0b5      	b.n	8001a34 <HAL_RCC_ClockConfig+0x1ac>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2202      	movs	r2, #2
 80018ce:	4013      	ands	r3, r2
 80018d0:	d009      	beq.n	80018e6 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018d2:	4a5b      	ldr	r2, [pc, #364]	; (8001a40 <HAL_RCC_ClockConfig+0x1b8>)
 80018d4:	4b5a      	ldr	r3, [pc, #360]	; (8001a40 <HAL_RCC_ClockConfig+0x1b8>)
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	21f0      	movs	r1, #240	; 0xf0
 80018da:	438b      	bics	r3, r1
 80018dc:	0019      	movs	r1, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	430b      	orrs	r3, r1
 80018e4:	6053      	str	r3, [r2, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	2201      	movs	r2, #1
 80018ec:	4013      	ands	r3, r2
 80018ee:	d100      	bne.n	80018f2 <HAL_RCC_ClockConfig+0x6a>
 80018f0:	e067      	b.n	80019c2 <HAL_RCC_ClockConfig+0x13a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d107      	bne.n	800190a <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018fa:	4b51      	ldr	r3, [pc, #324]	; (8001a40 <HAL_RCC_ClockConfig+0x1b8>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	2380      	movs	r3, #128	; 0x80
 8001900:	029b      	lsls	r3, r3, #10
 8001902:	4013      	ands	r3, r2
 8001904:	d114      	bne.n	8001930 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e094      	b.n	8001a34 <HAL_RCC_ClockConfig+0x1ac>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	2b02      	cmp	r3, #2
 8001910:	d107      	bne.n	8001922 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001912:	4b4b      	ldr	r3, [pc, #300]	; (8001a40 <HAL_RCC_ClockConfig+0x1b8>)
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	2380      	movs	r3, #128	; 0x80
 8001918:	049b      	lsls	r3, r3, #18
 800191a:	4013      	ands	r3, r2
 800191c:	d108      	bne.n	8001930 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e088      	b.n	8001a34 <HAL_RCC_ClockConfig+0x1ac>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001922:	4b47      	ldr	r3, [pc, #284]	; (8001a40 <HAL_RCC_ClockConfig+0x1b8>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2202      	movs	r2, #2
 8001928:	4013      	ands	r3, r2
 800192a:	d101      	bne.n	8001930 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e081      	b.n	8001a34 <HAL_RCC_ClockConfig+0x1ac>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001930:	4a43      	ldr	r2, [pc, #268]	; (8001a40 <HAL_RCC_ClockConfig+0x1b8>)
 8001932:	4b43      	ldr	r3, [pc, #268]	; (8001a40 <HAL_RCC_ClockConfig+0x1b8>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	2103      	movs	r1, #3
 8001938:	438b      	bics	r3, r1
 800193a:	0019      	movs	r1, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	430b      	orrs	r3, r1
 8001942:	6053      	str	r3, [r2, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001944:	f7ff f9ae 	bl	8000ca4 <HAL_GetTick>
 8001948:	0003      	movs	r3, r0
 800194a:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d111      	bne.n	8001978 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001954:	e009      	b.n	800196a <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001956:	f7ff f9a5 	bl	8000ca4 <HAL_GetTick>
 800195a:	0002      	movs	r2, r0
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	1ad3      	subs	r3, r2, r3
 8001960:	4a38      	ldr	r2, [pc, #224]	; (8001a44 <HAL_RCC_ClockConfig+0x1bc>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d901      	bls.n	800196a <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e064      	b.n	8001a34 <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800196a:	4b35      	ldr	r3, [pc, #212]	; (8001a40 <HAL_RCC_ClockConfig+0x1b8>)
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	220c      	movs	r2, #12
 8001970:	4013      	ands	r3, r2
 8001972:	2b04      	cmp	r3, #4
 8001974:	d1ef      	bne.n	8001956 <HAL_RCC_ClockConfig+0xce>
 8001976:	e024      	b.n	80019c2 <HAL_RCC_ClockConfig+0x13a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	2b02      	cmp	r3, #2
 800197e:	d11b      	bne.n	80019b8 <HAL_RCC_ClockConfig+0x130>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001980:	e009      	b.n	8001996 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001982:	f7ff f98f 	bl	8000ca4 <HAL_GetTick>
 8001986:	0002      	movs	r2, r0
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	4a2d      	ldr	r2, [pc, #180]	; (8001a44 <HAL_RCC_ClockConfig+0x1bc>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d901      	bls.n	8001996 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e04e      	b.n	8001a34 <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001996:	4b2a      	ldr	r3, [pc, #168]	; (8001a40 <HAL_RCC_ClockConfig+0x1b8>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	220c      	movs	r2, #12
 800199c:	4013      	ands	r3, r2
 800199e:	2b08      	cmp	r3, #8
 80019a0:	d1ef      	bne.n	8001982 <HAL_RCC_ClockConfig+0xfa>
 80019a2:	e00e      	b.n	80019c2 <HAL_RCC_ClockConfig+0x13a>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019a4:	f7ff f97e 	bl	8000ca4 <HAL_GetTick>
 80019a8:	0002      	movs	r2, r0
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	4a25      	ldr	r2, [pc, #148]	; (8001a44 <HAL_RCC_ClockConfig+0x1bc>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d901      	bls.n	80019b8 <HAL_RCC_ClockConfig+0x130>
        {
          return HAL_TIMEOUT;
 80019b4:	2303      	movs	r3, #3
 80019b6:	e03d      	b.n	8001a34 <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80019b8:	4b21      	ldr	r3, [pc, #132]	; (8001a40 <HAL_RCC_ClockConfig+0x1b8>)
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	220c      	movs	r2, #12
 80019be:	4013      	ands	r3, r2
 80019c0:	d1f0      	bne.n	80019a4 <HAL_RCC_ClockConfig+0x11c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80019c2:	4b1e      	ldr	r3, [pc, #120]	; (8001a3c <HAL_RCC_ClockConfig+0x1b4>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2201      	movs	r2, #1
 80019c8:	401a      	ands	r2, r3
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d911      	bls.n	80019f4 <HAL_RCC_ClockConfig+0x16c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019d0:	4b1a      	ldr	r3, [pc, #104]	; (8001a3c <HAL_RCC_ClockConfig+0x1b4>)
 80019d2:	4a1a      	ldr	r2, [pc, #104]	; (8001a3c <HAL_RCC_ClockConfig+0x1b4>)
 80019d4:	6812      	ldr	r2, [r2, #0]
 80019d6:	2101      	movs	r1, #1
 80019d8:	438a      	bics	r2, r1
 80019da:	0011      	movs	r1, r2
 80019dc:	683a      	ldr	r2, [r7, #0]
 80019de:	430a      	orrs	r2, r1
 80019e0:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019e2:	4b16      	ldr	r3, [pc, #88]	; (8001a3c <HAL_RCC_ClockConfig+0x1b4>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2201      	movs	r2, #1
 80019e8:	401a      	ands	r2, r3
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d001      	beq.n	80019f4 <HAL_RCC_ClockConfig+0x16c>
    {
      return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e01f      	b.n	8001a34 <HAL_RCC_ClockConfig+0x1ac>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2204      	movs	r2, #4
 80019fa:	4013      	ands	r3, r2
 80019fc:	d008      	beq.n	8001a10 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80019fe:	4a10      	ldr	r2, [pc, #64]	; (8001a40 <HAL_RCC_ClockConfig+0x1b8>)
 8001a00:	4b0f      	ldr	r3, [pc, #60]	; (8001a40 <HAL_RCC_ClockConfig+0x1b8>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	4910      	ldr	r1, [pc, #64]	; (8001a48 <HAL_RCC_ClockConfig+0x1c0>)
 8001a06:	4019      	ands	r1, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	430b      	orrs	r3, r1
 8001a0e:	6053      	str	r3, [r2, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001a10:	f000 f820 	bl	8001a54 <HAL_RCC_GetSysClockFreq>
 8001a14:	0001      	movs	r1, r0
 8001a16:	4b0a      	ldr	r3, [pc, #40]	; (8001a40 <HAL_RCC_ClockConfig+0x1b8>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	091b      	lsrs	r3, r3, #4
 8001a1c:	220f      	movs	r2, #15
 8001a1e:	4013      	ands	r3, r2
 8001a20:	4a0a      	ldr	r2, [pc, #40]	; (8001a4c <HAL_RCC_ClockConfig+0x1c4>)
 8001a22:	5cd3      	ldrb	r3, [r2, r3]
 8001a24:	000a      	movs	r2, r1
 8001a26:	40da      	lsrs	r2, r3
 8001a28:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 8001a2a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001a2c:	2000      	movs	r0, #0
 8001a2e:	f7ff f911 	bl	8000c54 <HAL_InitTick>
  
  return HAL_OK;
 8001a32:	2300      	movs	r3, #0
}
 8001a34:	0018      	movs	r0, r3
 8001a36:	46bd      	mov	sp, r7
 8001a38:	b004      	add	sp, #16
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40022000 	.word	0x40022000
 8001a40:	40021000 	.word	0x40021000
 8001a44:	00001388 	.word	0x00001388
 8001a48:	fffff8ff 	.word	0xfffff8ff
 8001a4c:	080034a0 	.word	0x080034a0
 8001a50:	20000000 	.word	0x20000000

08001a54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a54:	b590      	push	{r4, r7, lr}
 8001a56:	b08f      	sub	sp, #60	; 0x3c
 8001a58:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001a5a:	2314      	movs	r3, #20
 8001a5c:	18fb      	adds	r3, r7, r3
 8001a5e:	4a28      	ldr	r2, [pc, #160]	; (8001b00 <HAL_RCC_GetSysClockFreq+0xac>)
 8001a60:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001a62:	c313      	stmia	r3!, {r0, r1, r4}
 8001a64:	6812      	ldr	r2, [r2, #0]
 8001a66:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001a68:	1d3b      	adds	r3, r7, #4
 8001a6a:	4a26      	ldr	r2, [pc, #152]	; (8001b04 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001a6c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001a6e:	c313      	stmia	r3!, {r0, r1, r4}
 8001a70:	6812      	ldr	r2, [r2, #0]
 8001a72:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a74:	2300      	movs	r3, #0
 8001a76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a78:	2300      	movs	r3, #0
 8001a7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	637b      	str	r3, [r7, #52]	; 0x34
 8001a80:	2300      	movs	r3, #0
 8001a82:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001a84:	2300      	movs	r3, #0
 8001a86:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001a88:	4b1f      	ldr	r3, [pc, #124]	; (8001b08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a90:	220c      	movs	r2, #12
 8001a92:	4013      	ands	r3, r2
 8001a94:	2b04      	cmp	r3, #4
 8001a96:	d002      	beq.n	8001a9e <HAL_RCC_GetSysClockFreq+0x4a>
 8001a98:	2b08      	cmp	r3, #8
 8001a9a:	d003      	beq.n	8001aa4 <HAL_RCC_GetSysClockFreq+0x50>
 8001a9c:	e027      	b.n	8001aee <HAL_RCC_GetSysClockFreq+0x9a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a9e:	4b1b      	ldr	r3, [pc, #108]	; (8001b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001aa0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001aa2:	e027      	b.n	8001af4 <HAL_RCC_GetSysClockFreq+0xa0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aa6:	0c9b      	lsrs	r3, r3, #18
 8001aa8:	220f      	movs	r2, #15
 8001aaa:	4013      	ands	r3, r2
 8001aac:	2214      	movs	r2, #20
 8001aae:	18ba      	adds	r2, r7, r2
 8001ab0:	5cd3      	ldrb	r3, [r2, r3]
 8001ab2:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001ab4:	4b14      	ldr	r3, [pc, #80]	; (8001b08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab8:	220f      	movs	r2, #15
 8001aba:	4013      	ands	r3, r2
 8001abc:	1d3a      	adds	r2, r7, #4
 8001abe:	5cd3      	ldrb	r3, [r2, r3]
 8001ac0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001ac2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ac4:	2380      	movs	r3, #128	; 0x80
 8001ac6:	025b      	lsls	r3, r3, #9
 8001ac8:	4013      	ands	r3, r2
 8001aca:	d009      	beq.n	8001ae0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001acc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ace:	480f      	ldr	r0, [pc, #60]	; (8001b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ad0:	f7fe fb1a 	bl	8000108 <__udivsi3>
 8001ad4:	0003      	movs	r3, r0
 8001ad6:	001a      	movs	r2, r3
 8001ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ada:	4353      	muls	r3, r2
 8001adc:	637b      	str	r3, [r7, #52]	; 0x34
 8001ade:	e003      	b.n	8001ae8 <HAL_RCC_GetSysClockFreq+0x94>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8001ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae2:	4a0b      	ldr	r2, [pc, #44]	; (8001b10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ae4:	4353      	muls	r3, r2
 8001ae6:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001ae8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001aec:	e002      	b.n	8001af4 <HAL_RCC_GetSysClockFreq+0xa0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001aee:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001af0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001af2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001af6:	0018      	movs	r0, r3
 8001af8:	46bd      	mov	sp, r7
 8001afa:	b00f      	add	sp, #60	; 0x3c
 8001afc:	bd90      	pop	{r4, r7, pc}
 8001afe:	46c0      	nop			; (mov r8, r8)
 8001b00:	0800334c 	.word	0x0800334c
 8001b04:	0800335c 	.word	0x0800335c
 8001b08:	40021000 	.word	0x40021000
 8001b0c:	007a1200 	.word	0x007a1200
 8001b10:	003d0900 	.word	0x003d0900

08001b14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b18:	4b02      	ldr	r3, [pc, #8]	; (8001b24 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
}
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	46c0      	nop			; (mov r8, r8)
 8001b24:	20000000 	.word	0x20000000

08001b28 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d101      	bne.n	8001b3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e01e      	b.n	8001b78 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	223d      	movs	r2, #61	; 0x3d
 8001b3e:	5c9b      	ldrb	r3, [r3, r2]
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d107      	bne.n	8001b56 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	223c      	movs	r2, #60	; 0x3c
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	0018      	movs	r0, r3
 8001b52:	f001 fb43 	bl	80031dc <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	223d      	movs	r2, #61	; 0x3d
 8001b5a:	2102      	movs	r1, #2
 8001b5c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	3304      	adds	r3, #4
 8001b66:	0019      	movs	r1, r3
 8001b68:	0010      	movs	r0, r2
 8001b6a:	f000 f9f9 	bl	8001f60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	223d      	movs	r2, #61	; 0x3d
 8001b72:	2101      	movs	r1, #1
 8001b74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	0018      	movs	r0, r3
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	b002      	add	sp, #8
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e01e      	b.n	8001bd0 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	223d      	movs	r2, #61	; 0x3d
 8001b96:	5c9b      	ldrb	r3, [r3, r2]
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d107      	bne.n	8001bae <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	223c      	movs	r2, #60	; 0x3c
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	0018      	movs	r0, r3
 8001baa:	f001 fabd 	bl	8003128 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	223d      	movs	r2, #61	; 0x3d
 8001bb2:	2102      	movs	r1, #2
 8001bb4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	0019      	movs	r1, r3
 8001bc0:	0010      	movs	r0, r2
 8001bc2:	f000 f9cd 	bl	8001f60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	223d      	movs	r2, #61	; 0x3d
 8001bca:	2101      	movs	r1, #1
 8001bcc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001bce:	2300      	movs	r3, #0
}
 8001bd0:	0018      	movs	r0, r3
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	b002      	add	sp, #8
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	6839      	ldr	r1, [r7, #0]
 8001be8:	2201      	movs	r2, #1
 8001bea:	0018      	movs	r0, r3
 8001bec:	f000 fc1e 	bl	800242c <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a13      	ldr	r2, [pc, #76]	; (8001c44 <HAL_TIM_PWM_Start+0x6c>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d009      	beq.n	8001c0e <HAL_TIM_PWM_Start+0x36>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a12      	ldr	r2, [pc, #72]	; (8001c48 <HAL_TIM_PWM_Start+0x70>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d004      	beq.n	8001c0e <HAL_TIM_PWM_Start+0x36>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a10      	ldr	r2, [pc, #64]	; (8001c4c <HAL_TIM_PWM_Start+0x74>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d101      	bne.n	8001c12 <HAL_TIM_PWM_Start+0x3a>
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e000      	b.n	8001c14 <HAL_TIM_PWM_Start+0x3c>
 8001c12:	2300      	movs	r3, #0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d008      	beq.n	8001c2a <HAL_TIM_PWM_Start+0x52>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	6812      	ldr	r2, [r2, #0]
 8001c20:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001c22:	2180      	movs	r1, #128	; 0x80
 8001c24:	0209      	lsls	r1, r1, #8
 8001c26:	430a      	orrs	r2, r1
 8001c28:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	687a      	ldr	r2, [r7, #4]
 8001c30:	6812      	ldr	r2, [r2, #0]
 8001c32:	6812      	ldr	r2, [r2, #0]
 8001c34:	2101      	movs	r1, #1
 8001c36:	430a      	orrs	r2, r1
 8001c38:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001c3a:	2300      	movs	r3, #0
}
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	b002      	add	sp, #8
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40012c00 	.word	0x40012c00
 8001c48:	40014400 	.word	0x40014400
 8001c4c:	40014800 	.word	0x40014800

08001c50 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8001c62:	2300      	movs	r3, #0
 8001c64:	60fb      	str	r3, [r7, #12]

  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d101      	bne.n	8001c70 <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e07c      	b.n	8001d6a <HAL_TIM_Encoder_Init+0x11a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	223d      	movs	r2, #61	; 0x3d
 8001c74:	5c9b      	ldrb	r3, [r3, r2]
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d107      	bne.n	8001c8c <HAL_TIM_Encoder_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	223c      	movs	r2, #60	; 0x3c
 8001c80:	2100      	movs	r1, #0
 8001c82:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	0018      	movs	r0, r3
 8001c88:	f001 fa6e 	bl	8003168 <HAL_TIM_Encoder_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	223d      	movs	r2, #61	; 0x3d
 8001c90:	2102      	movs	r1, #2
 8001c92:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	6812      	ldr	r2, [r2, #0]
 8001c9c:	6892      	ldr	r2, [r2, #8]
 8001c9e:	2107      	movs	r1, #7
 8001ca0:	438a      	bics	r2, r1
 8001ca2:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3304      	adds	r3, #4
 8001cac:	0019      	movs	r1, r3
 8001cae:	0010      	movs	r0, r2
 8001cb0:	f000 f956 	bl	8001f60 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	699b      	ldr	r3, [r3, #24]
 8001cc2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	6a1b      	ldr	r3, [r3, #32]
 8001cca:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	697a      	ldr	r2, [r7, #20]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	4a26      	ldr	r2, [pc, #152]	; (8001d74 <HAL_TIM_Encoder_Init+0x124>)
 8001cda:	4013      	ands	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	689a      	ldr	r2, [r3, #8]
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	699b      	ldr	r3, [r3, #24]
 8001ce6:	021b      	lsls	r3, r3, #8
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	613b      	str	r3, [r7, #16]

  /* Set the the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	4a21      	ldr	r2, [pc, #132]	; (8001d78 <HAL_TIM_Encoder_Init+0x128>)
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	4a20      	ldr	r2, [pc, #128]	; (8001d7c <HAL_TIM_Encoder_Init+0x12c>)
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	68da      	ldr	r2, [r3, #12]
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	69db      	ldr	r3, [r3, #28]
 8001d08:	021b      	lsls	r3, r3, #8
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	011a      	lsls	r2, r3, #4
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	6a1b      	ldr	r3, [r3, #32]
 8001d1c:	031b      	lsls	r3, r3, #12
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	693a      	ldr	r2, [r7, #16]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2222      	movs	r2, #34	; 0x22
 8001d2a:	4393      	bics	r3, r2
 8001d2c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2288      	movs	r2, #136	; 0x88
 8001d32:	4393      	bics	r3, r2
 8001d34:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685a      	ldr	r2, [r3, #4]
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	695b      	ldr	r3, [r3, #20]
 8001d3e:	011b      	lsls	r3, r3, #4
 8001d40:	4313      	orrs	r3, r2
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	697a      	ldr	r2, [r7, #20]
 8001d4e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	68fa      	ldr	r2, [r7, #12]
 8001d5e:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	223d      	movs	r2, #61	; 0x3d
 8001d64:	2101      	movs	r1, #1
 8001d66:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	b006      	add	sp, #24
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	46c0      	nop			; (mov r8, r8)
 8001d74:	fffffcfc 	.word	0xfffffcfc
 8001d78:	fffff3f3 	.word	0xfffff3f3
 8001d7c:	ffff0f0f 	.word	0xffff0f0f

08001d80 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d002      	beq.n	8001d96 <HAL_TIM_Encoder_Start+0x16>
 8001d90:	2b04      	cmp	r3, #4
 8001d92:	d008      	beq.n	8001da6 <HAL_TIM_Encoder_Start+0x26>
 8001d94:	e00f      	b.n	8001db6 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	0018      	movs	r0, r3
 8001da0:	f000 fb44 	bl	800242c <TIM_CCxChannelCmd>
      break;
 8001da4:	e016      	b.n	8001dd4 <HAL_TIM_Encoder_Start+0x54>
  }
    case TIM_CHANNEL_2:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2201      	movs	r2, #1
 8001dac:	2104      	movs	r1, #4
 8001dae:	0018      	movs	r0, r3
 8001db0:	f000 fb3c 	bl	800242c <TIM_CCxChannelCmd>
      break;
 8001db4:	e00e      	b.n	8001dd4 <HAL_TIM_Encoder_Start+0x54>
  }
    default :
  {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	0018      	movs	r0, r3
 8001dc0:	f000 fb34 	bl	800242c <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2201      	movs	r2, #1
 8001dca:	2104      	movs	r1, #4
 8001dcc:	0018      	movs	r0, r3
 8001dce:	f000 fb2d 	bl	800242c <TIM_CCxChannelCmd>
     break;
 8001dd2:	46c0      	nop			; (mov r8, r8)
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	6812      	ldr	r2, [r2, #0]
 8001ddc:	6812      	ldr	r2, [r2, #0]
 8001dde:	2101      	movs	r1, #1
 8001de0:	430a      	orrs	r2, r1
 8001de2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	0018      	movs	r0, r3
 8001de8:	46bd      	mov	sp, r7
 8001dea:	b002      	add	sp, #8
 8001dec:	bd80      	pop	{r7, pc}
	...

08001df0 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	223c      	movs	r2, #60	; 0x3c
 8001e00:	5c9b      	ldrb	r3, [r3, r2]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d101      	bne.n	8001e0a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001e06:	2302      	movs	r3, #2
 8001e08:	e0a4      	b.n	8001f54 <HAL_TIM_PWM_ConfigChannel+0x164>
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	223c      	movs	r2, #60	; 0x3c
 8001e0e:	2101      	movs	r1, #1
 8001e10:	5499      	strb	r1, [r3, r2]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	223d      	movs	r2, #61	; 0x3d
 8001e16:	2102      	movs	r1, #2
 8001e18:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2b04      	cmp	r3, #4
 8001e1e:	d029      	beq.n	8001e74 <HAL_TIM_PWM_ConfigChannel+0x84>
 8001e20:	d802      	bhi.n	8001e28 <HAL_TIM_PWM_ConfigChannel+0x38>
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d005      	beq.n	8001e32 <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
    }
    break;

    default:
    break;
 8001e26:	e08c      	b.n	8001f42 <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	d046      	beq.n	8001eba <HAL_TIM_PWM_ConfigChannel+0xca>
 8001e2c:	2b0c      	cmp	r3, #12
 8001e2e:	d065      	beq.n	8001efc <HAL_TIM_PWM_ConfigChannel+0x10c>
    break;
 8001e30:	e087      	b.n	8001f42 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	68ba      	ldr	r2, [r7, #8]
 8001e38:	0011      	movs	r1, r2
 8001e3a:	0018      	movs	r0, r3
 8001e3c:	f000 f8fe 	bl	800203c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	68fa      	ldr	r2, [r7, #12]
 8001e46:	6812      	ldr	r2, [r2, #0]
 8001e48:	6992      	ldr	r2, [r2, #24]
 8001e4a:	2108      	movs	r1, #8
 8001e4c:	430a      	orrs	r2, r1
 8001e4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	68fa      	ldr	r2, [r7, #12]
 8001e56:	6812      	ldr	r2, [r2, #0]
 8001e58:	6992      	ldr	r2, [r2, #24]
 8001e5a:	2104      	movs	r1, #4
 8001e5c:	438a      	bics	r2, r1
 8001e5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	68fa      	ldr	r2, [r7, #12]
 8001e66:	6812      	ldr	r2, [r2, #0]
 8001e68:	6991      	ldr	r1, [r2, #24]
 8001e6a:	68ba      	ldr	r2, [r7, #8]
 8001e6c:	6912      	ldr	r2, [r2, #16]
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	619a      	str	r2, [r3, #24]
    break;
 8001e72:	e066      	b.n	8001f42 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	68ba      	ldr	r2, [r7, #8]
 8001e7a:	0011      	movs	r1, r2
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	f000 f961 	bl	8002144 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	6812      	ldr	r2, [r2, #0]
 8001e8a:	6992      	ldr	r2, [r2, #24]
 8001e8c:	2180      	movs	r1, #128	; 0x80
 8001e8e:	0109      	lsls	r1, r1, #4
 8001e90:	430a      	orrs	r2, r1
 8001e92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	68fa      	ldr	r2, [r7, #12]
 8001e9a:	6812      	ldr	r2, [r2, #0]
 8001e9c:	6992      	ldr	r2, [r2, #24]
 8001e9e:	492f      	ldr	r1, [pc, #188]	; (8001f5c <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8001ea0:	400a      	ands	r2, r1
 8001ea2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	68fa      	ldr	r2, [r7, #12]
 8001eaa:	6812      	ldr	r2, [r2, #0]
 8001eac:	6991      	ldr	r1, [r2, #24]
 8001eae:	68ba      	ldr	r2, [r7, #8]
 8001eb0:	6912      	ldr	r2, [r2, #16]
 8001eb2:	0212      	lsls	r2, r2, #8
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	619a      	str	r2, [r3, #24]
    break;
 8001eb8:	e043      	b.n	8001f42 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68ba      	ldr	r2, [r7, #8]
 8001ec0:	0011      	movs	r1, r2
 8001ec2:	0018      	movs	r0, r3
 8001ec4:	f000 f9c2 	bl	800224c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	68fa      	ldr	r2, [r7, #12]
 8001ece:	6812      	ldr	r2, [r2, #0]
 8001ed0:	69d2      	ldr	r2, [r2, #28]
 8001ed2:	2108      	movs	r1, #8
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	68fa      	ldr	r2, [r7, #12]
 8001ede:	6812      	ldr	r2, [r2, #0]
 8001ee0:	69d2      	ldr	r2, [r2, #28]
 8001ee2:	2104      	movs	r1, #4
 8001ee4:	438a      	bics	r2, r1
 8001ee6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	68fa      	ldr	r2, [r7, #12]
 8001eee:	6812      	ldr	r2, [r2, #0]
 8001ef0:	69d1      	ldr	r1, [r2, #28]
 8001ef2:	68ba      	ldr	r2, [r7, #8]
 8001ef4:	6912      	ldr	r2, [r2, #16]
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	61da      	str	r2, [r3, #28]
    break;
 8001efa:	e022      	b.n	8001f42 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	68ba      	ldr	r2, [r7, #8]
 8001f02:	0011      	movs	r1, r2
 8001f04:	0018      	movs	r0, r3
 8001f06:	f000 fa27 	bl	8002358 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	6812      	ldr	r2, [r2, #0]
 8001f12:	69d2      	ldr	r2, [r2, #28]
 8001f14:	2180      	movs	r1, #128	; 0x80
 8001f16:	0109      	lsls	r1, r1, #4
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	68fa      	ldr	r2, [r7, #12]
 8001f22:	6812      	ldr	r2, [r2, #0]
 8001f24:	69d2      	ldr	r2, [r2, #28]
 8001f26:	490d      	ldr	r1, [pc, #52]	; (8001f5c <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8001f28:	400a      	ands	r2, r1
 8001f2a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	6812      	ldr	r2, [r2, #0]
 8001f34:	69d1      	ldr	r1, [r2, #28]
 8001f36:	68ba      	ldr	r2, [r7, #8]
 8001f38:	6912      	ldr	r2, [r2, #16]
 8001f3a:	0212      	lsls	r2, r2, #8
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	61da      	str	r2, [r3, #28]
    break;
 8001f40:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	223d      	movs	r2, #61	; 0x3d
 8001f46:	2101      	movs	r1, #1
 8001f48:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	223c      	movs	r2, #60	; 0x3c
 8001f4e:	2100      	movs	r1, #0
 8001f50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f52:	2300      	movs	r3, #0
}
 8001f54:	0018      	movs	r0, r3
 8001f56:	46bd      	mov	sp, r7
 8001f58:	b004      	add	sp, #16
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	fffffbff 	.word	0xfffffbff

08001f60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4a2b      	ldr	r2, [pc, #172]	; (8002024 <TIM_Base_SetConfig+0xc4>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d003      	beq.n	8001f84 <TIM_Base_SetConfig+0x24>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	4a2a      	ldr	r2, [pc, #168]	; (8002028 <TIM_Base_SetConfig+0xc8>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d108      	bne.n	8001f96 <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2270      	movs	r2, #112	; 0x70
 8001f88:	4393      	bics	r3, r2
 8001f8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	68fa      	ldr	r2, [r7, #12]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a22      	ldr	r2, [pc, #136]	; (8002024 <TIM_Base_SetConfig+0xc4>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d00f      	beq.n	8001fbe <TIM_Base_SetConfig+0x5e>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a21      	ldr	r2, [pc, #132]	; (8002028 <TIM_Base_SetConfig+0xc8>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d00b      	beq.n	8001fbe <TIM_Base_SetConfig+0x5e>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a20      	ldr	r2, [pc, #128]	; (800202c <TIM_Base_SetConfig+0xcc>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d007      	beq.n	8001fbe <TIM_Base_SetConfig+0x5e>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a1f      	ldr	r2, [pc, #124]	; (8002030 <TIM_Base_SetConfig+0xd0>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d003      	beq.n	8001fbe <TIM_Base_SetConfig+0x5e>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a1e      	ldr	r2, [pc, #120]	; (8002034 <TIM_Base_SetConfig+0xd4>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d108      	bne.n	8001fd0 <TIM_Base_SetConfig+0x70>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	4a1d      	ldr	r2, [pc, #116]	; (8002038 <TIM_Base_SetConfig+0xd8>)
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2280      	movs	r2, #128	; 0x80
 8001fd4:	4393      	bics	r3, r2
 8001fd6:	001a      	movs	r2, r3
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	695b      	ldr	r3, [r3, #20]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68fa      	ldr	r2, [r7, #12]
 8001fe4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	689a      	ldr	r2, [r3, #8]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a0a      	ldr	r2, [pc, #40]	; (8002024 <TIM_Base_SetConfig+0xc4>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d007      	beq.n	800200e <TIM_Base_SetConfig+0xae>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a0b      	ldr	r2, [pc, #44]	; (8002030 <TIM_Base_SetConfig+0xd0>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d003      	beq.n	800200e <TIM_Base_SetConfig+0xae>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a0a      	ldr	r2, [pc, #40]	; (8002034 <TIM_Base_SetConfig+0xd4>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d103      	bne.n	8002016 <TIM_Base_SetConfig+0xb6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	691a      	ldr	r2, [r3, #16]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2201      	movs	r2, #1
 800201a:	615a      	str	r2, [r3, #20]
}
 800201c:	46c0      	nop			; (mov r8, r8)
 800201e:	46bd      	mov	sp, r7
 8002020:	b004      	add	sp, #16
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40012c00 	.word	0x40012c00
 8002028:	40000400 	.word	0x40000400
 800202c:	40002000 	.word	0x40002000
 8002030:	40014400 	.word	0x40014400
 8002034:	40014800 	.word	0x40014800
 8002038:	fffffcff 	.word	0xfffffcff

0800203c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b086      	sub	sp, #24
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002046:	2300      	movs	r3, #0
 8002048:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800204a:	2300      	movs	r3, #0
 800204c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800204e:	2300      	movs	r3, #0
 8002050:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6a1b      	ldr	r3, [r3, #32]
 8002056:	2201      	movs	r2, #1
 8002058:	4393      	bics	r3, r2
 800205a:	001a      	movs	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a1b      	ldr	r3, [r3, #32]
 8002064:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2270      	movs	r2, #112	; 0x70
 8002076:	4393      	bics	r3, r2
 8002078:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2203      	movs	r2, #3
 800207e:	4393      	bics	r3, r2
 8002080:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	4313      	orrs	r3, r2
 800208a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	2202      	movs	r2, #2
 8002090:	4393      	bics	r3, r2
 8002092:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	697a      	ldr	r2, [r7, #20]
 800209a:	4313      	orrs	r3, r2
 800209c:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a23      	ldr	r2, [pc, #140]	; (8002130 <TIM_OC1_SetConfig+0xf4>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d007      	beq.n	80020b6 <TIM_OC1_SetConfig+0x7a>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a22      	ldr	r2, [pc, #136]	; (8002134 <TIM_OC1_SetConfig+0xf8>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d003      	beq.n	80020b6 <TIM_OC1_SetConfig+0x7a>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a21      	ldr	r2, [pc, #132]	; (8002138 <TIM_OC1_SetConfig+0xfc>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d10c      	bne.n	80020d0 <TIM_OC1_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	2208      	movs	r2, #8
 80020ba:	4393      	bics	r3, r2
 80020bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	697a      	ldr	r2, [r7, #20]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	2204      	movs	r2, #4
 80020cc:	4393      	bics	r3, r2
 80020ce:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4a17      	ldr	r2, [pc, #92]	; (8002130 <TIM_OC1_SetConfig+0xf4>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d007      	beq.n	80020e8 <TIM_OC1_SetConfig+0xac>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a16      	ldr	r2, [pc, #88]	; (8002134 <TIM_OC1_SetConfig+0xf8>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d003      	beq.n	80020e8 <TIM_OC1_SetConfig+0xac>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a15      	ldr	r2, [pc, #84]	; (8002138 <TIM_OC1_SetConfig+0xfc>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d111      	bne.n	800210c <TIM_OC1_SetConfig+0xd0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	4a14      	ldr	r2, [pc, #80]	; (800213c <TIM_OC1_SetConfig+0x100>)
 80020ec:	4013      	ands	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	4a13      	ldr	r2, [pc, #76]	; (8002140 <TIM_OC1_SetConfig+0x104>)
 80020f4:	4013      	ands	r3, r2
 80020f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	695b      	ldr	r3, [r3, #20]
 80020fc:	693a      	ldr	r2, [r7, #16]
 80020fe:	4313      	orrs	r3, r2
 8002100:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	4313      	orrs	r3, r2
 800210a:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68fa      	ldr	r2, [r7, #12]
 8002116:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	621a      	str	r2, [r3, #32]
}
 8002126:	46c0      	nop			; (mov r8, r8)
 8002128:	46bd      	mov	sp, r7
 800212a:	b006      	add	sp, #24
 800212c:	bd80      	pop	{r7, pc}
 800212e:	46c0      	nop			; (mov r8, r8)
 8002130:	40012c00 	.word	0x40012c00
 8002134:	40014400 	.word	0x40014400
 8002138:	40014800 	.word	0x40014800
 800213c:	fffffeff 	.word	0xfffffeff
 8002140:	fffffdff 	.word	0xfffffdff

08002144 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800214e:	2300      	movs	r3, #0
 8002150:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002152:	2300      	movs	r3, #0
 8002154:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8002156:	2300      	movs	r3, #0
 8002158:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a1b      	ldr	r3, [r3, #32]
 800215e:	2210      	movs	r2, #16
 8002160:	4393      	bics	r3, r2
 8002162:	001a      	movs	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a1b      	ldr	r3, [r3, #32]
 800216c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	699b      	ldr	r3, [r3, #24]
 8002178:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	4a2c      	ldr	r2, [pc, #176]	; (8002230 <TIM_OC2_SetConfig+0xec>)
 800217e:	4013      	ands	r3, r2
 8002180:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	4a2b      	ldr	r2, [pc, #172]	; (8002234 <TIM_OC2_SetConfig+0xf0>)
 8002186:	4013      	ands	r3, r2
 8002188:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	021b      	lsls	r3, r3, #8
 8002190:	68fa      	ldr	r2, [r7, #12]
 8002192:	4313      	orrs	r3, r2
 8002194:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	2220      	movs	r2, #32
 800219a:	4393      	bics	r3, r2
 800219c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	011b      	lsls	r3, r3, #4
 80021a4:	697a      	ldr	r2, [r7, #20]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a22      	ldr	r2, [pc, #136]	; (8002238 <TIM_OC2_SetConfig+0xf4>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d10d      	bne.n	80021ce <TIM_OC2_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	2280      	movs	r2, #128	; 0x80
 80021b6:	4393      	bics	r3, r2
 80021b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	011b      	lsls	r3, r3, #4
 80021c0:	697a      	ldr	r2, [r7, #20]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	2240      	movs	r2, #64	; 0x40
 80021ca:	4393      	bics	r3, r2
 80021cc:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a19      	ldr	r2, [pc, #100]	; (8002238 <TIM_OC2_SetConfig+0xf4>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d007      	beq.n	80021e6 <TIM_OC2_SetConfig+0xa2>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a18      	ldr	r2, [pc, #96]	; (800223c <TIM_OC2_SetConfig+0xf8>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d003      	beq.n	80021e6 <TIM_OC2_SetConfig+0xa2>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a17      	ldr	r2, [pc, #92]	; (8002240 <TIM_OC2_SetConfig+0xfc>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d113      	bne.n	800220e <TIM_OC2_SetConfig+0xca>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	4a16      	ldr	r2, [pc, #88]	; (8002244 <TIM_OC2_SetConfig+0x100>)
 80021ea:	4013      	ands	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	4a15      	ldr	r2, [pc, #84]	; (8002248 <TIM_OC2_SetConfig+0x104>)
 80021f2:	4013      	ands	r3, r2
 80021f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	4313      	orrs	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	693a      	ldr	r2, [r7, #16]
 800220a:	4313      	orrs	r3, r2
 800220c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	693a      	ldr	r2, [r7, #16]
 8002212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685a      	ldr	r2, [r3, #4]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	697a      	ldr	r2, [r7, #20]
 8002226:	621a      	str	r2, [r3, #32]
}
 8002228:	46c0      	nop			; (mov r8, r8)
 800222a:	46bd      	mov	sp, r7
 800222c:	b006      	add	sp, #24
 800222e:	bd80      	pop	{r7, pc}
 8002230:	ffff8fff 	.word	0xffff8fff
 8002234:	fffffcff 	.word	0xfffffcff
 8002238:	40012c00 	.word	0x40012c00
 800223c:	40014400 	.word	0x40014400
 8002240:	40014800 	.word	0x40014800
 8002244:	fffffbff 	.word	0xfffffbff
 8002248:	fffff7ff 	.word	0xfffff7ff

0800224c <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002256:	2300      	movs	r3, #0
 8002258:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800225a:	2300      	movs	r3, #0
 800225c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800225e:	2300      	movs	r3, #0
 8002260:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6a1b      	ldr	r3, [r3, #32]
 8002266:	4a33      	ldr	r2, [pc, #204]	; (8002334 <TIM_OC3_SetConfig+0xe8>)
 8002268:	401a      	ands	r2, r3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a1b      	ldr	r3, [r3, #32]
 8002272:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2270      	movs	r2, #112	; 0x70
 8002284:	4393      	bics	r3, r2
 8002286:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2203      	movs	r2, #3
 800228c:	4393      	bics	r3, r2
 800228e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	68fa      	ldr	r2, [r7, #12]
 8002296:	4313      	orrs	r3, r2
 8002298:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	4a26      	ldr	r2, [pc, #152]	; (8002338 <TIM_OC3_SetConfig+0xec>)
 800229e:	4013      	ands	r3, r2
 80022a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	021b      	lsls	r3, r3, #8
 80022a8:	697a      	ldr	r2, [r7, #20]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a22      	ldr	r2, [pc, #136]	; (800233c <TIM_OC3_SetConfig+0xf0>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d10d      	bne.n	80022d2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	4a21      	ldr	r2, [pc, #132]	; (8002340 <TIM_OC3_SetConfig+0xf4>)
 80022ba:	4013      	ands	r3, r2
 80022bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	021b      	lsls	r3, r3, #8
 80022c4:	697a      	ldr	r2, [r7, #20]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	4a1d      	ldr	r2, [pc, #116]	; (8002344 <TIM_OC3_SetConfig+0xf8>)
 80022ce:	4013      	ands	r3, r2
 80022d0:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a19      	ldr	r2, [pc, #100]	; (800233c <TIM_OC3_SetConfig+0xf0>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d007      	beq.n	80022ea <TIM_OC3_SetConfig+0x9e>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a1a      	ldr	r2, [pc, #104]	; (8002348 <TIM_OC3_SetConfig+0xfc>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d003      	beq.n	80022ea <TIM_OC3_SetConfig+0x9e>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a19      	ldr	r2, [pc, #100]	; (800234c <TIM_OC3_SetConfig+0x100>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d113      	bne.n	8002312 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	4a18      	ldr	r2, [pc, #96]	; (8002350 <TIM_OC3_SetConfig+0x104>)
 80022ee:	4013      	ands	r3, r2
 80022f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	4a17      	ldr	r2, [pc, #92]	; (8002354 <TIM_OC3_SetConfig+0x108>)
 80022f6:	4013      	ands	r3, r2
 80022f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	695b      	ldr	r3, [r3, #20]
 80022fe:	011b      	lsls	r3, r3, #4
 8002300:	693a      	ldr	r2, [r7, #16]
 8002302:	4313      	orrs	r3, r2
 8002304:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	699b      	ldr	r3, [r3, #24]
 800230a:	011b      	lsls	r3, r3, #4
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	4313      	orrs	r3, r2
 8002310:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	693a      	ldr	r2, [r7, #16]
 8002316:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	68fa      	ldr	r2, [r7, #12]
 800231c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	685a      	ldr	r2, [r3, #4]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	697a      	ldr	r2, [r7, #20]
 800232a:	621a      	str	r2, [r3, #32]
}
 800232c:	46c0      	nop			; (mov r8, r8)
 800232e:	46bd      	mov	sp, r7
 8002330:	b006      	add	sp, #24
 8002332:	bd80      	pop	{r7, pc}
 8002334:	fffffeff 	.word	0xfffffeff
 8002338:	fffffdff 	.word	0xfffffdff
 800233c:	40012c00 	.word	0x40012c00
 8002340:	fffff7ff 	.word	0xfffff7ff
 8002344:	fffffbff 	.word	0xfffffbff
 8002348:	40014400 	.word	0x40014400
 800234c:	40014800 	.word	0x40014800
 8002350:	ffffefff 	.word	0xffffefff
 8002354:	ffffdfff 	.word	0xffffdfff

08002358 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002362:	2300      	movs	r3, #0
 8002364:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8002366:	2300      	movs	r3, #0
 8002368:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 800236a:	2300      	movs	r3, #0
 800236c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6a1b      	ldr	r3, [r3, #32]
 8002372:	4a26      	ldr	r2, [pc, #152]	; (800240c <TIM_OC4_SetConfig+0xb4>)
 8002374:	401a      	ands	r2, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a1b      	ldr	r3, [r3, #32]
 800237e:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	69db      	ldr	r3, [r3, #28]
 800238a:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	4a20      	ldr	r2, [pc, #128]	; (8002410 <TIM_OC4_SetConfig+0xb8>)
 8002390:	4013      	ands	r3, r2
 8002392:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	4a1f      	ldr	r2, [pc, #124]	; (8002414 <TIM_OC4_SetConfig+0xbc>)
 8002398:	4013      	ands	r3, r2
 800239a:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	021b      	lsls	r3, r3, #8
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	4a1b      	ldr	r2, [pc, #108]	; (8002418 <TIM_OC4_SetConfig+0xc0>)
 80023ac:	4013      	ands	r3, r2
 80023ae:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	031b      	lsls	r3, r3, #12
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4a17      	ldr	r2, [pc, #92]	; (800241c <TIM_OC4_SetConfig+0xc4>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d007      	beq.n	80023d4 <TIM_OC4_SetConfig+0x7c>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4a16      	ldr	r2, [pc, #88]	; (8002420 <TIM_OC4_SetConfig+0xc8>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d003      	beq.n	80023d4 <TIM_OC4_SetConfig+0x7c>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a15      	ldr	r2, [pc, #84]	; (8002424 <TIM_OC4_SetConfig+0xcc>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d109      	bne.n	80023e8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	4a14      	ldr	r2, [pc, #80]	; (8002428 <TIM_OC4_SetConfig+0xd0>)
 80023d8:	4013      	ands	r3, r2
 80023da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	695b      	ldr	r3, [r3, #20]
 80023e0:	019b      	lsls	r3, r3, #6
 80023e2:	697a      	ldr	r2, [r7, #20]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	697a      	ldr	r2, [r7, #20]
 80023ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685a      	ldr	r2, [r3, #4]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	621a      	str	r2, [r3, #32]
}
 8002402:	46c0      	nop			; (mov r8, r8)
 8002404:	46bd      	mov	sp, r7
 8002406:	b006      	add	sp, #24
 8002408:	bd80      	pop	{r7, pc}
 800240a:	46c0      	nop			; (mov r8, r8)
 800240c:	ffffefff 	.word	0xffffefff
 8002410:	ffff8fff 	.word	0xffff8fff
 8002414:	fffffcff 	.word	0xfffffcff
 8002418:	ffffdfff 	.word	0xffffdfff
 800241c:	40012c00 	.word	0x40012c00
 8002420:	40014400 	.word	0x40014400
 8002424:	40014800 	.word	0x40014800
 8002428:	ffffbfff 	.word	0xffffbfff

0800242c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b086      	sub	sp, #24
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	60b9      	str	r1, [r7, #8]
 8002436:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8002438:	2300      	movs	r3, #0
 800243a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800243c:	2201      	movs	r2, #1
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	409a      	lsls	r2, r3
 8002442:	0013      	movs	r3, r2
 8002444:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6a1b      	ldr	r3, [r3, #32]
 800244a:	697a      	ldr	r2, [r7, #20]
 800244c:	43d2      	mvns	r2, r2
 800244e:	401a      	ands	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6a1a      	ldr	r2, [r3, #32]
 8002458:	6879      	ldr	r1, [r7, #4]
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	4099      	lsls	r1, r3
 800245e:	000b      	movs	r3, r1
 8002460:	431a      	orrs	r2, r3
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	621a      	str	r2, [r3, #32]
}
 8002466:	46c0      	nop			; (mov r8, r8)
 8002468:	46bd      	mov	sp, r7
 800246a:	b006      	add	sp, #24
 800246c:	bd80      	pop	{r7, pc}

0800246e <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b082      	sub	sp, #8
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
 8002476:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	223c      	movs	r2, #60	; 0x3c
 800247c:	5c9b      	ldrb	r3, [r3, r2]
 800247e:	2b01      	cmp	r3, #1
 8002480:	d101      	bne.n	8002486 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002482:	2302      	movs	r3, #2
 8002484:	e032      	b.n	80024ec <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	223c      	movs	r2, #60	; 0x3c
 800248a:	2101      	movs	r1, #1
 800248c:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	223d      	movs	r2, #61	; 0x3d
 8002492:	2102      	movs	r1, #2
 8002494:	5499      	strb	r1, [r3, r2]

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	6812      	ldr	r2, [r2, #0]
 800249e:	6852      	ldr	r2, [r2, #4]
 80024a0:	2170      	movs	r1, #112	; 0x70
 80024a2:	438a      	bics	r2, r1
 80024a4:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	6812      	ldr	r2, [r2, #0]
 80024ae:	6851      	ldr	r1, [r2, #4]
 80024b0:	683a      	ldr	r2, [r7, #0]
 80024b2:	6812      	ldr	r2, [r2, #0]
 80024b4:	430a      	orrs	r2, r1
 80024b6:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	6812      	ldr	r2, [r2, #0]
 80024c0:	6892      	ldr	r2, [r2, #8]
 80024c2:	2180      	movs	r1, #128	; 0x80
 80024c4:	438a      	bics	r2, r1
 80024c6:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	6812      	ldr	r2, [r2, #0]
 80024d0:	6891      	ldr	r1, [r2, #8]
 80024d2:	683a      	ldr	r2, [r7, #0]
 80024d4:	6852      	ldr	r2, [r2, #4]
 80024d6:	430a      	orrs	r2, r1
 80024d8:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	223d      	movs	r2, #61	; 0x3d
 80024de:	2101      	movs	r1, #1
 80024e0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	223c      	movs	r2, #60	; 0x3c
 80024e6:	2100      	movs	r1, #0
 80024e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	0018      	movs	r0, r3
 80024ee:	46bd      	mov	sp, r7
 80024f0:	b002      	add	sp, #8
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	223c      	movs	r2, #60	; 0x3c
 8002506:	5c9b      	ldrb	r3, [r3, r2]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d101      	bne.n	8002510 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800250c:	2302      	movs	r3, #2
 800250e:	e04d      	b.n	80025ac <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	223c      	movs	r2, #60	; 0x3c
 8002514:	2101      	movs	r1, #1
 8002516:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	223d      	movs	r2, #61	; 0x3d
 800251c:	2102      	movs	r1, #2
 800251e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	22ff      	movs	r2, #255	; 0xff
 8002524:	4393      	bics	r3, r2
 8002526:	001a      	movs	r2, r3
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	4313      	orrs	r3, r2
 800252e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	4a20      	ldr	r2, [pc, #128]	; (80025b4 <HAL_TIMEx_ConfigBreakDeadTime+0xc0>)
 8002534:	401a      	ands	r2, r3
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	4313      	orrs	r3, r2
 800253c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	4a1d      	ldr	r2, [pc, #116]	; (80025b8 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>)
 8002542:	401a      	ands	r2, r3
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	4313      	orrs	r3, r2
 800254a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	4a1b      	ldr	r2, [pc, #108]	; (80025bc <HAL_TIMEx_ConfigBreakDeadTime+0xc8>)
 8002550:	401a      	ands	r2, r3
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4313      	orrs	r3, r2
 8002558:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	4a18      	ldr	r2, [pc, #96]	; (80025c0 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>)
 800255e:	401a      	ands	r2, r3
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	4313      	orrs	r3, r2
 8002566:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	4a16      	ldr	r2, [pc, #88]	; (80025c4 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 800256c:	401a      	ands	r2, r3
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	695b      	ldr	r3, [r3, #20]
 8002572:	4313      	orrs	r3, r2
 8002574:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	4a13      	ldr	r2, [pc, #76]	; (80025c8 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>)
 800257a:	401a      	ands	r2, r3
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	699b      	ldr	r3, [r3, #24]
 8002580:	4313      	orrs	r3, r2
 8002582:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	4a11      	ldr	r2, [pc, #68]	; (80025cc <HAL_TIMEx_ConfigBreakDeadTime+0xd8>)
 8002588:	401a      	ands	r2, r3
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	699b      	ldr	r3, [r3, #24]
 800258e:	4313      	orrs	r3, r2
 8002590:	60fb      	str	r3, [r7, #12]
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	645a      	str	r2, [r3, #68]	; 0x44
  
  htim->State = HAL_TIM_STATE_READY;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	223d      	movs	r2, #61	; 0x3d
 800259e:	2101      	movs	r1, #1
 80025a0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	223c      	movs	r2, #60	; 0x3c
 80025a6:	2100      	movs	r1, #0
 80025a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	0018      	movs	r0, r3
 80025ae:	46bd      	mov	sp, r7
 80025b0:	b004      	add	sp, #16
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	fffffcff 	.word	0xfffffcff
 80025b8:	fffffbff 	.word	0xfffffbff
 80025bc:	fffff7ff 	.word	0xfffff7ff
 80025c0:	ffffefff 	.word	0xffffefff
 80025c4:	ffffdfff 	.word	0xffffdfff
 80025c8:	ffffbfff 	.word	0xffffbfff
 80025cc:	ffff7fff 	.word	0xffff7fff

080025d0 <motorBegin>:
#include "DCMotors.h"
#include "tim.h"
#include "gpio.h"

void motorBegin(MotorControl_t* motor, GPIO_TypeDef* encoder_CE_port, uint16_t encoder_CE_pin, TIM_HandleTypeDef timer_left, TIM_HandleTypeDef timer_right, uint16_t channel_left, uint16_t channel_right){
 80025d0:	b082      	sub	sp, #8
 80025d2:	b580      	push	{r7, lr}
 80025d4:	b084      	sub	sp, #16
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	60f8      	str	r0, [r7, #12]
 80025da:	60b9      	str	r1, [r7, #8]
 80025dc:	0011      	movs	r1, r2
 80025de:	2204      	movs	r2, #4
 80025e0:	2018      	movs	r0, #24
 80025e2:	4684      	mov	ip, r0
 80025e4:	44bc      	add	ip, r7
 80025e6:	4462      	add	r2, ip
 80025e8:	6013      	str	r3, [r2, #0]
 80025ea:	1dbb      	adds	r3, r7, #6
 80025ec:	1c0a      	adds	r2, r1, #0
 80025ee:	801a      	strh	r2, [r3, #0]
	motor->dutyCycle = 0;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2294      	movs	r2, #148	; 0x94
 80025f4:	2100      	movs	r1, #0
 80025f6:	5499      	strb	r1, [r3, r2]

	__HAL_TIM_SET_COUNTER(&htim3,28000);
 80025f8:	4b3e      	ldr	r3, [pc, #248]	; (80026f4 <motorBegin+0x124>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a3e      	ldr	r2, [pc, #248]	; (80026f8 <motorBegin+0x128>)
 80025fe:	625a      	str	r2, [r3, #36]	; 0x24
	motor->actualPoint = __HAL_TIM_GET_COUNTER(&htim3);
 8002600:	4b3c      	ldr	r3, [pc, #240]	; (80026f4 <motorBegin+0x124>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002606:	b29a      	uxth	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	809a      	strh	r2, [r3, #4]
	motor->setPoint = motor->actualPoint;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	889b      	ldrh	r3, [r3, #4]
 8002610:	001a      	movs	r2, r3
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	601a      	str	r2, [r3, #0]

	motor->stepStatusOld = 0;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	719a      	strb	r2, [r3, #6]

	motor->encoder_CE_port = encoder_CE_port;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	68ba      	ldr	r2, [r7, #8]
 8002620:	609a      	str	r2, [r3, #8]
	motor->encoder_CE_pin = encoder_CE_pin;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	1dba      	adds	r2, r7, #6
 8002626:	8812      	ldrh	r2, [r2, #0]
 8002628:	819a      	strh	r2, [r3, #12]

	HAL_GPIO_WritePin(motor->encoder_CE_port, motor->encoder_CE_pin, GPIO_PIN_RESET);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6898      	ldr	r0, [r3, #8]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	899b      	ldrh	r3, [r3, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	0019      	movs	r1, r3
 8002636:	f7fe fdf0 	bl	800121a <HAL_GPIO_WritePin>

	motor->timer_left = timer_left;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2204      	movs	r2, #4
 800263e:	2118      	movs	r1, #24
 8002640:	468c      	mov	ip, r1
 8002642:	44bc      	add	ip, r7
 8002644:	4462      	add	r2, ip
 8002646:	3310      	adds	r3, #16
 8002648:	0011      	movs	r1, r2
 800264a:	2240      	movs	r2, #64	; 0x40
 800264c:	0018      	movs	r0, r3
 800264e:	f000 fe5f 	bl	8003310 <memcpy>
	motor->timer_right = timer_right;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2244      	movs	r2, #68	; 0x44
 8002656:	2118      	movs	r1, #24
 8002658:	468c      	mov	ip, r1
 800265a:	44bc      	add	ip, r7
 800265c:	4462      	add	r2, ip
 800265e:	3350      	adds	r3, #80	; 0x50
 8002660:	0011      	movs	r1, r2
 8002662:	2240      	movs	r2, #64	; 0x40
 8002664:	0018      	movs	r0, r3
 8002666:	f000 fe53 	bl	8003310 <memcpy>

	motor->channel_left = channel_left;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2284      	movs	r2, #132	; 0x84
 800266e:	2118      	movs	r1, #24
 8002670:	468c      	mov	ip, r1
 8002672:	44bc      	add	ip, r7
 8002674:	4462      	add	r2, ip
 8002676:	2190      	movs	r1, #144	; 0x90
 8002678:	8812      	ldrh	r2, [r2, #0]
 800267a:	525a      	strh	r2, [r3, r1]
	motor->channel_right = channel_right;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2288      	movs	r2, #136	; 0x88
 8002680:	2118      	movs	r1, #24
 8002682:	468c      	mov	ip, r1
 8002684:	44bc      	add	ip, r7
 8002686:	4462      	add	r2, ip
 8002688:	2192      	movs	r1, #146	; 0x92
 800268a:	8812      	ldrh	r2, [r2, #0]
 800268c:	525a      	strh	r2, [r3, r1]

	HAL_TIM_PWM_Start(&motor->timer_left, motor->channel_left);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	3310      	adds	r3, #16
 8002692:	0018      	movs	r0, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2290      	movs	r2, #144	; 0x90
 8002698:	5a9b      	ldrh	r3, [r3, r2]
 800269a:	0019      	movs	r1, r3
 800269c:	f7ff fa9c 	bl	8001bd8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&motor->timer_right, motor->channel_right);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	3350      	adds	r3, #80	; 0x50
 80026a4:	0018      	movs	r0, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2292      	movs	r2, #146	; 0x92
 80026aa:	5a9b      	ldrh	r3, [r3, r2]
 80026ac:	0019      	movs	r1, r3
 80026ae:	f7ff fa93 	bl	8001bd8 <HAL_TIM_PWM_Start>

	__HAL_TIM_SET_COMPARE(&motor->timer_left, motor->channel_left, 0);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	3334      	adds	r3, #52	; 0x34
 80026b8:	001a      	movs	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2190      	movs	r1, #144	; 0x90
 80026be:	5a5b      	ldrh	r3, [r3, r1]
 80026c0:	089b      	lsrs	r3, r3, #2
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	18d3      	adds	r3, r2, r3
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&motor->timer_right, motor->channel_right, 0);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026d0:	3334      	adds	r3, #52	; 0x34
 80026d2:	001a      	movs	r2, r3
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2192      	movs	r1, #146	; 0x92
 80026d8:	5a5b      	ldrh	r3, [r3, r1]
 80026da:	089b      	lsrs	r3, r3, #2
 80026dc:	b29b      	uxth	r3, r3
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	18d3      	adds	r3, r2, r3
 80026e2:	2200      	movs	r2, #0
 80026e4:	601a      	str	r2, [r3, #0]

}
 80026e6:	46c0      	nop			; (mov r8, r8)
 80026e8:	46bd      	mov	sp, r7
 80026ea:	b004      	add	sp, #16
 80026ec:	bc80      	pop	{r7}
 80026ee:	bc08      	pop	{r3}
 80026f0:	b002      	add	sp, #8
 80026f2:	4718      	bx	r3
 80026f4:	200001bc 	.word	0x200001bc
 80026f8:	00006d60 	.word	0x00006d60

080026fc <myABS>:

double myABS(double num1){
 80026fc:	b590      	push	{r4, r7, lr}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	6038      	str	r0, [r7, #0]
 8002704:	6079      	str	r1, [r7, #4]
	if(num1 < 0){
 8002706:	2200      	movs	r2, #0
 8002708:	2300      	movs	r3, #0
 800270a:	6838      	ldr	r0, [r7, #0]
 800270c:	6879      	ldr	r1, [r7, #4]
 800270e:	f7fd fd9d 	bl	800024c <__aeabi_dcmplt>
 8002712:	1e03      	subs	r3, r0, #0
 8002714:	d006      	beq.n	8002724 <myABS+0x28>
		num1 *= -1;
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	603b      	str	r3, [r7, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2280      	movs	r2, #128	; 0x80
 800271e:	0612      	lsls	r2, r2, #24
 8002720:	4053      	eors	r3, r2
 8002722:	607b      	str	r3, [r7, #4]
	}

	return num1;
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	687c      	ldr	r4, [r7, #4]
}
 8002728:	0018      	movs	r0, r3
 800272a:	0021      	movs	r1, r4
 800272c:	46bd      	mov	sp, r7
 800272e:	b003      	add	sp, #12
 8002730:	bd90      	pop	{r4, r7, pc}
	...

08002734 <atualizarEixo>:


void atualizarEixo(MotorControl_t* motor,signed long setPoint){
 8002734:	b590      	push	{r4, r7, lr}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]

	//Ativa encoder
	HAL_GPIO_WritePin(motor->encoder_CE_port, motor->encoder_CE_pin, GPIO_PIN_SET);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6898      	ldr	r0, [r3, #8]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	899b      	ldrh	r3, [r3, #12]
 8002746:	2201      	movs	r2, #1
 8002748:	0019      	movs	r1, r3
 800274a:	f7fe fd66 	bl	800121a <HAL_GPIO_WritePin>

	// Atualiza as variaveis que vamos usar
	motor->setPoint = setPoint;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	683a      	ldr	r2, [r7, #0]
 8002752:	601a      	str	r2, [r3, #0]
	motor->actualPoint = __HAL_TIM_GET_COUNTER(&htim3);
 8002754:	4b65      	ldr	r3, [pc, #404]	; (80028ec <atualizarEixo+0x1b8>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275a:	b29a      	uxth	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	809a      	strh	r2, [r3, #4]

	// Clculo PWM - Quando est prximo do destino, diminui a velocidade do motor
	motor->dutyCycle = myABS((double)(motor->setPoint - motor->actualPoint)) * (double)P_FRACTION;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	8892      	ldrh	r2, [r2, #4]
 8002768:	1a9b      	subs	r3, r3, r2
 800276a:	0018      	movs	r0, r3
 800276c:	f7fe f9fe 	bl	8000b6c <__aeabi_i2d>
 8002770:	0003      	movs	r3, r0
 8002772:	000c      	movs	r4, r1
 8002774:	0018      	movs	r0, r3
 8002776:	0021      	movs	r1, r4
 8002778:	f7ff ffc0 	bl	80026fc <myABS>
 800277c:	0003      	movs	r3, r0
 800277e:	000c      	movs	r4, r1
 8002780:	0018      	movs	r0, r3
 8002782:	0021      	movs	r1, r4
 8002784:	f7fd fd8a 	bl	800029c <__aeabi_d2uiz>
 8002788:	0003      	movs	r3, r0
 800278a:	b2d9      	uxtb	r1, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2294      	movs	r2, #148	; 0x94
 8002790:	5499      	strb	r1, [r3, r2]

	if(motor->dutyCycle < MIN_DUTYCYCLE){
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2294      	movs	r2, #148	; 0x94
 8002796:	5c9b      	ldrb	r3, [r3, r2]
 8002798:	2bae      	cmp	r3, #174	; 0xae
 800279a:	d900      	bls.n	800279e <atualizarEixo+0x6a>
 800279c:	e07d      	b.n	800289a <atualizarEixo+0x166>
		motor->dutyCycle = MIN_DUTYCYCLE;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2294      	movs	r2, #148	; 0x94
 80027a2:	21af      	movs	r1, #175	; 0xaf
 80027a4:	5499      	strb	r1, [r3, r2]
	}else if(motor->dutyCycle > MAX_DUTYCYCLE){
		motor->dutyCycle = MAX_DUTYCYCLE;
	}

	//Verificar se  necesserio adicionar um loop para uma margem de erro
	while (myABS(motor->actualPoint - motor->setPoint) > 5 ){
 80027a6:	e078      	b.n	800289a <atualizarEixo+0x166>
		if(motor->actualPoint > motor->setPoint){
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	889b      	ldrh	r3, [r3, #4]
 80027ac:	001a      	movs	r2, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	dd28      	ble.n	8002808 <atualizarEixo+0xd4>
			// Ativa o motor para a esquerda at chegar na posio correta
			while(motor->actualPoint > motor->setPoint){
 80027b6:	e01f      	b.n	80027f8 <atualizarEixo+0xc4>
				__HAL_TIM_SET_COMPARE(&motor->timer_left, motor->channel_left, 255);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	3334      	adds	r3, #52	; 0x34
 80027be:	001a      	movs	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2190      	movs	r1, #144	; 0x90
 80027c4:	5a5b      	ldrh	r3, [r3, r1]
 80027c6:	089b      	lsrs	r3, r3, #2
 80027c8:	b29b      	uxth	r3, r3
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	18d3      	adds	r3, r2, r3
 80027ce:	22ff      	movs	r2, #255	; 0xff
 80027d0:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&motor->timer_right, motor->channel_right, 0);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027d6:	3334      	adds	r3, #52	; 0x34
 80027d8:	001a      	movs	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2192      	movs	r1, #146	; 0x92
 80027de:	5a5b      	ldrh	r3, [r3, r1]
 80027e0:	089b      	lsrs	r3, r3, #2
 80027e2:	b29b      	uxth	r3, r3
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	18d3      	adds	r3, r2, r3
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
				motor->actualPoint = __HAL_TIM_GET_COUNTER(&htim3);
 80027ec:	4b3f      	ldr	r3, [pc, #252]	; (80028ec <atualizarEixo+0x1b8>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	809a      	strh	r2, [r3, #4]
			while(motor->actualPoint > motor->setPoint){
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	889b      	ldrh	r3, [r3, #4]
 80027fc:	001a      	movs	r2, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	429a      	cmp	r2, r3
 8002804:	dcd8      	bgt.n	80027b8 <atualizarEixo+0x84>
 8002806:	e02e      	b.n	8002866 <atualizarEixo+0x132>
			}

		}else if(motor->actualPoint < motor->setPoint){
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	889b      	ldrh	r3, [r3, #4]
 800280c:	001a      	movs	r2, r3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	429a      	cmp	r2, r3
 8002814:	da27      	bge.n	8002866 <atualizarEixo+0x132>
			// Ativa o motor para a direita at chegar na posio correta
			while(motor->actualPoint < motor->setPoint){
 8002816:	e01f      	b.n	8002858 <atualizarEixo+0x124>
				__HAL_TIM_SET_COMPARE(&motor->timer_left, motor->channel_left, 0);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	691b      	ldr	r3, [r3, #16]
 800281c:	3334      	adds	r3, #52	; 0x34
 800281e:	001a      	movs	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2190      	movs	r1, #144	; 0x90
 8002824:	5a5b      	ldrh	r3, [r3, r1]
 8002826:	089b      	lsrs	r3, r3, #2
 8002828:	b29b      	uxth	r3, r3
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	18d3      	adds	r3, r2, r3
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&motor->timer_right, motor->channel_right, 255);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002836:	3334      	adds	r3, #52	; 0x34
 8002838:	001a      	movs	r2, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2192      	movs	r1, #146	; 0x92
 800283e:	5a5b      	ldrh	r3, [r3, r1]
 8002840:	089b      	lsrs	r3, r3, #2
 8002842:	b29b      	uxth	r3, r3
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	18d3      	adds	r3, r2, r3
 8002848:	22ff      	movs	r2, #255	; 0xff
 800284a:	601a      	str	r2, [r3, #0]
				motor->actualPoint = __HAL_TIM_GET_COUNTER(&htim3);
 800284c:	4b27      	ldr	r3, [pc, #156]	; (80028ec <atualizarEixo+0x1b8>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002852:	b29a      	uxth	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	809a      	strh	r2, [r3, #4]
			while(motor->actualPoint < motor->setPoint){
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	889b      	ldrh	r3, [r3, #4]
 800285c:	001a      	movs	r2, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	429a      	cmp	r2, r3
 8002864:	dbd8      	blt.n	8002818 <atualizarEixo+0xe4>
			}
		}

		// Desliga o motor pras duas direes
		__HAL_TIM_SET_COMPARE(&motor->timer_left, motor->channel_left, 0);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	3334      	adds	r3, #52	; 0x34
 800286c:	001a      	movs	r2, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2190      	movs	r1, #144	; 0x90
 8002872:	5a5b      	ldrh	r3, [r3, r1]
 8002874:	089b      	lsrs	r3, r3, #2
 8002876:	b29b      	uxth	r3, r3
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	18d3      	adds	r3, r2, r3
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&motor->timer_right, motor->channel_right, 0);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002884:	3334      	adds	r3, #52	; 0x34
 8002886:	001a      	movs	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2192      	movs	r1, #146	; 0x92
 800288c:	5a5b      	ldrh	r3, [r3, r1]
 800288e:	089b      	lsrs	r3, r3, #2
 8002890:	b29b      	uxth	r3, r3
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	18d3      	adds	r3, r2, r3
 8002896:	2200      	movs	r2, #0
 8002898:	601a      	str	r2, [r3, #0]
	while (myABS(motor->actualPoint - motor->setPoint) > 5 ){
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	889b      	ldrh	r3, [r3, #4]
 800289e:	001a      	movs	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	0018      	movs	r0, r3
 80028a8:	f7fe f960 	bl	8000b6c <__aeabi_i2d>
 80028ac:	0003      	movs	r3, r0
 80028ae:	000c      	movs	r4, r1
 80028b0:	0018      	movs	r0, r3
 80028b2:	0021      	movs	r1, r4
 80028b4:	f7ff ff22 	bl	80026fc <myABS>
 80028b8:	2200      	movs	r2, #0
 80028ba:	4b0d      	ldr	r3, [pc, #52]	; (80028f0 <atualizarEixo+0x1bc>)
 80028bc:	f7fd fcda 	bl	8000274 <__aeabi_dcmpgt>
 80028c0:	1e03      	subs	r3, r0, #0
 80028c2:	d000      	beq.n	80028c6 <atualizarEixo+0x192>
 80028c4:	e770      	b.n	80027a8 <atualizarEixo+0x74>

	}

	//Desliga o encoder
	HAL_GPIO_WritePin(motor->encoder_CE_port, motor->encoder_CE_pin, GPIO_PIN_RESET);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6898      	ldr	r0, [r3, #8]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	899b      	ldrh	r3, [r3, #12]
 80028ce:	2200      	movs	r2, #0
 80028d0:	0019      	movs	r1, r3
 80028d2:	f7fe fca2 	bl	800121a <HAL_GPIO_WritePin>

	//Atualiza posio atual
	motor->actualPoint = __HAL_TIM_GET_COUNTER(&htim3);
 80028d6:	4b05      	ldr	r3, [pc, #20]	; (80028ec <atualizarEixo+0x1b8>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028dc:	b29a      	uxth	r2, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	809a      	strh	r2, [r3, #4]

	return ;
 80028e2:	46c0      	nop			; (mov r8, r8)

}
 80028e4:	46bd      	mov	sp, r7
 80028e6:	b003      	add	sp, #12
 80028e8:	bd90      	pop	{r4, r7, pc}
 80028ea:	46c0      	nop			; (mov r8, r8)
 80028ec:	200001bc 	.word	0x200001bc
 80028f0:	40140000 	.word	0x40140000

080028f4 <motorSimpleBegin>:

void motorSimpleBegin(MotorControl_Simple_t* motor, GPIO_TypeDef* a_port, uint16_t a_pin, GPIO_TypeDef* b_port, uint16_t b_pin){
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	60b9      	str	r1, [r7, #8]
 80028fe:	603b      	str	r3, [r7, #0]
 8002900:	1dbb      	adds	r3, r7, #6
 8002902:	801a      	strh	r2, [r3, #0]
	motor->A_PORT = a_port;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	68ba      	ldr	r2, [r7, #8]
 8002908:	601a      	str	r2, [r3, #0]
	motor->A_PIN = a_pin;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	1dba      	adds	r2, r7, #6
 800290e:	8812      	ldrh	r2, [r2, #0]
 8002910:	809a      	strh	r2, [r3, #4]

	motor->B_PORT = b_port;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	683a      	ldr	r2, [r7, #0]
 8002916:	609a      	str	r2, [r3, #8]
	motor->B_PIN = b_pin;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2218      	movs	r2, #24
 800291c:	18ba      	adds	r2, r7, r2
 800291e:	8812      	ldrh	r2, [r2, #0]
 8002920:	819a      	strh	r2, [r3, #12]
}
 8002922:	46c0      	nop			; (mov r8, r8)
 8002924:	46bd      	mov	sp, r7
 8002926:	b004      	add	sp, #16
 8002928:	bd80      	pop	{r7, pc}
	...

0800292c <ps2interrupt>:



// The ISR for the external interrupt
void ps2interrupt(Keyboard_TypeDef* keyboard)
{
 800292c:	b590      	push	{r4, r7, lr}
 800292e:	b087      	sub	sp, #28
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
	static uint8_t incoming=0;
	static uint32_t prev_ms=0;
	uint32_t now_ms;
	uint8_t n, val;

	val = HAL_GPIO_ReadPin(keyboard->DataPort, keyboard->DataPin); 
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	222f      	movs	r2, #47	; 0x2f
 800293c:	5c9b      	ldrb	r3, [r3, r2]
 800293e:	b29b      	uxth	r3, r3
 8002940:	2216      	movs	r2, #22
 8002942:	18bc      	adds	r4, r7, r2
 8002944:	0019      	movs	r1, r3
 8002946:	f7fe fc4b 	bl	80011e0 <HAL_GPIO_ReadPin>
 800294a:	0003      	movs	r3, r0
 800294c:	7023      	strb	r3, [r4, #0]
	now_ms = HAL_GetTick() ;
 800294e:	f7fe f9a9 	bl	8000ca4 <HAL_GetTick>
 8002952:	0003      	movs	r3, r0
 8002954:	613b      	str	r3, [r7, #16]
	if (now_ms - prev_ms > 250) {
 8002956:	4b33      	ldr	r3, [pc, #204]	; (8002a24 <ps2interrupt+0xf8>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	693a      	ldr	r2, [r7, #16]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2bfa      	cmp	r3, #250	; 0xfa
 8002960:	d905      	bls.n	800296e <ps2interrupt+0x42>
		bitcount = 0;
 8002962:	4b31      	ldr	r3, [pc, #196]	; (8002a28 <ps2interrupt+0xfc>)
 8002964:	2200      	movs	r2, #0
 8002966:	701a      	strb	r2, [r3, #0]
		incoming = 0;
 8002968:	4b30      	ldr	r3, [pc, #192]	; (8002a2c <ps2interrupt+0x100>)
 800296a:	2200      	movs	r2, #0
 800296c:	701a      	strb	r2, [r3, #0]
	}
	prev_ms = now_ms;
 800296e:	4b2d      	ldr	r3, [pc, #180]	; (8002a24 <ps2interrupt+0xf8>)
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	601a      	str	r2, [r3, #0]
	n = bitcount - 1;
 8002974:	4b2c      	ldr	r3, [pc, #176]	; (8002a28 <ps2interrupt+0xfc>)
 8002976:	781a      	ldrb	r2, [r3, #0]
 8002978:	230f      	movs	r3, #15
 800297a:	18fb      	adds	r3, r7, r3
 800297c:	3a01      	subs	r2, #1
 800297e:	701a      	strb	r2, [r3, #0]
	if (n <= 7) {
 8002980:	230f      	movs	r3, #15
 8002982:	18fb      	adds	r3, r7, r3
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b07      	cmp	r3, #7
 8002988:	d810      	bhi.n	80029ac <ps2interrupt+0x80>
		incoming |= (val << n);
 800298a:	2316      	movs	r3, #22
 800298c:	18fb      	adds	r3, r7, r3
 800298e:	781a      	ldrb	r2, [r3, #0]
 8002990:	230f      	movs	r3, #15
 8002992:	18fb      	adds	r3, r7, r3
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	409a      	lsls	r2, r3
 8002998:	0013      	movs	r3, r2
 800299a:	b25a      	sxtb	r2, r3
 800299c:	4b23      	ldr	r3, [pc, #140]	; (8002a2c <ps2interrupt+0x100>)
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	b25b      	sxtb	r3, r3
 80029a2:	4313      	orrs	r3, r2
 80029a4:	b25b      	sxtb	r3, r3
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	4b20      	ldr	r3, [pc, #128]	; (8002a2c <ps2interrupt+0x100>)
 80029aa:	701a      	strb	r2, [r3, #0]
	}
	bitcount++;
 80029ac:	4b1e      	ldr	r3, [pc, #120]	; (8002a28 <ps2interrupt+0xfc>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	3301      	adds	r3, #1
 80029b2:	b2da      	uxtb	r2, r3
 80029b4:	4b1c      	ldr	r3, [pc, #112]	; (8002a28 <ps2interrupt+0xfc>)
 80029b6:	701a      	strb	r2, [r3, #0]
	if (bitcount == 11) {
 80029b8:	4b1b      	ldr	r3, [pc, #108]	; (8002a28 <ps2interrupt+0xfc>)
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	2b0b      	cmp	r3, #11
 80029be:	d12c      	bne.n	8002a1a <ps2interrupt+0xee>
		uint8_t i = keyboard->head + 1;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	222d      	movs	r2, #45	; 0x2d
 80029c4:	5c9b      	ldrb	r3, [r3, r2]
 80029c6:	b2da      	uxtb	r2, r3
 80029c8:	2317      	movs	r3, #23
 80029ca:	18fb      	adds	r3, r7, r3
 80029cc:	3201      	adds	r2, #1
 80029ce:	701a      	strb	r2, [r3, #0]
		if (i >= BUFFER_SIZE) i = 0;
 80029d0:	2317      	movs	r3, #23
 80029d2:	18fb      	adds	r3, r7, r3
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	2b2c      	cmp	r3, #44	; 0x2c
 80029d8:	d903      	bls.n	80029e2 <ps2interrupt+0xb6>
 80029da:	2317      	movs	r3, #23
 80029dc:	18fb      	adds	r3, r7, r3
 80029de:	2200      	movs	r2, #0
 80029e0:	701a      	strb	r2, [r3, #0]
		if (i != keyboard->tail) {
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	222e      	movs	r2, #46	; 0x2e
 80029e6:	5c9b      	ldrb	r3, [r3, r2]
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2217      	movs	r2, #23
 80029ec:	18ba      	adds	r2, r7, r2
 80029ee:	7812      	ldrb	r2, [r2, #0]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d00c      	beq.n	8002a0e <ps2interrupt+0xe2>
			keyboard->buffer[i] = incoming;
 80029f4:	2317      	movs	r3, #23
 80029f6:	18fb      	adds	r3, r7, r3
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	4a0c      	ldr	r2, [pc, #48]	; (8002a2c <ps2interrupt+0x100>)
 80029fc:	7811      	ldrb	r1, [r2, #0]
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	54d1      	strb	r1, [r2, r3]
			keyboard->head = i;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2217      	movs	r2, #23
 8002a06:	18ba      	adds	r2, r7, r2
 8002a08:	212d      	movs	r1, #45	; 0x2d
 8002a0a:	7812      	ldrb	r2, [r2, #0]
 8002a0c:	545a      	strb	r2, [r3, r1]
		}
		bitcount = 0;
 8002a0e:	4b06      	ldr	r3, [pc, #24]	; (8002a28 <ps2interrupt+0xfc>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	701a      	strb	r2, [r3, #0]
		incoming = 0;
 8002a14:	4b05      	ldr	r3, [pc, #20]	; (8002a2c <ps2interrupt+0x100>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	701a      	strb	r2, [r3, #0]
	}
}
 8002a1a:	46c0      	nop			; (mov r8, r8)
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	b007      	add	sp, #28
 8002a20:	bd90      	pop	{r4, r7, pc}
 8002a22:	46c0      	nop			; (mov r8, r8)
 8002a24:	20000020 	.word	0x20000020
 8002a28:	20000024 	.word	0x20000024
 8002a2c:	20000025 	.word	0x20000025

08002a30 <keyboardBegin>:


/* PIN CONFIGURATION: both DataPin and IQRPin must be iniciatized with PULLUP configuration
*/

void keyboardBegin(Keyboard_TypeDef* keyboard, GPIO_TypeDef* data_port, uint8_t data_pin, GPIO_TypeDef* iqr_port, uint8_t iqr_pin) {
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	603b      	str	r3, [r7, #0]
 8002a3c:	1dfb      	adds	r3, r7, #7
 8002a3e:	701a      	strb	r2, [r3, #0]

  keyboard->DataPort = data_port;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	68ba      	ldr	r2, [r7, #8]
 8002a44:	631a      	str	r2, [r3, #48]	; 0x30
  keyboard->DataPin = data_pin;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	1dfa      	adds	r2, r7, #7
 8002a4a:	212f      	movs	r1, #47	; 0x2f
 8002a4c:	7812      	ldrb	r2, [r2, #0]
 8002a4e:	545a      	strb	r2, [r3, r1]

  keyboard->IQRPort = iqr_port;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	639a      	str	r2, [r3, #56]	; 0x38
  keyboard->IQRPin = iqr_pin;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2218      	movs	r2, #24
 8002a5a:	18ba      	adds	r2, r7, r2
 8002a5c:	2134      	movs	r1, #52	; 0x34
 8002a5e:	7812      	ldrb	r2, [r2, #0]
 8002a60:	545a      	strb	r2, [r3, r1]

  keyboard->keymap = &PS2Keymap_US;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	4a0a      	ldr	r2, [pc, #40]	; (8002a90 <keyboardBegin+0x60>)
 8002a66:	641a      	str	r2, [r3, #64]	; 0x40

  keyboard->head = 0;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	222d      	movs	r2, #45	; 0x2d
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	5499      	strb	r1, [r3, r2]
  keyboard->tail = 0;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	222e      	movs	r2, #46	; 0x2e
 8002a74:	2100      	movs	r1, #0
 8002a76:	5499      	strb	r1, [r3, r2]
  keyboard->CharBuffer = 0;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	223c      	movs	r2, #60	; 0x3c
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	5499      	strb	r1, [r3, r2]
  keyboard->UTF8next = 0;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	223d      	movs	r2, #61	; 0x3d
 8002a84:	2100      	movs	r1, #0
 8002a86:	5499      	strb	r1, [r3, r2]

}
 8002a88:	46c0      	nop			; (mov r8, r8)
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	b004      	add	sp, #16
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	0800338c 	.word	0x0800338c

08002a94 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b088      	sub	sp, #32
 8002a98:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a9a:	4b46      	ldr	r3, [pc, #280]	; (8002bb4 <MX_GPIO_Init+0x120>)
 8002a9c:	4a45      	ldr	r2, [pc, #276]	; (8002bb4 <MX_GPIO_Init+0x120>)
 8002a9e:	6952      	ldr	r2, [r2, #20]
 8002aa0:	2180      	movs	r1, #128	; 0x80
 8002aa2:	03c9      	lsls	r1, r1, #15
 8002aa4:	430a      	orrs	r2, r1
 8002aa6:	615a      	str	r2, [r3, #20]
 8002aa8:	4b42      	ldr	r3, [pc, #264]	; (8002bb4 <MX_GPIO_Init+0x120>)
 8002aaa:	695a      	ldr	r2, [r3, #20]
 8002aac:	2380      	movs	r3, #128	; 0x80
 8002aae:	03db      	lsls	r3, r3, #15
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	60bb      	str	r3, [r7, #8]
 8002ab4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ab6:	4b3f      	ldr	r3, [pc, #252]	; (8002bb4 <MX_GPIO_Init+0x120>)
 8002ab8:	4a3e      	ldr	r2, [pc, #248]	; (8002bb4 <MX_GPIO_Init+0x120>)
 8002aba:	6952      	ldr	r2, [r2, #20]
 8002abc:	2180      	movs	r1, #128	; 0x80
 8002abe:	0289      	lsls	r1, r1, #10
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	615a      	str	r2, [r3, #20]
 8002ac4:	4b3b      	ldr	r3, [pc, #236]	; (8002bb4 <MX_GPIO_Init+0x120>)
 8002ac6:	695a      	ldr	r2, [r3, #20]
 8002ac8:	2380      	movs	r3, #128	; 0x80
 8002aca:	029b      	lsls	r3, r3, #10
 8002acc:	4013      	ands	r3, r2
 8002ace:	607b      	str	r3, [r7, #4]
 8002ad0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, ENCODER_1_CE_Pin|ENCODER_2_CE_Pin, GPIO_PIN_RESET);
 8002ad2:	4b39      	ldr	r3, [pc, #228]	; (8002bb8 <MX_GPIO_Init+0x124>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	2103      	movs	r1, #3
 8002ad8:	0018      	movs	r0, r3
 8002ada:	f7fe fb9e 	bl	800121a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Motor_Z_B_GPIO_Port, Motor_Z_B_Pin, GPIO_PIN_RESET);
 8002ade:	2390      	movs	r3, #144	; 0x90
 8002ae0:	05db      	lsls	r3, r3, #23
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	2108      	movs	r1, #8
 8002ae6:	0018      	movs	r0, r3
 8002ae8:	f7fe fb97 	bl	800121a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = ENCODER_1_CE_Pin|ENCODER_2_CE_Pin;
 8002aec:	230c      	movs	r3, #12
 8002aee:	18fb      	adds	r3, r7, r3
 8002af0:	2203      	movs	r2, #3
 8002af2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002af4:	230c      	movs	r3, #12
 8002af6:	18fb      	adds	r3, r7, r3
 8002af8:	2201      	movs	r2, #1
 8002afa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002afc:	230c      	movs	r3, #12
 8002afe:	18fb      	adds	r3, r7, r3
 8002b00:	2200      	movs	r2, #0
 8002b02:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b04:	230c      	movs	r3, #12
 8002b06:	18fb      	adds	r3, r7, r3
 8002b08:	2200      	movs	r2, #0
 8002b0a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002b0c:	230c      	movs	r3, #12
 8002b0e:	18fb      	adds	r3, r7, r3
 8002b10:	4a29      	ldr	r2, [pc, #164]	; (8002bb8 <MX_GPIO_Init+0x124>)
 8002b12:	0019      	movs	r1, r3
 8002b14:	0010      	movs	r0, r2
 8002b16:	f7fe f9ef 	bl	8000ef8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK___Keyboard_Pin;
 8002b1a:	230c      	movs	r3, #12
 8002b1c:	18fb      	adds	r3, r7, r3
 8002b1e:	2201      	movs	r2, #1
 8002b20:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b22:	230c      	movs	r3, #12
 8002b24:	18fb      	adds	r3, r7, r3
 8002b26:	4a25      	ldr	r2, [pc, #148]	; (8002bbc <MX_GPIO_Init+0x128>)
 8002b28:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2a:	230c      	movs	r3, #12
 8002b2c:	18fb      	adds	r3, r7, r3
 8002b2e:	2200      	movs	r2, #0
 8002b30:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CLK___Keyboard_GPIO_Port, &GPIO_InitStruct);
 8002b32:	230c      	movs	r3, #12
 8002b34:	18fa      	adds	r2, r7, r3
 8002b36:	2390      	movs	r3, #144	; 0x90
 8002b38:	05db      	lsls	r3, r3, #23
 8002b3a:	0011      	movs	r1, r2
 8002b3c:	0018      	movs	r0, r3
 8002b3e:	f7fe f9db 	bl	8000ef8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DATA___Keyboard_Pin|Motor_Z_A_Pin;
 8002b42:	230c      	movs	r3, #12
 8002b44:	18fb      	adds	r3, r7, r3
 8002b46:	2206      	movs	r2, #6
 8002b48:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b4a:	230c      	movs	r3, #12
 8002b4c:	18fb      	adds	r3, r7, r3
 8002b4e:	2200      	movs	r2, #0
 8002b50:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b52:	230c      	movs	r3, #12
 8002b54:	18fb      	adds	r3, r7, r3
 8002b56:	2200      	movs	r2, #0
 8002b58:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b5a:	230c      	movs	r3, #12
 8002b5c:	18fa      	adds	r2, r7, r3
 8002b5e:	2390      	movs	r3, #144	; 0x90
 8002b60:	05db      	lsls	r3, r3, #23
 8002b62:	0011      	movs	r1, r2
 8002b64:	0018      	movs	r0, r3
 8002b66:	f7fe f9c7 	bl	8000ef8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Motor_Z_B_Pin;
 8002b6a:	230c      	movs	r3, #12
 8002b6c:	18fb      	adds	r3, r7, r3
 8002b6e:	2208      	movs	r2, #8
 8002b70:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b72:	230c      	movs	r3, #12
 8002b74:	18fb      	adds	r3, r7, r3
 8002b76:	2201      	movs	r2, #1
 8002b78:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7a:	230c      	movs	r3, #12
 8002b7c:	18fb      	adds	r3, r7, r3
 8002b7e:	2200      	movs	r2, #0
 8002b80:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b82:	230c      	movs	r3, #12
 8002b84:	18fb      	adds	r3, r7, r3
 8002b86:	2200      	movs	r2, #0
 8002b88:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Motor_Z_B_GPIO_Port, &GPIO_InitStruct);
 8002b8a:	230c      	movs	r3, #12
 8002b8c:	18fa      	adds	r2, r7, r3
 8002b8e:	2390      	movs	r3, #144	; 0x90
 8002b90:	05db      	lsls	r3, r3, #23
 8002b92:	0011      	movs	r1, r2
 8002b94:	0018      	movs	r0, r3
 8002b96:	f7fe f9af 	bl	8000ef8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	2005      	movs	r0, #5
 8002ba0:	f7fe f950 	bl	8000e44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8002ba4:	2005      	movs	r0, #5
 8002ba6:	f7fe f963 	bl	8000e70 <HAL_NVIC_EnableIRQ>

}
 8002baa:	46c0      	nop			; (mov r8, r8)
 8002bac:	46bd      	mov	sp, r7
 8002bae:	b008      	add	sp, #32
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	46c0      	nop			; (mov r8, r8)
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	48001400 	.word	0x48001400
 8002bbc:	10110000 	.word	0x10110000

08002bc0 <interruption>:
/* Private function prototypes -----------------------------------------------*/
void interruption();
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void interruption(){
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
	ps2interrupt(&keyboard);
 8002bc4:	4b03      	ldr	r3, [pc, #12]	; (8002bd4 <interruption+0x14>)
 8002bc6:	0018      	movs	r0, r3
 8002bc8:	f7ff feb0 	bl	800292c <ps2interrupt>
}
 8002bcc:	46c0      	nop			; (mov r8, r8)
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	46c0      	nop			; (mov r8, r8)
 8002bd4:	2000002c 	.word	0x2000002c

08002bd8 <main>:
 * @brief  The application entry point.
 *
 * @retval None
 */
int main(void)
{
 8002bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bda:	b0a3      	sub	sp, #140	; 0x8c
 8002bdc:	af22      	add	r7, sp, #136	; 0x88
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002bde:	f7fe f825 	bl	8000c2c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002be2:	f000 f871 	bl	8002cc8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002be6:	f7ff ff55 	bl	8002a94 <MX_GPIO_Init>
	MX_TIM3_Init();
 8002bea:	f000 fa0f 	bl	800300c <MX_TIM3_Init>
	MX_TIM1_Init();
 8002bee:	f000 f96b 	bl	8002ec8 <MX_TIM1_Init>
	MX_TIM14_Init();
 8002bf2:	f000 fa71 	bl	80030d8 <MX_TIM14_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8002bf6:	4b2d      	ldr	r3, [pc, #180]	; (8002cac <main+0xd4>)
 8002bf8:	2118      	movs	r1, #24
 8002bfa:	0018      	movs	r0, r3
 8002bfc:	f7ff f8c0 	bl	8001d80 <HAL_TIM_Encoder_Start>

	motorBegin(&motorX, ENCODER_1_CE_GPIO_Port, ENCODER_1_CE_Pin, htim1, htim1, TIM_CHANNEL_2,  TIM_CHANNEL_3);
 8002c00:	4c2b      	ldr	r4, [pc, #172]	; (8002cb0 <main+0xd8>)
 8002c02:	4e2c      	ldr	r6, [pc, #176]	; (8002cb4 <main+0xdc>)
 8002c04:	4d2c      	ldr	r5, [pc, #176]	; (8002cb8 <main+0xe0>)
 8002c06:	2308      	movs	r3, #8
 8002c08:	9320      	str	r3, [sp, #128]	; 0x80
 8002c0a:	2304      	movs	r3, #4
 8002c0c:	931f      	str	r3, [sp, #124]	; 0x7c
 8002c0e:	4a28      	ldr	r2, [pc, #160]	; (8002cb0 <main+0xd8>)
 8002c10:	233c      	movs	r3, #60	; 0x3c
 8002c12:	446b      	add	r3, sp
 8002c14:	0018      	movs	r0, r3
 8002c16:	0011      	movs	r1, r2
 8002c18:	2340      	movs	r3, #64	; 0x40
 8002c1a:	001a      	movs	r2, r3
 8002c1c:	f000 fb78 	bl	8003310 <memcpy>
 8002c20:	466b      	mov	r3, sp
 8002c22:	0018      	movs	r0, r3
 8002c24:	1d23      	adds	r3, r4, #4
 8002c26:	223c      	movs	r2, #60	; 0x3c
 8002c28:	0019      	movs	r1, r3
 8002c2a:	f000 fb71 	bl	8003310 <memcpy>
 8002c2e:	6823      	ldr	r3, [r4, #0]
 8002c30:	2201      	movs	r2, #1
 8002c32:	0031      	movs	r1, r6
 8002c34:	0028      	movs	r0, r5
 8002c36:	f7ff fccb 	bl	80025d0 <motorBegin>
	//motorBegin(&motorY, ENCODER_2_CE_GPIO_Port, ENCODER_2_CE_Pin, htim1, htim1, TIM_CHANNEL_2,  TIM_CHANNEL_3);

	motorSimpleBegin(&motorZ, Motor_Z_A_GPIO_Port, Motor_Z_A_Pin, Motor_Z_B_GPIO_Port, Motor_Z_B_Pin);
 8002c3a:	2390      	movs	r3, #144	; 0x90
 8002c3c:	05da      	lsls	r2, r3, #23
 8002c3e:	2390      	movs	r3, #144	; 0x90
 8002c40:	05d9      	lsls	r1, r3, #23
 8002c42:	481e      	ldr	r0, [pc, #120]	; (8002cbc <main+0xe4>)
 8002c44:	2308      	movs	r3, #8
 8002c46:	9300      	str	r3, [sp, #0]
 8002c48:	0013      	movs	r3, r2
 8002c4a:	2204      	movs	r2, #4
 8002c4c:	f7ff fe52 	bl	80028f4 <motorSimpleBegin>

	keyboardBegin(&keyboard, PS2_DATA_PORT, PS2_DATA_PIN, PS2_IQR_PORT, PS2_IQR_PIN);
 8002c50:	2390      	movs	r3, #144	; 0x90
 8002c52:	05da      	lsls	r2, r3, #23
 8002c54:	2390      	movs	r3, #144	; 0x90
 8002c56:	05d9      	lsls	r1, r3, #23
 8002c58:	4819      	ldr	r0, [pc, #100]	; (8002cc0 <main+0xe8>)
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	9300      	str	r3, [sp, #0]
 8002c5e:	0013      	movs	r3, r2
 8002c60:	2202      	movs	r2, #2
 8002c62:	f7ff fee5 	bl	8002a30 <keyboardBegin>

	memset(buffer_braille, 0, sizeof(buffer_braille));
 8002c66:	4b17      	ldr	r3, [pc, #92]	; (8002cc4 <main+0xec>)
 8002c68:	2204      	movs	r2, #4
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	f000 fb58 	bl	8003322 <memset>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		atualizarEixo(&motorX, motorX.setPoint + 120);
 8002c72:	4b11      	ldr	r3, [pc, #68]	; (8002cb8 <main+0xe0>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	3378      	adds	r3, #120	; 0x78
 8002c78:	001a      	movs	r2, r3
 8002c7a:	4b0f      	ldr	r3, [pc, #60]	; (8002cb8 <main+0xe0>)
 8002c7c:	0011      	movs	r1, r2
 8002c7e:	0018      	movs	r0, r3
 8002c80:	f7ff fd58 	bl	8002734 <atualizarEixo>
		HAL_Delay(1000);
 8002c84:	23fa      	movs	r3, #250	; 0xfa
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	0018      	movs	r0, r3
 8002c8a:	f7fe f815 	bl	8000cb8 <HAL_Delay>
		atualizarEixo(&motorX, motorX.setPoint - 120);
 8002c8e:	4b0a      	ldr	r3, [pc, #40]	; (8002cb8 <main+0xe0>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	3b78      	subs	r3, #120	; 0x78
 8002c94:	001a      	movs	r2, r3
 8002c96:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <main+0xe0>)
 8002c98:	0011      	movs	r1, r2
 8002c9a:	0018      	movs	r0, r3
 8002c9c:	f7ff fd4a 	bl	8002734 <atualizarEixo>
		HAL_Delay(1000);
 8002ca0:	23fa      	movs	r3, #250	; 0xfa
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f7fe f807 	bl	8000cb8 <HAL_Delay>
		atualizarEixo(&motorX, motorX.setPoint + 120);
 8002caa:	e7e2      	b.n	8002c72 <main+0x9a>
 8002cac:	200001bc 	.word	0x200001bc
 8002cb0:	200001fc 	.word	0x200001fc
 8002cb4:	48001400 	.word	0x48001400
 8002cb8:	20000088 	.word	0x20000088
 8002cbc:	20000078 	.word	0x20000078
 8002cc0:	2000002c 	.word	0x2000002c
 8002cc4:	20000120 	.word	0x20000120

08002cc8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b090      	sub	sp, #64	; 0x40
 8002ccc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002cce:	2310      	movs	r3, #16
 8002cd0:	18fb      	adds	r3, r7, r3
 8002cd2:	2202      	movs	r2, #2
 8002cd4:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cd6:	2310      	movs	r3, #16
 8002cd8:	18fb      	adds	r3, r7, r3
 8002cda:	2201      	movs	r2, #1
 8002cdc:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = 16;
 8002cde:	2310      	movs	r3, #16
 8002ce0:	18fb      	adds	r3, r7, r3
 8002ce2:	2210      	movs	r2, #16
 8002ce4:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002ce6:	2310      	movs	r3, #16
 8002ce8:	18fb      	adds	r3, r7, r3
 8002cea:	2200      	movs	r2, #0
 8002cec:	621a      	str	r2, [r3, #32]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cee:	2310      	movs	r3, #16
 8002cf0:	18fb      	adds	r3, r7, r3
 8002cf2:	0018      	movs	r0, r3
 8002cf4:	f7fe fad4 	bl	80012a0 <HAL_RCC_OscConfig>
 8002cf8:	1e03      	subs	r3, r0, #0
 8002cfa:	d006      	beq.n	8002d0a <SystemClock_Config+0x42>
	{
		_Error_Handler(__FILE__, __LINE__);
 8002cfc:	2382      	movs	r3, #130	; 0x82
 8002cfe:	005a      	lsls	r2, r3, #1
 8002d00:	4b1c      	ldr	r3, [pc, #112]	; (8002d74 <SystemClock_Config+0xac>)
 8002d02:	0011      	movs	r1, r2
 8002d04:	0018      	movs	r0, r3
 8002d06:	f000 f837 	bl	8002d78 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d0a:	003b      	movs	r3, r7
 8002d0c:	2207      	movs	r2, #7
 8002d0e:	601a      	str	r2, [r3, #0]
			|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002d10:	003b      	movs	r3, r7
 8002d12:	2200      	movs	r2, #0
 8002d14:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d16:	003b      	movs	r3, r7
 8002d18:	2200      	movs	r2, #0
 8002d1a:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d1c:	003b      	movs	r3, r7
 8002d1e:	2200      	movs	r2, #0
 8002d20:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002d22:	003b      	movs	r3, r7
 8002d24:	2100      	movs	r1, #0
 8002d26:	0018      	movs	r0, r3
 8002d28:	f7fe fdae 	bl	8001888 <HAL_RCC_ClockConfig>
 8002d2c:	1e03      	subs	r3, r0, #0
 8002d2e:	d007      	beq.n	8002d40 <SystemClock_Config+0x78>
	{
		_Error_Handler(__FILE__, __LINE__);
 8002d30:	2312      	movs	r3, #18
 8002d32:	33ff      	adds	r3, #255	; 0xff
 8002d34:	001a      	movs	r2, r3
 8002d36:	4b0f      	ldr	r3, [pc, #60]	; (8002d74 <SystemClock_Config+0xac>)
 8002d38:	0011      	movs	r1, r2
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	f000 f81c 	bl	8002d78 <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002d40:	f7fe fee8 	bl	8001b14 <HAL_RCC_GetHCLKFreq>
 8002d44:	0002      	movs	r2, r0
 8002d46:	23fa      	movs	r3, #250	; 0xfa
 8002d48:	0099      	lsls	r1, r3, #2
 8002d4a:	0010      	movs	r0, r2
 8002d4c:	f7fd f9dc 	bl	8000108 <__udivsi3>
 8002d50:	0003      	movs	r3, r0
 8002d52:	0018      	movs	r0, r3
 8002d54:	f7fe f89c 	bl	8000e90 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002d58:	2004      	movs	r0, #4
 8002d5a:	f7fe f8a7 	bl	8000eac <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002d5e:	2301      	movs	r3, #1
 8002d60:	425b      	negs	r3, r3
 8002d62:	2200      	movs	r2, #0
 8002d64:	2100      	movs	r1, #0
 8002d66:	0018      	movs	r0, r3
 8002d68:	f7fe f86c 	bl	8000e44 <HAL_NVIC_SetPriority>
}
 8002d6c:	46c0      	nop			; (mov r8, r8)
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b010      	add	sp, #64	; 0x40
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	0800336c 	.word	0x0800336c

08002d78 <_Error_Handler>:
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while(1)
 8002d82:	e7fe      	b.n	8002d82 <_Error_Handler+0xa>

08002d84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d8a:	4b19      	ldr	r3, [pc, #100]	; (8002df0 <HAL_MspInit+0x6c>)
 8002d8c:	4a18      	ldr	r2, [pc, #96]	; (8002df0 <HAL_MspInit+0x6c>)
 8002d8e:	6992      	ldr	r2, [r2, #24]
 8002d90:	2101      	movs	r1, #1
 8002d92:	430a      	orrs	r2, r1
 8002d94:	619a      	str	r2, [r3, #24]
 8002d96:	4b16      	ldr	r3, [pc, #88]	; (8002df0 <HAL_MspInit+0x6c>)
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	607b      	str	r3, [r7, #4]
 8002da0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002da2:	4b13      	ldr	r3, [pc, #76]	; (8002df0 <HAL_MspInit+0x6c>)
 8002da4:	4a12      	ldr	r2, [pc, #72]	; (8002df0 <HAL_MspInit+0x6c>)
 8002da6:	69d2      	ldr	r2, [r2, #28]
 8002da8:	2180      	movs	r1, #128	; 0x80
 8002daa:	0549      	lsls	r1, r1, #21
 8002dac:	430a      	orrs	r2, r1
 8002dae:	61da      	str	r2, [r3, #28]
 8002db0:	4b0f      	ldr	r3, [pc, #60]	; (8002df0 <HAL_MspInit+0x6c>)
 8002db2:	69da      	ldr	r2, [r3, #28]
 8002db4:	2380      	movs	r3, #128	; 0x80
 8002db6:	055b      	lsls	r3, r3, #21
 8002db8:	4013      	ands	r3, r2
 8002dba:	603b      	str	r3, [r7, #0]
 8002dbc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8002dbe:	2305      	movs	r3, #5
 8002dc0:	425b      	negs	r3, r3
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	0018      	movs	r0, r3
 8002dc8:	f7fe f83c 	bl	8000e44 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002dcc:	2302      	movs	r3, #2
 8002dce:	425b      	negs	r3, r3
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	2100      	movs	r1, #0
 8002dd4:	0018      	movs	r0, r3
 8002dd6:	f7fe f835 	bl	8000e44 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002dda:	2301      	movs	r3, #1
 8002ddc:	425b      	negs	r3, r3
 8002dde:	2200      	movs	r2, #0
 8002de0:	2100      	movs	r1, #0
 8002de2:	0018      	movs	r0, r3
 8002de4:	f7fe f82e 	bl	8000e44 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002de8:	46c0      	nop			; (mov r8, r8)
 8002dea:	46bd      	mov	sp, r7
 8002dec:	b002      	add	sp, #8
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40021000 	.word	0x40021000

08002df4 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002df8:	46c0      	nop			; (mov r8, r8)
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e02:	e7fe      	b.n	8002e02 <HardFault_Handler+0x4>

08002e04 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002e08:	46c0      	nop			; (mov r8, r8)
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e12:	46c0      	nop			; (mov r8, r8)
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e1c:	f7fd ff36 	bl	8000c8c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002e20:	f7fe f85e 	bl	8000ee0 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e24:	46c0      	nop			; (mov r8, r8)
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}

08002e2a <EXTI0_1_IRQHandler>:

/**
* @brief This function handles EXTI line 0 and 1 interrupts.
*/
void EXTI0_1_IRQHandler(void)
{
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */
	interruption();
 8002e2e:	f7ff fec7 	bl	8002bc0 <interruption>
  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002e32:	2001      	movs	r0, #1
 8002e34:	f7fe fa0e 	bl	8001254 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8002e38:	46c0      	nop			; (mov r8, r8)
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
	...

08002e40 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8002e44:	4b1a      	ldr	r3, [pc, #104]	; (8002eb0 <SystemInit+0x70>)
 8002e46:	4a1a      	ldr	r2, [pc, #104]	; (8002eb0 <SystemInit+0x70>)
 8002e48:	6812      	ldr	r2, [r2, #0]
 8002e4a:	2101      	movs	r1, #1
 8002e4c:	430a      	orrs	r2, r1
 8002e4e:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8002e50:	4b17      	ldr	r3, [pc, #92]	; (8002eb0 <SystemInit+0x70>)
 8002e52:	4a17      	ldr	r2, [pc, #92]	; (8002eb0 <SystemInit+0x70>)
 8002e54:	6852      	ldr	r2, [r2, #4]
 8002e56:	4917      	ldr	r1, [pc, #92]	; (8002eb4 <SystemInit+0x74>)
 8002e58:	400a      	ands	r2, r1
 8002e5a:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8002e5c:	4b14      	ldr	r3, [pc, #80]	; (8002eb0 <SystemInit+0x70>)
 8002e5e:	4a14      	ldr	r2, [pc, #80]	; (8002eb0 <SystemInit+0x70>)
 8002e60:	6812      	ldr	r2, [r2, #0]
 8002e62:	4915      	ldr	r1, [pc, #84]	; (8002eb8 <SystemInit+0x78>)
 8002e64:	400a      	ands	r2, r1
 8002e66:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002e68:	4b11      	ldr	r3, [pc, #68]	; (8002eb0 <SystemInit+0x70>)
 8002e6a:	4a11      	ldr	r2, [pc, #68]	; (8002eb0 <SystemInit+0x70>)
 8002e6c:	6812      	ldr	r2, [r2, #0]
 8002e6e:	4913      	ldr	r1, [pc, #76]	; (8002ebc <SystemInit+0x7c>)
 8002e70:	400a      	ands	r2, r1
 8002e72:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002e74:	4b0e      	ldr	r3, [pc, #56]	; (8002eb0 <SystemInit+0x70>)
 8002e76:	4a0e      	ldr	r2, [pc, #56]	; (8002eb0 <SystemInit+0x70>)
 8002e78:	6852      	ldr	r2, [r2, #4]
 8002e7a:	4911      	ldr	r1, [pc, #68]	; (8002ec0 <SystemInit+0x80>)
 8002e7c:	400a      	ands	r2, r1
 8002e7e:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002e80:	4b0b      	ldr	r3, [pc, #44]	; (8002eb0 <SystemInit+0x70>)
 8002e82:	4a0b      	ldr	r2, [pc, #44]	; (8002eb0 <SystemInit+0x70>)
 8002e84:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e86:	210f      	movs	r1, #15
 8002e88:	438a      	bics	r2, r1
 8002e8a:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8002e8c:	4b08      	ldr	r3, [pc, #32]	; (8002eb0 <SystemInit+0x70>)
 8002e8e:	4a08      	ldr	r2, [pc, #32]	; (8002eb0 <SystemInit+0x70>)
 8002e90:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e92:	490c      	ldr	r1, [pc, #48]	; (8002ec4 <SystemInit+0x84>)
 8002e94:	400a      	ands	r2, r1
 8002e96:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002e98:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <SystemInit+0x70>)
 8002e9a:	4a05      	ldr	r2, [pc, #20]	; (8002eb0 <SystemInit+0x70>)
 8002e9c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	438a      	bics	r2, r1
 8002ea2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002ea4:	4b02      	ldr	r3, [pc, #8]	; (8002eb0 <SystemInit+0x70>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	609a      	str	r2, [r3, #8]

}
 8002eaa:	46c0      	nop			; (mov r8, r8)
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	40021000 	.word	0x40021000
 8002eb4:	08ffb80c 	.word	0x08ffb80c
 8002eb8:	fef6ffff 	.word	0xfef6ffff
 8002ebc:	fffbffff 	.word	0xfffbffff
 8002ec0:	ffc0ffff 	.word	0xffc0ffff
 8002ec4:	fffffeec 	.word	0xfffffeec

08002ec8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim14;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b090      	sub	sp, #64	; 0x40
 8002ecc:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim1.Instance = TIM1;
 8002ece:	4b4c      	ldr	r3, [pc, #304]	; (8003000 <MX_TIM1_Init+0x138>)
 8002ed0:	4a4c      	ldr	r2, [pc, #304]	; (8003004 <MX_TIM1_Init+0x13c>)
 8002ed2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4;
 8002ed4:	4b4a      	ldr	r3, [pc, #296]	; (8003000 <MX_TIM1_Init+0x138>)
 8002ed6:	2204      	movs	r2, #4
 8002ed8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002eda:	4b49      	ldr	r3, [pc, #292]	; (8003000 <MX_TIM1_Init+0x138>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 8002ee0:	4b47      	ldr	r3, [pc, #284]	; (8003000 <MX_TIM1_Init+0x138>)
 8002ee2:	22ff      	movs	r2, #255	; 0xff
 8002ee4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ee6:	4b46      	ldr	r3, [pc, #280]	; (8003000 <MX_TIM1_Init+0x138>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002eec:	4b44      	ldr	r3, [pc, #272]	; (8003000 <MX_TIM1_Init+0x138>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ef2:	4b43      	ldr	r3, [pc, #268]	; (8003000 <MX_TIM1_Init+0x138>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002ef8:	4b41      	ldr	r3, [pc, #260]	; (8003000 <MX_TIM1_Init+0x138>)
 8002efa:	0018      	movs	r0, r3
 8002efc:	f7fe fe40 	bl	8001b80 <HAL_TIM_PWM_Init>
 8002f00:	1e03      	subs	r3, r0, #0
 8002f02:	d004      	beq.n	8002f0e <MX_TIM1_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002f04:	4b40      	ldr	r3, [pc, #256]	; (8003008 <MX_TIM1_Init+0x140>)
 8002f06:	2145      	movs	r1, #69	; 0x45
 8002f08:	0018      	movs	r0, r3
 8002f0a:	f7ff ff35 	bl	8002d78 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f0e:	2338      	movs	r3, #56	; 0x38
 8002f10:	18fb      	adds	r3, r7, r3
 8002f12:	2200      	movs	r2, #0
 8002f14:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f16:	2338      	movs	r3, #56	; 0x38
 8002f18:	18fb      	adds	r3, r7, r3
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002f1e:	2338      	movs	r3, #56	; 0x38
 8002f20:	18fa      	adds	r2, r7, r3
 8002f22:	4b37      	ldr	r3, [pc, #220]	; (8003000 <MX_TIM1_Init+0x138>)
 8002f24:	0011      	movs	r1, r2
 8002f26:	0018      	movs	r0, r3
 8002f28:	f7ff faa1 	bl	800246e <HAL_TIMEx_MasterConfigSynchronization>
 8002f2c:	1e03      	subs	r3, r0, #0
 8002f2e:	d004      	beq.n	8002f3a <MX_TIM1_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002f30:	4b35      	ldr	r3, [pc, #212]	; (8003008 <MX_TIM1_Init+0x140>)
 8002f32:	214c      	movs	r1, #76	; 0x4c
 8002f34:	0018      	movs	r0, r3
 8002f36:	f7ff ff1f 	bl	8002d78 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f3a:	231c      	movs	r3, #28
 8002f3c:	18fb      	adds	r3, r7, r3
 8002f3e:	2260      	movs	r2, #96	; 0x60
 8002f40:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002f42:	231c      	movs	r3, #28
 8002f44:	18fb      	adds	r3, r7, r3
 8002f46:	2200      	movs	r2, #0
 8002f48:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f4a:	231c      	movs	r3, #28
 8002f4c:	18fb      	adds	r3, r7, r3
 8002f4e:	2200      	movs	r2, #0
 8002f50:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002f52:	231c      	movs	r3, #28
 8002f54:	18fb      	adds	r3, r7, r3
 8002f56:	2200      	movs	r2, #0
 8002f58:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f5a:	231c      	movs	r3, #28
 8002f5c:	18fb      	adds	r3, r7, r3
 8002f5e:	2200      	movs	r2, #0
 8002f60:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002f62:	231c      	movs	r3, #28
 8002f64:	18fb      	adds	r3, r7, r3
 8002f66:	2200      	movs	r2, #0
 8002f68:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002f6a:	231c      	movs	r3, #28
 8002f6c:	18fb      	adds	r3, r7, r3
 8002f6e:	2200      	movs	r2, #0
 8002f70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002f72:	231c      	movs	r3, #28
 8002f74:	18f9      	adds	r1, r7, r3
 8002f76:	4b22      	ldr	r3, [pc, #136]	; (8003000 <MX_TIM1_Init+0x138>)
 8002f78:	2204      	movs	r2, #4
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	f7fe ff38 	bl	8001df0 <HAL_TIM_PWM_ConfigChannel>
 8002f80:	1e03      	subs	r3, r0, #0
 8002f82:	d004      	beq.n	8002f8e <MX_TIM1_Init+0xc6>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002f84:	4b20      	ldr	r3, [pc, #128]	; (8003008 <MX_TIM1_Init+0x140>)
 8002f86:	2158      	movs	r1, #88	; 0x58
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f7ff fef5 	bl	8002d78 <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002f8e:	231c      	movs	r3, #28
 8002f90:	18f9      	adds	r1, r7, r3
 8002f92:	4b1b      	ldr	r3, [pc, #108]	; (8003000 <MX_TIM1_Init+0x138>)
 8002f94:	2208      	movs	r2, #8
 8002f96:	0018      	movs	r0, r3
 8002f98:	f7fe ff2a 	bl	8001df0 <HAL_TIM_PWM_ConfigChannel>
 8002f9c:	1e03      	subs	r3, r0, #0
 8002f9e:	d004      	beq.n	8002faa <MX_TIM1_Init+0xe2>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002fa0:	4b19      	ldr	r3, [pc, #100]	; (8003008 <MX_TIM1_Init+0x140>)
 8002fa2:	215d      	movs	r1, #93	; 0x5d
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	f7ff fee7 	bl	8002d78 <_Error_Handler>
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002faa:	003b      	movs	r3, r7
 8002fac:	2200      	movs	r2, #0
 8002fae:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002fb0:	003b      	movs	r3, r7
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002fb6:	003b      	movs	r3, r7
 8002fb8:	2200      	movs	r2, #0
 8002fba:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002fbc:	003b      	movs	r3, r7
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002fc2:	003b      	movs	r3, r7
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002fc8:	003b      	movs	r3, r7
 8002fca:	2280      	movs	r2, #128	; 0x80
 8002fcc:	0192      	lsls	r2, r2, #6
 8002fce:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002fd0:	003b      	movs	r3, r7
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002fd6:	003a      	movs	r2, r7
 8002fd8:	4b09      	ldr	r3, [pc, #36]	; (8003000 <MX_TIM1_Init+0x138>)
 8002fda:	0011      	movs	r1, r2
 8002fdc:	0018      	movs	r0, r3
 8002fde:	f7ff fa89 	bl	80024f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002fe2:	1e03      	subs	r3, r0, #0
 8002fe4:	d004      	beq.n	8002ff0 <MX_TIM1_Init+0x128>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002fe6:	4b08      	ldr	r3, [pc, #32]	; (8003008 <MX_TIM1_Init+0x140>)
 8002fe8:	2169      	movs	r1, #105	; 0x69
 8002fea:	0018      	movs	r0, r3
 8002fec:	f7ff fec4 	bl	8002d78 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 8002ff0:	4b03      	ldr	r3, [pc, #12]	; (8003000 <MX_TIM1_Init+0x138>)
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	f000 f912 	bl	800321c <HAL_TIM_MspPostInit>

}
 8002ff8:	46c0      	nop			; (mov r8, r8)
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	b010      	add	sp, #64	; 0x40
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	200001fc 	.word	0x200001fc
 8003004:	40012c00 	.word	0x40012c00
 8003008:	0800337c 	.word	0x0800337c

0800300c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b08c      	sub	sp, #48	; 0x30
 8003010:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 8003012:	4b2d      	ldr	r3, [pc, #180]	; (80030c8 <MX_TIM3_Init+0xbc>)
 8003014:	4a2d      	ldr	r2, [pc, #180]	; (80030cc <MX_TIM3_Init+0xc0>)
 8003016:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003018:	4b2b      	ldr	r3, [pc, #172]	; (80030c8 <MX_TIM3_Init+0xbc>)
 800301a:	2200      	movs	r2, #0
 800301c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800301e:	4b2a      	ldr	r3, [pc, #168]	; (80030c8 <MX_TIM3_Init+0xbc>)
 8003020:	2200      	movs	r2, #0
 8003022:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003024:	4b28      	ldr	r3, [pc, #160]	; (80030c8 <MX_TIM3_Init+0xbc>)
 8003026:	4a2a      	ldr	r2, [pc, #168]	; (80030d0 <MX_TIM3_Init+0xc4>)
 8003028:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800302a:	4b27      	ldr	r3, [pc, #156]	; (80030c8 <MX_TIM3_Init+0xbc>)
 800302c:	2200      	movs	r2, #0
 800302e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003030:	4b25      	ldr	r3, [pc, #148]	; (80030c8 <MX_TIM3_Init+0xbc>)
 8003032:	2200      	movs	r2, #0
 8003034:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 8003036:	230c      	movs	r3, #12
 8003038:	18fb      	adds	r3, r7, r3
 800303a:	2202      	movs	r2, #2
 800303c:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800303e:	230c      	movs	r3, #12
 8003040:	18fb      	adds	r3, r7, r3
 8003042:	2202      	movs	r2, #2
 8003044:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003046:	230c      	movs	r3, #12
 8003048:	18fb      	adds	r3, r7, r3
 800304a:	2201      	movs	r2, #1
 800304c:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800304e:	230c      	movs	r3, #12
 8003050:	18fb      	adds	r3, r7, r3
 8003052:	2200      	movs	r2, #0
 8003054:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 10;
 8003056:	230c      	movs	r3, #12
 8003058:	18fb      	adds	r3, r7, r3
 800305a:	220a      	movs	r2, #10
 800305c:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800305e:	230c      	movs	r3, #12
 8003060:	18fb      	adds	r3, r7, r3
 8003062:	2202      	movs	r2, #2
 8003064:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003066:	230c      	movs	r3, #12
 8003068:	18fb      	adds	r3, r7, r3
 800306a:	2201      	movs	r2, #1
 800306c:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800306e:	230c      	movs	r3, #12
 8003070:	18fb      	adds	r3, r7, r3
 8003072:	2200      	movs	r2, #0
 8003074:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 10;
 8003076:	230c      	movs	r3, #12
 8003078:	18fb      	adds	r3, r7, r3
 800307a:	220a      	movs	r2, #10
 800307c:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800307e:	230c      	movs	r3, #12
 8003080:	18fa      	adds	r2, r7, r3
 8003082:	4b11      	ldr	r3, [pc, #68]	; (80030c8 <MX_TIM3_Init+0xbc>)
 8003084:	0011      	movs	r1, r2
 8003086:	0018      	movs	r0, r3
 8003088:	f7fe fde2 	bl	8001c50 <HAL_TIM_Encoder_Init>
 800308c:	1e03      	subs	r3, r0, #0
 800308e:	d004      	beq.n	800309a <MX_TIM3_Init+0x8e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003090:	4b10      	ldr	r3, [pc, #64]	; (80030d4 <MX_TIM3_Init+0xc8>)
 8003092:	2186      	movs	r1, #134	; 0x86
 8003094:	0018      	movs	r0, r3
 8003096:	f7ff fe6f 	bl	8002d78 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800309a:	1d3b      	adds	r3, r7, #4
 800309c:	2200      	movs	r2, #0
 800309e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030a0:	1d3b      	adds	r3, r7, #4
 80030a2:	2200      	movs	r2, #0
 80030a4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80030a6:	1d3a      	adds	r2, r7, #4
 80030a8:	4b07      	ldr	r3, [pc, #28]	; (80030c8 <MX_TIM3_Init+0xbc>)
 80030aa:	0011      	movs	r1, r2
 80030ac:	0018      	movs	r0, r3
 80030ae:	f7ff f9de 	bl	800246e <HAL_TIMEx_MasterConfigSynchronization>
 80030b2:	1e03      	subs	r3, r0, #0
 80030b4:	d004      	beq.n	80030c0 <MX_TIM3_Init+0xb4>
  {
    _Error_Handler(__FILE__, __LINE__);
 80030b6:	4b07      	ldr	r3, [pc, #28]	; (80030d4 <MX_TIM3_Init+0xc8>)
 80030b8:	218d      	movs	r1, #141	; 0x8d
 80030ba:	0018      	movs	r0, r3
 80030bc:	f7ff fe5c 	bl	8002d78 <_Error_Handler>
  }

}
 80030c0:	46c0      	nop			; (mov r8, r8)
 80030c2:	46bd      	mov	sp, r7
 80030c4:	b00c      	add	sp, #48	; 0x30
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	200001bc 	.word	0x200001bc
 80030cc:	40000400 	.word	0x40000400
 80030d0:	0000ffff 	.word	0x0000ffff
 80030d4:	0800337c 	.word	0x0800337c

080030d8 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0

  htim14.Instance = TIM14;
 80030dc:	4b0f      	ldr	r3, [pc, #60]	; (800311c <MX_TIM14_Init+0x44>)
 80030de:	4a10      	ldr	r2, [pc, #64]	; (8003120 <MX_TIM14_Init+0x48>)
 80030e0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 4;
 80030e2:	4b0e      	ldr	r3, [pc, #56]	; (800311c <MX_TIM14_Init+0x44>)
 80030e4:	2204      	movs	r2, #4
 80030e6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030e8:	4b0c      	ldr	r3, [pc, #48]	; (800311c <MX_TIM14_Init+0x44>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 255;
 80030ee:	4b0b      	ldr	r3, [pc, #44]	; (800311c <MX_TIM14_Init+0x44>)
 80030f0:	22ff      	movs	r2, #255	; 0xff
 80030f2:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030f4:	4b09      	ldr	r3, [pc, #36]	; (800311c <MX_TIM14_Init+0x44>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030fa:	4b08      	ldr	r3, [pc, #32]	; (800311c <MX_TIM14_Init+0x44>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003100:	4b06      	ldr	r3, [pc, #24]	; (800311c <MX_TIM14_Init+0x44>)
 8003102:	0018      	movs	r0, r3
 8003104:	f7fe fd10 	bl	8001b28 <HAL_TIM_Base_Init>
 8003108:	1e03      	subs	r3, r0, #0
 800310a:	d004      	beq.n	8003116 <MX_TIM14_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800310c:	4b05      	ldr	r3, [pc, #20]	; (8003124 <MX_TIM14_Init+0x4c>)
 800310e:	219d      	movs	r1, #157	; 0x9d
 8003110:	0018      	movs	r0, r3
 8003112:	f7ff fe31 	bl	8002d78 <_Error_Handler>
  }

}
 8003116:	46c0      	nop			; (mov r8, r8)
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}
 800311c:	2000023c 	.word	0x2000023c
 8003120:	40002000 	.word	0x40002000
 8003124:	0800337c 	.word	0x0800337c

08003128 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a0a      	ldr	r2, [pc, #40]	; (8003160 <HAL_TIM_PWM_MspInit+0x38>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d10d      	bne.n	8003156 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800313a:	4b0a      	ldr	r3, [pc, #40]	; (8003164 <HAL_TIM_PWM_MspInit+0x3c>)
 800313c:	4a09      	ldr	r2, [pc, #36]	; (8003164 <HAL_TIM_PWM_MspInit+0x3c>)
 800313e:	6992      	ldr	r2, [r2, #24]
 8003140:	2180      	movs	r1, #128	; 0x80
 8003142:	0109      	lsls	r1, r1, #4
 8003144:	430a      	orrs	r2, r1
 8003146:	619a      	str	r2, [r3, #24]
 8003148:	4b06      	ldr	r3, [pc, #24]	; (8003164 <HAL_TIM_PWM_MspInit+0x3c>)
 800314a:	699a      	ldr	r2, [r3, #24]
 800314c:	2380      	movs	r3, #128	; 0x80
 800314e:	011b      	lsls	r3, r3, #4
 8003150:	4013      	ands	r3, r2
 8003152:	60fb      	str	r3, [r7, #12]
 8003154:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003156:	46c0      	nop			; (mov r8, r8)
 8003158:	46bd      	mov	sp, r7
 800315a:	b004      	add	sp, #16
 800315c:	bd80      	pop	{r7, pc}
 800315e:	46c0      	nop			; (mov r8, r8)
 8003160:	40012c00 	.word	0x40012c00
 8003164:	40021000 	.word	0x40021000

08003168 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b088      	sub	sp, #32
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_encoderHandle->Instance==TIM3)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a17      	ldr	r2, [pc, #92]	; (80031d4 <HAL_TIM_Encoder_MspInit+0x6c>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d127      	bne.n	80031ca <HAL_TIM_Encoder_MspInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800317a:	4b17      	ldr	r3, [pc, #92]	; (80031d8 <HAL_TIM_Encoder_MspInit+0x70>)
 800317c:	4a16      	ldr	r2, [pc, #88]	; (80031d8 <HAL_TIM_Encoder_MspInit+0x70>)
 800317e:	69d2      	ldr	r2, [r2, #28]
 8003180:	2102      	movs	r1, #2
 8003182:	430a      	orrs	r2, r1
 8003184:	61da      	str	r2, [r3, #28]
 8003186:	4b14      	ldr	r3, [pc, #80]	; (80031d8 <HAL_TIM_Encoder_MspInit+0x70>)
 8003188:	69db      	ldr	r3, [r3, #28]
 800318a:	2202      	movs	r2, #2
 800318c:	4013      	ands	r3, r2
 800318e:	60bb      	str	r3, [r7, #8]
 8003190:	68bb      	ldr	r3, [r7, #8]
  
    /**TIM3 GPIO Configuration    
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003192:	230c      	movs	r3, #12
 8003194:	18fb      	adds	r3, r7, r3
 8003196:	22c0      	movs	r2, #192	; 0xc0
 8003198:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800319a:	230c      	movs	r3, #12
 800319c:	18fb      	adds	r3, r7, r3
 800319e:	2202      	movs	r2, #2
 80031a0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a2:	230c      	movs	r3, #12
 80031a4:	18fb      	adds	r3, r7, r3
 80031a6:	2200      	movs	r2, #0
 80031a8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031aa:	230c      	movs	r3, #12
 80031ac:	18fb      	adds	r3, r7, r3
 80031ae:	2200      	movs	r2, #0
 80031b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80031b2:	230c      	movs	r3, #12
 80031b4:	18fb      	adds	r3, r7, r3
 80031b6:	2201      	movs	r2, #1
 80031b8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ba:	230c      	movs	r3, #12
 80031bc:	18fa      	adds	r2, r7, r3
 80031be:	2390      	movs	r3, #144	; 0x90
 80031c0:	05db      	lsls	r3, r3, #23
 80031c2:	0011      	movs	r1, r2
 80031c4:	0018      	movs	r0, r3
 80031c6:	f7fd fe97 	bl	8000ef8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80031ca:	46c0      	nop			; (mov r8, r8)
 80031cc:	46bd      	mov	sp, r7
 80031ce:	b008      	add	sp, #32
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	46c0      	nop			; (mov r8, r8)
 80031d4:	40000400 	.word	0x40000400
 80031d8:	40021000 	.word	0x40021000

080031dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM14)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a0a      	ldr	r2, [pc, #40]	; (8003214 <HAL_TIM_Base_MspInit+0x38>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d10d      	bne.n	800320a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* TIM14 clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80031ee:	4b0a      	ldr	r3, [pc, #40]	; (8003218 <HAL_TIM_Base_MspInit+0x3c>)
 80031f0:	4a09      	ldr	r2, [pc, #36]	; (8003218 <HAL_TIM_Base_MspInit+0x3c>)
 80031f2:	69d2      	ldr	r2, [r2, #28]
 80031f4:	2180      	movs	r1, #128	; 0x80
 80031f6:	0049      	lsls	r1, r1, #1
 80031f8:	430a      	orrs	r2, r1
 80031fa:	61da      	str	r2, [r3, #28]
 80031fc:	4b06      	ldr	r3, [pc, #24]	; (8003218 <HAL_TIM_Base_MspInit+0x3c>)
 80031fe:	69da      	ldr	r2, [r3, #28]
 8003200:	2380      	movs	r3, #128	; 0x80
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	4013      	ands	r3, r2
 8003206:	60fb      	str	r3, [r7, #12]
 8003208:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 800320a:	46c0      	nop			; (mov r8, r8)
 800320c:	46bd      	mov	sp, r7
 800320e:	b004      	add	sp, #16
 8003210:	bd80      	pop	{r7, pc}
 8003212:	46c0      	nop			; (mov r8, r8)
 8003214:	40002000 	.word	0x40002000
 8003218:	40021000 	.word	0x40021000

0800321c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b088      	sub	sp, #32
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a11      	ldr	r2, [pc, #68]	; (8003270 <HAL_TIM_MspPostInit+0x54>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d11c      	bne.n	8003268 <HAL_TIM_MspPostInit+0x4c>
  
    /**TIM1 GPIO Configuration    
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = MOTOR_X_A_Pin|MOTOR_X_B_Pin;
 800322e:	230c      	movs	r3, #12
 8003230:	18fb      	adds	r3, r7, r3
 8003232:	22c0      	movs	r2, #192	; 0xc0
 8003234:	00d2      	lsls	r2, r2, #3
 8003236:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003238:	230c      	movs	r3, #12
 800323a:	18fb      	adds	r3, r7, r3
 800323c:	2202      	movs	r2, #2
 800323e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003240:	230c      	movs	r3, #12
 8003242:	18fb      	adds	r3, r7, r3
 8003244:	2200      	movs	r2, #0
 8003246:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003248:	230c      	movs	r3, #12
 800324a:	18fb      	adds	r3, r7, r3
 800324c:	2200      	movs	r2, #0
 800324e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003250:	230c      	movs	r3, #12
 8003252:	18fb      	adds	r3, r7, r3
 8003254:	2202      	movs	r2, #2
 8003256:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003258:	230c      	movs	r3, #12
 800325a:	18fa      	adds	r2, r7, r3
 800325c:	2390      	movs	r3, #144	; 0x90
 800325e:	05db      	lsls	r3, r3, #23
 8003260:	0011      	movs	r1, r2
 8003262:	0018      	movs	r0, r3
 8003264:	f7fd fe48 	bl	8000ef8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003268:	46c0      	nop			; (mov r8, r8)
 800326a:	46bd      	mov	sp, r7
 800326c:	b008      	add	sp, #32
 800326e:	bd80      	pop	{r7, pc}
 8003270:	40012c00 	.word	0x40012c00

08003274 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003274:	480d      	ldr	r0, [pc, #52]	; (80032ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003276:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003278:	480d      	ldr	r0, [pc, #52]	; (80032b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800327a:	490e      	ldr	r1, [pc, #56]	; (80032b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800327c:	4a0e      	ldr	r2, [pc, #56]	; (80032b8 <LoopForever+0xe>)
  movs r3, #0
 800327e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003280:	e002      	b.n	8003288 <LoopCopyDataInit>

08003282 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003282:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003284:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003286:	3304      	adds	r3, #4

08003288 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003288:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800328a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800328c:	d3f9      	bcc.n	8003282 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800328e:	4a0b      	ldr	r2, [pc, #44]	; (80032bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8003290:	4c0b      	ldr	r4, [pc, #44]	; (80032c0 <LoopForever+0x16>)
  movs r3, #0
 8003292:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003294:	e001      	b.n	800329a <LoopFillZerobss>

08003296 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003296:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003298:	3204      	adds	r2, #4

0800329a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800329a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800329c:	d3fb      	bcc.n	8003296 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800329e:	f7ff fdcf 	bl	8002e40 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80032a2:	f000 f811 	bl	80032c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80032a6:	f7ff fc97 	bl	8002bd8 <main>

080032aa <LoopForever>:

LoopForever:
    b LoopForever
 80032aa:	e7fe      	b.n	80032aa <LoopForever>
  ldr   r0, =_estack
 80032ac:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 80032b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032b4:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80032b8:	080034b8 	.word	0x080034b8
  ldr r2, =_sbss
 80032bc:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80032c0:	2000027c 	.word	0x2000027c

080032c4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80032c4:	e7fe      	b.n	80032c4 <ADC1_IRQHandler>
	...

080032c8 <__libc_init_array>:
 80032c8:	b570      	push	{r4, r5, r6, lr}
 80032ca:	2600      	movs	r6, #0
 80032cc:	4d0c      	ldr	r5, [pc, #48]	; (8003300 <__libc_init_array+0x38>)
 80032ce:	4c0d      	ldr	r4, [pc, #52]	; (8003304 <__libc_init_array+0x3c>)
 80032d0:	1b64      	subs	r4, r4, r5
 80032d2:	10a4      	asrs	r4, r4, #2
 80032d4:	42a6      	cmp	r6, r4
 80032d6:	d109      	bne.n	80032ec <__libc_init_array+0x24>
 80032d8:	2600      	movs	r6, #0
 80032da:	f000 f82b 	bl	8003334 <_init>
 80032de:	4d0a      	ldr	r5, [pc, #40]	; (8003308 <__libc_init_array+0x40>)
 80032e0:	4c0a      	ldr	r4, [pc, #40]	; (800330c <__libc_init_array+0x44>)
 80032e2:	1b64      	subs	r4, r4, r5
 80032e4:	10a4      	asrs	r4, r4, #2
 80032e6:	42a6      	cmp	r6, r4
 80032e8:	d105      	bne.n	80032f6 <__libc_init_array+0x2e>
 80032ea:	bd70      	pop	{r4, r5, r6, pc}
 80032ec:	00b3      	lsls	r3, r6, #2
 80032ee:	58eb      	ldr	r3, [r5, r3]
 80032f0:	4798      	blx	r3
 80032f2:	3601      	adds	r6, #1
 80032f4:	e7ee      	b.n	80032d4 <__libc_init_array+0xc>
 80032f6:	00b3      	lsls	r3, r6, #2
 80032f8:	58eb      	ldr	r3, [r5, r3]
 80032fa:	4798      	blx	r3
 80032fc:	3601      	adds	r6, #1
 80032fe:	e7f2      	b.n	80032e6 <__libc_init_array+0x1e>
 8003300:	080034b0 	.word	0x080034b0
 8003304:	080034b0 	.word	0x080034b0
 8003308:	080034b0 	.word	0x080034b0
 800330c:	080034b4 	.word	0x080034b4

08003310 <memcpy>:
 8003310:	2300      	movs	r3, #0
 8003312:	b510      	push	{r4, lr}
 8003314:	429a      	cmp	r2, r3
 8003316:	d100      	bne.n	800331a <memcpy+0xa>
 8003318:	bd10      	pop	{r4, pc}
 800331a:	5ccc      	ldrb	r4, [r1, r3]
 800331c:	54c4      	strb	r4, [r0, r3]
 800331e:	3301      	adds	r3, #1
 8003320:	e7f8      	b.n	8003314 <memcpy+0x4>

08003322 <memset>:
 8003322:	0003      	movs	r3, r0
 8003324:	1882      	adds	r2, r0, r2
 8003326:	4293      	cmp	r3, r2
 8003328:	d100      	bne.n	800332c <memset+0xa>
 800332a:	4770      	bx	lr
 800332c:	7019      	strb	r1, [r3, #0]
 800332e:	3301      	adds	r3, #1
 8003330:	e7f9      	b.n	8003326 <memset+0x4>
	...

08003334 <_init>:
 8003334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003336:	46c0      	nop			; (mov r8, r8)
 8003338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800333a:	bc08      	pop	{r3}
 800333c:	469e      	mov	lr, r3
 800333e:	4770      	bx	lr

08003340 <_fini>:
 8003340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003342:	46c0      	nop			; (mov r8, r8)
 8003344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003346:	bc08      	pop	{r3}
 8003348:	469e      	mov	lr, r3
 800334a:	4770      	bx	lr
