--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf PPong.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Padle<0>    |    3.366(R)|      SLOW  |   -0.843(R)|      FAST  |Clk_BUFGP         |   0.000|
Padle<1>    |    2.898(R)|      SLOW  |   -1.479(R)|      FAST  |Clk_BUFGP         |   0.000|
Reset       |    5.624(R)|      SLOW  |   -0.747(R)|      SLOW  |Clk_BUFGP         |   0.000|
pause       |    5.181(R)|      SLOW  |   -1.199(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Hsync       |         7.338(R)|      SLOW  |         3.816(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<0>      |        10.165(R)|      SLOW  |         4.220(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<1>      |        10.244(R)|      SLOW  |         4.259(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<2>      |        10.954(R)|      SLOW  |         4.551(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<3>      |        10.838(R)|      SLOW  |         4.544(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<4>      |        10.903(R)|      SLOW  |         4.550(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<5>      |        10.677(R)|      SLOW  |         4.443(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<6>      |        10.150(R)|      SLOW  |         4.357(R)|      FAST  |Clk_BUFGP         |   0.000|
Vsync       |         7.047(R)|      SLOW  |         3.650(R)|      FAST  |Clk_BUFGP         |   0.000|
rgb<0>      |         8.162(R)|      SLOW  |         4.315(R)|      FAST  |Clk_BUFGP         |   0.000|
rgb<1>      |         8.136(R)|      SLOW  |         4.332(R)|      FAST  |Clk_BUFGP         |   0.000|
rgb<2>      |         8.227(R)|      SLOW  |         4.323(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    8.435|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 19 19:49:12 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 229 MB



