// Seed: 2081601461
module module_0 ();
  logic id_1;
  ;
  assign id_1 = 1'b0;
  always_ff id_1 <= id_1;
  always @(*) begin : LABEL_0
    disable id_2;
  end
  wire id_3;
endmodule
module module_1;
  logic [-1 : -1 'b0] id_1;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input wand id_0,
    input supply1 id_1,
    input supply1 id_2
);
  logic id_4 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_3 (
    output wire id_0,
    input wand id_1,
    input wor id_2,
    output supply1 id_3,
    output logic id_4,
    input wor id_5
    , id_23,
    input tri0 id_6,
    output tri1 id_7,
    output wor id_8,
    output tri1 id_9,
    output wire id_10,
    input uwire id_11,
    input wand id_12,
    input wire id_13,
    output wire id_14,
    output uwire id_15,
    input tri1 id_16,
    output wire id_17,
    input tri id_18,
    input supply1 id_19,
    output tri0 id_20,
    output supply0 id_21
);
  always @(-1) begin : LABEL_0
    if (1) id_4 <= -1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
