Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jan  5 05:36:28 2023
| Host         : DESKTOP-B6S694L running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/hdc_maxi_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------------+
|      Characteristics      |                                      Path #1                                     |
+---------------------------+----------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                           |
| Path Delay                | 7.097                                                                            |
| Logic Delay               | 2.270(32%)                                                                       |
| Net Delay                 | 4.827(68%)                                                                       |
| Clock Skew                | -0.049                                                                           |
| Slack                     | 2.896                                                                            |
| Clock Uncertainty         | 0.035                                                                            |
| Clock Relationship        | Safely Timed                                                                     |
| Clock Delay Group         | Same Clock                                                                       |
| Logic Levels              | 8                                                                                |
| Routes                    | NA                                                                               |
| Logical Path              | FDRE/C-(3)-LUT6-(1)-MUXF7-MUXF8-LUT6-(1)-MUXF7-LUT6-(1)-LUT6-(1)-LUT6-(1)-FDRE/D |
| Start Point Clock         | ap_clk                                                                           |
| End Point Clock           | ap_clk                                                                           |
| DSP Block                 | None                                                                             |
| RAM Registers             |                                                                                  |
| IO Crossings              | 0                                                                                |
| Config Crossings          | 0                                                                                |
| SLR Crossings             | 0                                                                                |
| PBlocks                   | 0                                                                                |
| High Fanout               | 3                                                                                |
| Dont Touch                | 0                                                                                |
| Mark Debug                | 0                                                                                |
| Start Point Pin Primitive | FDRE/C                                                                           |
| End Point Pin Primitive   | FDRE/D                                                                           |
| Start Point Pin           | new_IM_1_1_fu_84_reg[7077]/C                                                     |
| End Point Pin             | icmp_ln55_1_reg_457_reg[0]/D                                                     |
+---------------------------+----------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+---+---+---+---+---+----+----+----+
| End Point Clock | Requirement | 3 |  4  | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
+-----------------+-------------+---+-----+---+---+---+---+---+----+----+----+
| ap_clk          | 10.000ns    | 4 | 956 | 4 | 4 | 4 | 6 | 4 |  6 |  8 |  4 |
+-----------------+-------------+---+-----+---+---+---+---+---+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


