---
layout: page
---
This the IITB RISC microprocessor design what we did as a course project for EE309. 
![RISC MultiState High Level](/images/risc_microprocessor/risc_high_level_design.png){: width="320" }
![RISC Pipeline High Level](/images/risc_microprocessor/pipeline_high_level_design.png){: width="320" }

![RISC Multipath RTL](/images/risc_microprocessor/risc_rtl_view.png){: width="320" }
![RISC Pipeline RTL](/images/risc_microprocessor/RTL_viewer_pipeline.png){: width="320" }
