<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_master_translator_191/sim/PCIE_HIP_FDAS_altera_merlin_master_translator_191_k2xt5fq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_191" />
 <file
   path="altera_merlin_slave_translator_191/sim/PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_merlin_master_agent_191/sim/PCIE_HIP_FDAS_altera_merlin_master_agent_191_mpbm6tq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_agent_191" />
 <file
   path="altera_merlin_slave_agent_191/sim/PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_191" />
 <file
   path="altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_191" />
 <file
   path="altera_avalon_sc_fifo_1931/sim/PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1931" />
 <file
   path="altera_merlin_router_1921/sim/PCIE_HIP_FDAS_altera_merlin_router_1921_p6xnp3a.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/PCIE_HIP_FDAS_altera_merlin_router_1921_yiuwvbq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/PCIE_HIP_FDAS_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_7rxde4i.vhd"
   type="VHDL"
   library="altera_merlin_traffic_limiter_191"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/PCIE_HIP_FDAS_altera_merlin_traffic_limiter_191_6blplji.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_maph7pi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_jqhnmri.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_aex32mq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_li4dm4i.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_waitrequest_adapter_191/sim/altera_merlin_waitrequest_adapter.v"
   type="VERILOG"
   library="altera_merlin_waitrequest_adapter_191" />
 <file
   path="altera_merlin_waitrequest_adapter_191/sim/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="altera_merlin_waitrequest_adapter_191" />
 <file
   path="altera_mm_interconnect_1920/sim/PCIE_HIP_FDAS_altera_mm_interconnect_1920_u7axxza.vhd"
   type="VHDL"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_master_translator_191/sim/PCIE_HIP_FDAS_altera_merlin_master_translator_191_q6cbhvi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_191" />
 <file
   path="altera_merlin_router_1921/sim/PCIE_HIP_FDAS_altera_merlin_router_1921_22ekohy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/PCIE_HIP_FDAS_altera_merlin_router_1921_j3ubbhi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_wzxjsgi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_mm_interconnect_1920/sim/PCIE_HIP_FDAS_altera_mm_interconnect_1920_zfbcyaq.vhd"
   type="VHDL"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_master_translator_191/sim/PCIE_HIP_FDAS_altera_merlin_master_translator_191_g7h47bq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_191" />
 <file
   path="altera_merlin_router_1921/sim/PCIE_HIP_FDAS_altera_merlin_router_1921_p3tohby.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/PCIE_HIP_FDAS_altera_merlin_router_1921_uygknla.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_avalon_st_pipeline_stage_1920/sim/PCIE_HIP_FDAS_altera_avalon_st_pipeline_stage_1920_zterisq.sv"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1920" />
 <file
   path="altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1920" />
 <file
   path="altera_merlin_burst_adapter_1922/sim/PCIE_HIP_FDAS_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_wyh7ycq.vhd"
   type="VHDL"
   library="altera_merlin_burst_adapter_1922"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1922/sim/PCIE_HIP_FDAS_altera_merlin_burst_adapter_1922_yda6ubq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1922" />
 <file
   path="altera_merlin_burst_adapter_1922/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1922" />
 <file
   path="altera_merlin_burst_adapter_1922/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1922" />
 <file
   path="altera_merlin_burst_adapter_1922/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1922" />
 <file
   path="altera_merlin_burst_adapter_1922/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1922" />
 <file
   path="altera_merlin_burst_adapter_1922/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1922" />
 <file
   path="altera_merlin_burst_adapter_1922/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1922" />
 <file
   path="altera_merlin_burst_adapter_1922/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1922" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_stkzihq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_zqlsx3q.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_z42dfda.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_mm_interconnect_1920/sim/PCIE_HIP_FDAS_altera_mm_interconnect_1920_j5ntm2y.vhd"
   type="VHDL"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="sim/PCIE_HIP_FDAS.vhd"
   type="VHDL"
   library="PCIE_HIP_FDAS"
   hasInlineConfiguration="true" />
 <topLevel name="PCIE_HIP_FDAS.PCIE_HIP_FDAS" />
 <deviceFamily name="agilex" />
 <device name="AGFB014R24B2E2V" />
</simPackage>
