Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/ISE P N/Port/TBPort_isim_beh.exe -prj C:/ISE P N/Port/TBPort_beh.prj work.TBPort 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/ISE P N/Port/Ports.vhd" into library work
Parsing VHDL file "C:/ISE P N/Port/TBPort.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Ports [ports_default]
Compiling architecture behavior of entity tbport
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/ISE P N/Port/TBPort_isim_beh.exe
Fuse Memory Usage: 34844 KB
Fuse CPU Usage: 1546 ms
