# Hi, I'm Viet Ngo ðŸ‘‹
Analog & Mixed-Signal IC Design | SerDes | High-Speed Interfaces

I am passionate about integrated circuit design, with a strong focus on analog and mixed-signal systems, including high-speed serial links, data converters, and power management circuits.
My work spans from architecture and circuit design to layout, verification, and system-level evaluation.

ðŸ”¬ Research & Technical Interests

- High-speed SerDes & Receiver Equalization (CTLE, DFE, FFE)

- Current-steering DACs for wireline and transmitter applications

- Low-dropout (LDO) regulators and power management ICs

- Analog CMOS circuit design (op-amps, biasing, references)

- Signal integrity, PVT analysis, and layout-aware design

---
## Projects
|Topic| | Project | Year |
|---:|---|---|---|
| SERDES ||||
| |  1 | [RX Equalizer](https://github.com/Vietngo2748/RX-Equalizer-for-FR4-channel) |  2025 |
| DAC ||||
| |  2 | [12 bit current-steering DAC](https://github.com/Vietngo2748/12-bit-500MSPS-current-steering-DAC) |  2025 |
| LDO ||||
| |  3| [Capless LDO](https://github.com/Vietngo2748/Capless-LDO)                                |  2025 |
| Op-Amps ||||
| | 4| [Two stage Op-Amp](https://github.com/Vietngo2748/Two-Stage-Op-Amp)                                |  2024 |
| RTL Design ||||
| |  2 | [RISC-V CPU](https://github.com/Vietngo2748/RICS-V-simple-core)                        |  2024 |
| |  3 | [UART Peripheral](https://github.com/Vietngo2748/UART-IN-FPGA-DE-10-LITE)|  2024 |                         


---

