 SPDX-License-Identifier: GPL-2.0
 * Copyright (c) 2018 MediaTek Inc.
 * Author: Zhanguo Ju <zhanguo.ju@mediatek.com>
  MT7531 registers  Fields of PCS_CONTROL_1  Fields of SGMII_MODE  Values of SGMII_IF_MODE_FORCE_SPEED  Fields of QPHY_PWR_STATE_CTRL  Fields of PHYA_CTRL_SIGNAL3  Values of RG_TPHY_SPEED  Unique fields of (M)HWSTRAP for MT7531  Efuse Register Define  PHY ENABLE Register bitmap define  Fields of PHY_DEV1F_REG_403  PHY EEE Register bitmap of define  PHY Extend Register 0x14 bitmap of define  Fields of PHY_EXT_REG_14  PHY Extend Register 0x17 bitmap of define  Fields of PHY_EXT_REG_17  PHY Token Ring Register 0x10 bitmap of define  PHY Token Ring Register 0x12 bitmap of define  PHY DEV 0x1e Register bitmap of define  Fields of PHY_DEV1E_REG_0C6  Fields of PHY_DEV1E_REG_189  Values of XTAL_FSEL_S  TOP Signals Status Register  RGMII and SGMII PLL clock  GPIO mode define  GPIO GROUP IOLB SMT0 Control  Unique fields of PMCR for MT7531  Values of GP_MODE  Values of CLK_SKEW_IN  Values of CLK_SKEW_OUT  Proprietory Control Register of Internal Phy device 0x1e  Proprietory Control Register of Internal Phy device 0x1f  DSP Channel and NOD_ADDR gpio pinmux pins and functions define  Step 1: Speed select register setting  Step 2 : Disable AN  Step 3: SGMII force mode setting  For sgmii force mode, 0 is full duplex and 1 is half duplex  Step 4: XXX: Disable Link partner's AN and set force mode  Step 5: XXX: Special setting for PHYA ==> reserved for flexible  Step 6 : Release PHYA power down state  Step 7 : Polling SGMII_LINK_STATUS  Step 1: Speed select register setting  Step 2: Remote fault disable  Step 3: Setting Link partner's AN enable = 1  Step 4: Setting Link partner's device ability for speed/duplex  Step 5: AN re-start  Step 6: Special setting for PHYA ==> reserved for flexible  Step 7 : Polling SGMII_LINK_STATUS  PMCR's speed field 0x11 is reserved,
			 * sw should set 0x10
			  Step 1 : Disable MT7531 COREPLL  Step 2: switch to XTAL output  Step 3: disable PLLGP and enable program PLLGP  Step 4: program COREPLL output frequency to 500MHz  Set feedback divide ratio update signal to high  Wait for at least 16 XTAL clocks  Step 5: set feedback divide ratio update signal to low  Enable 325M clock for SGMII  Enable 250SSC clock for RGMII  Step 6: Enable MT7531 PLL  Step 1 : Disable MT7531 COREPLL  Step 2: switch to XTAL output  Step 3: disable PLLGP and enable program PLLGP  Step 4: program COREPLL output frequency to 500MHz  Set feedback divide ratio update signal to high  Wait for at least 16 XTAL clocks  Step 5: set feedback divide ratio update signal to low  Enable 325M clock for SGMII  Enable 250SSC clock for RGMII  Step 6: Enable MT7531 PLL  Set GPIO 0 interrupt mode  group = 0: do nothing, 1: 1st group (AE), 2: 2nd group (BE)  disable pll auto calibration  change pll sel  set divider ratio  set divider ratio  capacitance and resistance adjustment  disable pll auto calibration  change pll sel  set divider ratio  set divider ratio  capacitance and resistance adjustment  power down pll. additional delay is not required via mdio access  power up pll  Adjust DAC TX Delay  Disable EEE  Enable HW auto downshift  Increase SlvDPSready time  Adjust 100_mse_threshold  Disable mcc  PHY link down power saving enable  Set TX Pair delay selection  For ADC timing margin window for LDO calibration  Adjust AD sample timing  Adjust Line driver current for different mode  Adjust Line driver current for different mode  Adjust Line driver amplitude for 10BT  Adjust RX Echo path filter  Adjust RX HVGA bias current  Adjust TX class AB driver 1  Adjust TX class AB driver 2  Disable generate signal to clear the scramble_lock when lpi mode  roll back CR Force MAC link down before reset  Switch soft reset  Enable MDC input Schmitt Trigger  Set 7531 gpio pinmux  Global mac control settings  Internal PHYs are disabled by default. SW should enable them.
	 * Note that this may already be enabled in bootloader stage.
	  SPDX-License-Identifier: GPL-2.0
 * Copyright (c) 2018 MediaTek Inc.
 * Author: Zhanguo Ju <zhanguo.ju@mediatek.com>
  MT7531 registers  Fields of PCS_CONTROL_1  Fields of SGMII_MODE  Values of SGMII_IF_MODE_FORCE_SPEED  Fields of QPHY_PWR_STATE_CTRL  Fields of PHYA_CTRL_SIGNAL3  Values of RG_TPHY_SPEED  Unique fields of (M)HWSTRAP for MT7531  Efuse Register Define  PHY ENABLE Register bitmap define  Fields of PHY_DEV1F_REG_403  PHY EEE Register bitmap of define  PHY Extend Register 0x14 bitmap of define  Fields of PHY_EXT_REG_14  PHY Extend Register 0x17 bitmap of define  Fields of PHY_EXT_REG_17  PHY Token Ring Register 0x10 bitmap of define  PHY Token Ring Register 0x12 bitmap of define  PHY DEV 0x1e Register bitmap of define  Fields of PHY_DEV1E_REG_0C6  Fields of PHY_DEV1E_REG_189  Values of XTAL_FSEL_S  TOP Signals Status Register  RGMII and SGMII PLL clock  GPIO mode define  GPIO GROUP IOLB SMT0 Control  Unique fields of PMCR for MT7531  Values of GP_MODE  Values of CLK_SKEW_IN  Values of CLK_SKEW_OUT  Proprietory Control Register of Internal Phy device 0x1e  Proprietory Control Register of Internal Phy device 0x1f  DSP Channel and NOD_ADDR gpio pinmux pins and functions define  Step 1: Speed select register setting  Step 2 : Disable AN  Step 3: SGMII force mode setting  For sgmii force mode, 0 is full duplex and 1 is half duplex  Step 4: XXX: Disable Link partner's AN and set force mode  Step 5: XXX: Special setting for PHYA ==> reserved for flexible  Step 6 : Release PHYA power down state  Step 7 : Polling SGMII_LINK_STATUS  Step 1: Speed select register setting  Step 2: Remote fault disable  Step 3: Setting Link partner's AN enable = 1  Step 4: Setting Link partner's device ability for speed/duplex  Step 5: AN re-start  Step 6: Special setting for PHYA ==> reserved for flexible  Step 7 : Polling SGMII_LINK_STATUS  PMCR's speed field 0x11 is reserved,
			 * sw should set 0x10
			  Step 1 : Disable MT7531 COREPLL  Step 2: switch to XTAL output  Step 3: disable PLLGP and enable program PLLGP  Step 4: program COREPLL output frequency to 500MHz  Set feedback divide ratio update signal to high  Wait for at least 16 XTAL clocks  Step 5: set feedback divide ratio update signal to low  Enable 325M clock for SGMII  Enable 250SSC clock for RGMII  Step 6: Enable MT7531 PLL  Step 1 : Disable MT7531 COREPLL  Step 2: switch to XTAL output  Step 3: disable PLLGP and enable program PLLGP  Step 4: program COREPLL output frequency to 500MHz  Set feedback divide ratio update signal to high  Wait for at least 16 XTAL clocks  Step 5: set feedback divide ratio update signal to low  Enable 325M clock for SGMII  Enable 250SSC clock for RGMII  Step 6: Enable MT7531 PLL  Set GPIO 0 interrupt mode  group = 0: do nothing, 1: 1st group (AE), 2: 2nd group (BE)  disable pll auto calibration  change pll sel  set divider ratio  set divider ratio  capacitance and resistance adjustment  disable pll auto calibration  change pll sel  set divider ratio  set divider ratio  capacitance and resistance adjustment  power down pll. additional delay is not required via mdio access  power up pll  Adjust DAC TX Delay  Disable EEE  Enable HW auto downshift  Increase SlvDPSready time  Adjust 100_mse_threshold  Disable mcc  PHY link down power saving enable  Set TX Pair delay selection  For ADC timing margin window for LDO calibration  Adjust AD sample timing  Adjust Line driver current for different mode  Adjust Line driver current for different mode  Adjust Line driver amplitude for 10BT  Adjust RX Echo path filter  Adjust RX HVGA bias current  Adjust TX class AB driver 1  Adjust TX class AB driver 2  Disable generate signal to clear the scramble_lock when lpi mode  roll back CR Force MAC link down before reset  Switch soft reset  Enable MDC input Schmitt Trigger  Set 7531 gpio pinmux  Global mac control settings  Internal PHYs are disabled by default. SW should enable them.
	 * Note that this may already be enabled in bootloader stage.
	  SPDX-License-Identifier: GPL-2.0
 * Copyright (c) 2018 MediaTek Inc.
 * Author: Zhanguo Ju <zhanguo.ju@mediatek.com>
  MT7531 registers  Fields of PCS_CONTROL_1  Fields of SGMII_MODE  Values of SGMII_IF_MODE_FORCE_SPEED  Fields of QPHY_PWR_STATE_CTRL  Fields of PHYA_CTRL_SIGNAL3  Values of RG_TPHY_SPEED  Unique fields of (M)HWSTRAP for MT7531  Efuse Register Define  PHY ENABLE Register bitmap define  Fields of PHY_DEV1F_REG_403  PHY EEE Register bitmap of define  PHY Extend Register 0x14 bitmap of define  Fields of PHY_EXT_REG_14  PHY Extend Register 0x17 bitmap of define  Fields of PHY_EXT_REG_17  PHY Token Ring Register 0x10 bitmap of define  PHY Token Ring Register 0x12 bitmap of define  PHY DEV 0x1e Register bitmap of define  Fields of PHY_DEV1E_REG_0C6  Fields of PHY_DEV1E_REG_189  Values of XTAL_FSEL_S  TOP Signals Status Register  RGMII and SGMII PLL clock  GPIO mode define  GPIO GROUP IOLB SMT0 Control  Unique fields of PMCR for MT7531  Values of GP_MODE  Values of CLK_SKEW_IN  Values of CLK_SKEW_OUT  Proprietory Control Register of Internal Phy device 0x1e  Proprietory Control Register of Internal Phy device 0x1f  DSP Channel and NOD_ADDR gpio pinmux pins and functions define  Step 1: Speed select register setting  Step 2 : Disable AN  Step 3: SGMII force mode setting  For sgmii force mode, 0 is full duplex and 1 is half duplex  Step 4: XXX: Disable Link partner's AN and set force mode  Step 5: XXX: Special setting for PHYA ==> reserved for flexible  Step 6 : Release PHYA power down state  Step 7 : Polling SGMII_LINK_STATUS  Step 1: Speed select register setting  Step 2: Remote fault disable  Step 3: Setting Link partner's AN enable = 1  Step 4: Setting Link partner's device ability for speed/duplex  Step 5: AN re-start  Step 6: Special setting for PHYA ==> reserved for flexible  Step 7 : Polling SGMII_LINK_STATUS  PMCR's speed field 0x11 is reserved,
			 * sw should set 0x10
			  Step 1 : Disable MT7531 COREPLL  Step 2: switch to XTAL output  Step 3: disable PLLGP and enable program PLLGP  Step 4: program COREPLL output frequency to 500MHz  Set feedback divide ratio update signal to high  Wait for at least 16 XTAL clocks  Step 5: set feedback divide ratio update signal to low  Enable 325M clock for SGMII  Enable 250SSC clock for RGMII  Step 6: Enable MT7531 PLL  Step 1 : Disable MT7531 COREPLL  Step 2: switch to XTAL output  Step 3: disable PLLGP and enable program PLLGP  Step 4: program COREPLL output frequency to 500MHz  Set feedback divide ratio update signal to high  Wait for at least 16 XTAL clocks  Step 5: set feedback divide ratio update signal to low  Enable 325M clock for SGMII  Enable 250SSC clock for RGMII  Step 6: Enable MT7531 PLL  Set GPIO 0 interrupt mode  group = 0: do nothing, 1: 1st group (AE), 2: 2nd group (BE)  disable pll auto calibration  change pll sel  set divider ratio  set divider ratio  capacitance and resistance adjustment  disable pll auto calibration  change pll sel  set divider ratio  set divider ratio  capacitance and resistance adjustment  power down pll. additional delay is not required via mdio access  power up pll  Adjust DAC TX Delay  Disable EEE  Enable HW auto downshift  Increase SlvDPSready time  Adjust 100_mse_threshold  Disable mcc  PHY link down power saving enable  Set TX Pair delay selection  For ADC timing margin window for LDO calibration  Adjust AD sample timing  Adjust Line driver current for different mode  Adjust Line driver current for different mode  Adjust Line driver amplitude for 10BT  Adjust RX Echo path filter  Adjust RX HVGA bias current  Adjust TX class AB driver 1  Adjust TX class AB driver 2  Disable generate signal to clear the scramble_lock when lpi mode  roll back CR Force MAC link down before reset  Switch soft reset  Enable MDC input Schmitt Trigger  Set 7531 gpio pinmux  Global mac control settings  Internal PHYs are disabled by default. SW should enable them.
	 * Note that this may already be enabled in bootloader stage.
	 