INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/UART_trial/UART_trial.srcs/sources_1/new/UART_baudrate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_BaudRate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/UART_trial/UART_trial.srcs/sources_1/new/UART_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_master
WARNING: [VRFC 10-2379] empty port in module declaration [/home/itzzinfinity/Cozy Drive/100daysofRTL/UART_trial/UART_trial.srcs/sources_1/new/UART_master.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/UART_trial/UART_trial.srcs/sources_1/new/UART_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_rs232_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/UART_trial/UART_trial.srcs/sources_1/new/UART_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_rs232_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/UART_trial/UART_trial.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
