// Seed: 3170701194
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input logic id_2,
    output logic id_3,
    input tri id_4,
    input wire id_5,
    output supply0 id_6,
    input supply1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  id_10(
      .id_0(1'h0), .id_1(1)
  );
  wire id_11;
  wire id_12;
  always @(posedge 1'd0 or posedge 1) begin : LABEL_0
    id_3 <= id_2;
  end
  wand id_13 = 1'b0;
endmodule
