
#ifndef __SKX_PERFEVTSEL_WRITE_MASKS_H__
#define __SKX_PERFEVTSEL_WRITE_MASKS_H__

// Various masks for PerfEvtSel registers
// Should be used to directly program the aforementioned
// register by means of msr-tools program.

#define MEM_LOAD_RETIRED_L1_HIT       0x004301d1
#define MEM_LOAD_RETIRED_L2_HIT       0x004302d1
#define MEM_LOAD_RETIRED_L3_HIT       0x004304d1
#define MEM_LOAD_RETIRED_L1_MISS      0x004308d1
#define MEM_LOAD_RETIRED_L2_MISS      0x004310d1
#define MEM_LOAD_RETIRED_L3_MISS      0x004320d1
#define MEM_LOAD_RETIRED_FB_HIT       0x004340d1
#define MEM_LOAD_RETIRED_ALL_LOADS    0x004381d0
#define L2_RQSTS_MISS                 0x00433f24
#define L1D_REPLACEMENTS              0x00430151
#define L2_LINES_IN                   0x00431ff1
#define IDI_MISC_WB_DOWNGRADE         0x004304fe
#define FREQ_MAX_LIMIT_THERMAL_CYCLES 0x00400004
#define FREQ_MAX_LIMIT_POWER_CYCLES   0x00400005
#define MCP_PROCHOT_CYCLES            0x00400006
#define FREQ_TRANS_CYCLES             0x00400074
#define FREQ_MAX_LIMIT_THERMAL_CYCLES 0x00400004
#define XSNP_RESP_EVICT_RSP_HITFSE    0x00408132
#define SF_EVICTION_M_STATE           0x0040013d
#define SF_EVICTION_E_STATE           0x0040023d
#define SF_EVICTION_S_STATE           0x0040043d
#define CPU_CLK_UNHALTED_KERNEL       0x0042003c
#define CPU_CLK_UNHALTED_REF_XCLK     0x0063013c
#define INSTR_RETIRED_KERNEL          0x004200c0
#define OFFCORE_REQUESTS_L3_MISS_DEMAND_DATA_READ_UK 0x004310b0
#define OFFCORE_REQUESTS_L3_MISS_DEMAND_DATA_READ_U  0x004110b0
#define OFFCORE_REQUESTS_L3_MISS_DEMAND_DATA_READ_K  0x004210b0
#define INSTR_RETIRED_ANY_UK          0x00430100
#define INSTR_RETIRED_ANY_K           0x00420100
#define INSTR_RETIRED_ANY_U           0x00410100
#define CPU_CLK_UNHALTED_THREAD_UK    0x00430200
#define CPU_CLK_UNHALTED_THREAD_K     0x00420200
#define CPU_CLK_UNHALTED_THREAD_U     0x00410200
#define CPU_CLK_UNHALTED_REF_TSC_UK   0x00430300
#define CPU_CLK_UNHALTED_REF_TSC_K    0x00420300
#define CPU_CLK_UNHALTED_REF_TSC_U    0x00410300
#define LD_BLOCKS_STORE_FORWARD_UK    0x00430203
#define LD_BLOCKS_STORE_FORWARD_K     0x00410203
#define LD_BLOCKS_STORE_FORWARD_U     0x00420203
#define LD_BLOCKS_NO_SR_UK            0x00430803
#define LD_BLOCKS_NO_SR_K             0x00420803
#define LD_BLOCKS_NO_SR_U             0x00410803
#define LD_BLOCKS_PARTIAL_ADDRESS_ALIAS_UK 0x00430107
#define LD_BLOCKS_PARTIAL_ADDRESS_ALIAS_K  0x00420107
#define LD_BLOCKS_PARTIAL_ADDRESS_ALIAS_U  0x00410107
#define DTLB_LOAD_MISSES_MISS_CAUSES_A_WALK_UK 0x00430108
#define DTLB_LOAD_MISSES_MISS_CAUSES_A_WALK_K  0x00420108
#define DTLB_LOAD_MISSES_MISS_CAUSES_A_WALK_U  0x00410108
#define DTLB_LOAD_MISSES_WALK_COMPLETED_4K_UK  0x00430208
#define DTLB_LOAD_MISSES_WALK_COMPLETED_4K_K   0x00420208
#define DTLB_LOAD_MISSES_WALK_COMPLETED_4K_U   0x00410208
#define DTLB_LOAD_MISSES_WALK_COMPLETED_2M_4M_UK  0x00430408
#define DTLB_LOAD_MISSES_WALK_COMPLETED_2M_4M_K   0x00420408
#define DTLB_LOAD_MISSES_WALK_COMPLETED_2M_4M_U   0x00410408
#define DTLB_LOAD_MISSES_WALK_COMPLETED_1G_UK     0x00430808
#define DTLB_LOAD_MISSES_WALK_COMPLETED_1G_K      0x00420808
#define DTLB_LOAD_MISSES_WALK_COMPLETED_1G_U      0x00410808
#define DTLB_LOAD_MISSES_WALK_COMPLETED_UK        0x00430e08
#define DTLB_LOAD_MISSES_WALK_COMPLETED_K         0x00420e08
#define DTLB_LOAD_MISSES_WALK_COMPLETED_U         0x00410e08
#define DTLB_LOAD_MISSES_WALK_PENDING_UK          0x00431008
#define DTLB_LOAD_MISSES_WALK_PENDING_K           0x00421008
#define DTLB_LOAD_MISSES_WALK_PENDING_U           0x00411008
#define DTLB_LOAD_MISSES_WALK_ACTIVE_UK           0x01431008
#define DTLB_LOAD_MISSES_WALK_ACTIVE_K            0x01421008
#define DTLB_LOAD_MISSES_WALK_ACTIVE_U            0x01411008
#define DTLB_LOAD_MISSES_STLB_HIT_UK              0x00432028
#define DTLB_LOAD_MISSES_STLB_HIT_K               0x00422028
#define DTLB_LOAD_MISSES_STLB_HIT_U               0x00412028
#define INT_MISC_RECOVERY_CYCLES_UK               0x0043010D
#define INT_MISC_RECOVERY_CYCLES_K                0x0042010D
#define INT_MISC_RECOVERY_CYCLES_U                0x0041010D
#define INT_MISC_RECOVERY_CYCLES_ANY_SET_UK       0x0063010D
#define INT_MISC_RECOVERY_CYCLES_ANY_SET_K        0x0062010D
#define INT_MISC_RECOVERY_CYCLES_ANY_SET_U        0x0061010D
#define INT_MISC_CLEAR_RESTEER_CYCLES_UK          0x0043800D
#define INT_MISC_CLEAR_RESTEER_CYCLES_K           0x0042800D
#define INT_MISC_CLEAR_RESTEER_CYCLES_U           0x0041800D
#define UOPS_ISSUED_STALL_CYCLES_UK               0x0043010e
#define UOPS_ISSUED_STALL_CYCLES_K                0x0042010e
#define UOPS_ISSUED_STALL_CYCLES_U                0x0041010e
#define UOPS_ISSUED_ANY_UK                        0x0043010e
#define UOPS_ISSUED_ANY_K                         0x0042010e
#define UOPS_ISSUED_ANY_U                         0x0041010e
#define UOPS_ISSUED_VECTOR_WIDTH_MISMATCH_UK      0x0043020e
#define UOPS_ISSUED_VECTOR_WIDTH_MISMATCH_K       0x0042020e
#define UOPS_ISSUED_VECTOR_WIDTH_MISMATCH_U       0x0041020e 
#define UOPS_ISSUED_SLOW_LEA_UK                   0x0043200e
#define UOPS_ISSUED_SLOW_LEA_K                    0x0042200e
#define UOPS_ISSUED_SLOW_LEA_U                    0x0041200e
#define ARITH_DIVIDER_ACTIVE_UK_CMASK             0x01430114
#define ARITH_DIVIDER_ACTIVE_K_CMASK              0x01420114
#define ARITH_DIVIDER_ACTIVE_U_CMASK              0x01410114  
#define L2_RQSTS_DEMAND_DATA_RD_MISS_UK           0x00432124
#define L2_RQSTS_DEMAND_DATA_RD_MISS_K            0x00422124
#define L2_RQSTS_DEMAND_DATA_RD_MISS_U            0x00412124
#define L2_RQSTS_RFO_MISS_UK                      0x00432224
#define L2_RQSTS_RFO_MISS_K                       0x00422224
#define L2_RQSTS_RFO_MISS_U                       0x00412224
#define L2_RQSTS_CODE_RD_MISS_UK                  0x00432424
#define L2_RQSTS_CODE_RD_MISS_K                   0x00422424
#define L2_RQSTS_CODE_RD_MISS_U                   0x00412424
#define L2_RQSTS_ALL_DEMAND_MISS_UK               0x00432724
#define L2_RQSTS_ALL_DEMAND_MISS_K                0x00422724
#define L2_RQSTS_ALL_DEMAND_MISS_U                0x00412724
#define L2_RQSTS_PF_MISS_UK                       0x00433824
#define L2_RQSTS_PF_MISS_K                        0x00423824
#define L2_RQSTS_PF_MISS_U                        0x00413824
#define L2_RQSTS_MISS_UK                          0x00433f24
#define L2_RQSTS_MISS_K                           0x00423f24
#define L2_RQSTS_MISS_U                           0x00413f24 


#endif /*__SKX_PERFEVTSEL_WRITE_MASKS_H__*/
