; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
;RUN: llc < %s -mtriple=amdgcn -mcpu=gfx1300 -verify-machineinstrs | FileCheck -check-prefixes=GFX13,GFX13-SDAG %s
;RUN: llc < %s -global-isel -mtriple=amdgcn -mcpu=gfx1300 -verify-machineinstrs | FileCheck -check-prefixes=GFX13,GFX13-GISEL %s

define amdgpu_ps void @tbuffer_store_d16_x(i32 %rsrc, half %data) {
; GFX13-LABEL: tbuffer_store_d16_x:
; GFX13:       ; %bb.0: ; %main_body
; GFX13-NEXT:    tbuffer_store_d16_format_x v1, off, v0, null format:[BUF_FMT_10_10_10_2_SNORM] scope:SCOPE_SE
; GFX13-NEXT:    s_endpgm
main_body:
  call void @llvm.amdgcn.raw.tbuffer.store.f16(half %data, i32 %rsrc, i32 0, i32 0, i32 33, i32 0)
  ret void
}

define amdgpu_ps void @tbuffer_store_d16_xy(i32 %rsrc, <2 x half> %data) {
; GFX13-LABEL: tbuffer_store_d16_xy:
; GFX13:       ; %bb.0: ; %main_body
; GFX13-NEXT:    tbuffer_store_d16_format_xy v1, off, v0, null format:[BUF_FMT_10_10_10_2_SNORM] scope:SCOPE_SE
; GFX13-NEXT:    s_endpgm
main_body:
  call void @llvm.amdgcn.raw.tbuffer.store.v2f16(<2 x half> %data, i32 %rsrc, i32 0, i32 0, i32 33, i32 0)
  ret void
}

define amdgpu_ps void @tbuffer_store_d16_xyz(i32 %rsrc, <4 x half> %data) {
; GFX13-SDAG-LABEL: tbuffer_store_d16_xyz:
; GFX13-SDAG:       ; %bb.0: ; %main_body
; GFX13-SDAG-NEXT:    v_mov_b32_e32 v4, v1
; GFX13-SDAG-NEXT:    v_and_b32_e32 v5, 0xffff, v2
; GFX13-SDAG-NEXT:    tbuffer_store_d16_format_xyz v[4:5], off, v0, null format:[BUF_FMT_10_10_10_2_SNORM] scope:SCOPE_SE
; GFX13-SDAG-NEXT:    s_endpgm
;
; GFX13-GISEL-LABEL: tbuffer_store_d16_xyz:
; GFX13-GISEL:       ; %bb.0: ; %main_body
; GFX13-GISEL-NEXT:    v_dual_mov_b32 v4, v1 :: v_dual_mov_b32 v5, v2
; GFX13-GISEL-NEXT:    tbuffer_store_d16_format_xyz v[4:5], off, v0, null format:[BUF_FMT_10_10_10_2_SNORM] scope:SCOPE_SE
; GFX13-GISEL-NEXT:    s_endpgm
main_body:
  %data_subvec = shufflevector <4 x half> %data, <4 x half> undef, <3 x i32> <i32 0, i32 1, i32 2>
  call void @llvm.amdgcn.raw.tbuffer.store.v3f16(<3 x half> %data_subvec, i32 %rsrc, i32 0, i32 0, i32 33, i32 0)
  ret void
}

define amdgpu_ps void @tbuffer_store_d16_xyzw(i32 %rsrc, <4 x half> %data) {
; GFX13-SDAG-LABEL: tbuffer_store_d16_xyzw:
; GFX13-SDAG:       ; %bb.0: ; %main_body
; GFX13-SDAG-NEXT:    v_dual_mov_b32 v3, v2 :: v_dual_mov_b32 v2, v1
; GFX13-SDAG-NEXT:    tbuffer_store_d16_format_xyzw v[2:3], off, v0, null format:[BUF_FMT_10_10_10_2_SNORM] scope:SCOPE_SE
; GFX13-SDAG-NEXT:    s_endpgm
;
; GFX13-GISEL-LABEL: tbuffer_store_d16_xyzw:
; GFX13-GISEL:       ; %bb.0: ; %main_body
; GFX13-GISEL-NEXT:    v_dual_mov_b32 v4, v1 :: v_dual_mov_b32 v5, v2
; GFX13-GISEL-NEXT:    tbuffer_store_d16_format_xyzw v[4:5], off, v0, null format:[BUF_FMT_10_10_10_2_SNORM] scope:SCOPE_SE
; GFX13-GISEL-NEXT:    s_endpgm
main_body:
  call void @llvm.amdgcn.raw.tbuffer.store.v4f16(<4 x half> %data, i32 %rsrc, i32 0, i32 0, i32 33, i32 0)
  ret void
}

declare void @llvm.amdgcn.raw.tbuffer.store.f16(half, i32, i32, i32, i32, i32)
declare void @llvm.amdgcn.raw.tbuffer.store.v2f16(<2 x half>, i32, i32, i32, i32, i32)
declare void @llvm.amdgcn.raw.tbuffer.store.v3f16(<3 x half>, i32, i32, i32, i32, i32)
declare void @llvm.amdgcn.raw.tbuffer.store.v4f16(<4 x half>, i32, i32, i32, i32, i32)
