$comment
	File created using the following command:
		vcd file tx_shift_register.msim.vcd -direction
$end
$date
	Mon Nov 20 15:10:23 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module tx_shift_register_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 10 # tx_sr_in [9:0] $end
$var reg 1 $ tx_sr_load $end
$var reg 1 % tx_sr_shift $end
$var wire 1 & tx_sr_out $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . clk~combout $end
$var wire 1 / clk~clkctrl_outclk $end
$var wire 1 0 reset~combout $end
$var wire 1 1 tx_sr_load~combout $end
$var wire 1 2 tx_sr_shift~combout $end
$var wire 1 3 tmp_data~10_combout $end
$var wire 1 4 tmp_data~11_combout $end
$var wire 1 5 tmp_data~9_combout $end
$var wire 1 6 tmp_data~1_combout $end
$var wire 1 7 tmp_data~8_combout $end
$var wire 1 8 tmp_data~7_combout $end
$var wire 1 9 tmp_data~6_combout $end
$var wire 1 : tmp_data~5_combout $end
$var wire 1 ; tmp_data~4_combout $end
$var wire 1 < tmp_data~3_combout $end
$var wire 1 = tmp_data~2_combout $end
$var wire 1 > tmp_data~0_combout $end
$var wire 1 ? tx_sr_out~reg0feeder_combout $end
$var wire 1 @ tx_sr_out~reg0_regout $end
$var wire 1 A tmp_data [9] $end
$var wire 1 B tmp_data [8] $end
$var wire 1 C tmp_data [7] $end
$var wire 1 D tmp_data [6] $end
$var wire 1 E tmp_data [5] $end
$var wire 1 F tmp_data [4] $end
$var wire 1 G tmp_data [3] $end
$var wire 1 H tmp_data [2] $end
$var wire 1 I tmp_data [1] $end
$var wire 1 J tmp_data [0] $end
$var wire 1 K tx_sr_in~combout [9] $end
$var wire 1 L tx_sr_in~combout [8] $end
$var wire 1 M tx_sr_in~combout [7] $end
$var wire 1 N tx_sr_in~combout [6] $end
$var wire 1 O tx_sr_in~combout [5] $end
$var wire 1 P tx_sr_in~combout [4] $end
$var wire 1 Q tx_sr_in~combout [3] $end
$var wire 1 R tx_sr_in~combout [2] $end
$var wire 1 S tx_sr_in~combout [1] $end
$var wire 1 T tx_sr_in~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
b101 #
0$
0%
0&
x'
0(
1)
x*
1+
1,
1-
0.
0/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
1T
0S
1R
0Q
0P
0O
0N
0M
0L
0K
$end
#10000
1!
1.
1/
0'
#20000
1$
0!
11
0.
0/
1'
1>
1<
16
#30000
1!
1.
1/
0'
1J
1H
1?
#40000
0$
0!
01
0.
0/
1'
0>
1=
0<
06
#50000
1!
1.
1/
0'
1@
1&
#60000
0!
0.
0/
1'
#70000
1!
1.
1/
0'
#80000
0!
0.
0/
1'
#90000
1!
1.
1/
0'
#100000
1%
0!
12
0.
0/
1'
16
#110000
1!
1.
1/
0'
0J
1I
0H
0?
1>
0=
#120000
0%
0!
02
0.
0/
1'
06
#130000
1!
1.
1/
0'
0@
0&
#140000
0!
0.
0/
1'
#150000
1!
1.
1/
0'
#160000
1%
0!
12
0.
0/
1'
16
#170000
1!
1.
1/
0'
1J
0I
1?
0>
#180000
0%
0!
02
0.
0/
1'
06
#190000
1!
1.
1/
0'
1@
1&
#200000
0"
0!
00
0.
0/
1'
16
#210000
1!
1.
1/
0'
0J
0?
#220000
1"
0!
10
0.
0/
1'
06
#230000
1!
1.
1/
0'
0@
0&
#240000
0!
0.
0/
1'
#250000
1!
1.
1/
0'
#260000
0!
0.
0/
1'
#270000
1!
1.
1/
0'
#280000
0!
0.
0/
1'
#290000
1!
1.
1/
0'
#300000
0!
0.
0/
1'
#310000
1!
1.
1/
0'
#320000
0!
0.
0/
1'
#330000
1!
1.
1/
0'
#340000
0!
0.
0/
1'
#350000
1!
1.
1/
0'
#360000
0!
0.
0/
1'
#370000
1!
1.
1/
0'
#380000
0!
0.
0/
1'
#390000
1!
1.
1/
0'
#400000
