#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Mar 18 10:40:16 2015
# Process ID: 13056
# Log file: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/vivado.log
# Journal file: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Xilinx\Vivado\2014.2\progetti\WP1\WP1\WP1.xpr}
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
startgroup
create_bd_cell -type ip -vlnv Lpsc.in2p3.fr:user:Interface_uub:1.01 Interface_uub_1
endgroup
set_property location {7.5 2393 925} [get_bd_cells Interface_uub_1]
delete_bd_objs [get_bd_cells Interface_uub_1]
update_ip_catalog -rebuild
set_property ip_repo_paths  c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo [current_fileset]
update_ip_catalog
update_ip_catalog -add_ip C:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0/component.xml -repo_path c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo
update_ip_catalog -delete_ip xilinx.com:ip:util_ds_buf:1.0 -repo_path c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo
startgroup
create_bd_cell -type ip -vlnv Lpsc.in2p3.fr:user:Interface_uub:1.01 Interface_uub_1
endgroup
delete_bd_objs [get_bd_cells Interface_uub_1]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_nets xlconstant_3_dout] [get_bd_nets util_ds_buf_3_IBUF_OUT] [get_bd_nets xlconstant_1_dout] [get_bd_nets xlconstant_2_dout] [get_bd_nets selectio_wiz_1_data_in_to_device] [get_bd_nets selectio_wiz_0_data_in_to_device] [get_bd_cells Interface_uub_0]
set_property location {1 272 408} [get_bd_cells processing_system7_0]
set_property location {2.5 1085 491} [get_bd_cells processing_system7_0_axi_periph]
set_property location {1 380 755} [get_bd_cells rst_processing_system7_0_100M]
set_property location {2 980 522} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2.5 995 528} [get_bd_cells processing_system7_0_axi_periph]
set_property location {4 1605 568} [get_bd_cells axi_gpio_0]
set_property location {4 1606 508} [get_bd_cells axi_gpio_0]
set_property location {1 269 974} [get_bd_cells util_ds_buf_2]
regenerate_bd_layout -routing
set_property location {2 794 920} [get_bd_cells selectio_wiz_0]
set_property location {2 756 1167} [get_bd_cells xlconstant_1]
set_property location {1 364 1152} [get_bd_cells util_ds_buf_2]
set_property location {1 338 1029} [get_bd_cells util_ds_buf_4]
set_property location {126 1174} [get_bd_ports ADC1_N]
regenerate_bd_layout -routing
set_property location {2.5 923 415} [get_bd_cells processing_system7_0_axi_periph]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv Lpsc.in2p3.fr:user:Interface_uub:1.01 Interface_uub_0
endgroup
delete_bd_objs [get_bd_cells Interface_uub_0]
set_property ip_repo_paths  {} [current_fileset]
update_ip_catalog
set_property ip_repo_paths  C:/Xilinx/Vivado/2014.2/progetti/ip_repo [current_fileset]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv Lpsc.in2p3.fr:user:Interface_uub:1.01 Interface_uub_0
endgroup
set_property location {3.5 1416 990} [get_bd_cells Interface_uub_0]
connect_bd_net [get_bd_pins selectio_wiz_1/data_in_to_device] [get_bd_pins Interface_uub_0/adc0]
connect_bd_net [get_bd_pins selectio_wiz_0/data_in_to_device] [get_bd_pins Interface_uub_0/adc1]
set_property location {2 810 1164} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins Interface_uub_0/adc2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins Interface_uub_0/adc3]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins Interface_uub_0/adc4]
connect_bd_intf_net [get_bd_intf_pins Interface_uub_0/S00_AXI] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins Interface_uub_0/FPGA_CK] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {2 783 179} [get_bd_cells util_ds_buf_3]
set_property location {2 900 61} [get_bd_cells util_ds_buf_1]
connect_bd_net [get_bd_pins Interface_uub_0/ADC_CK] [get_bd_pins util_ds_buf_3/IBUF_OUT]
set_property location {5 1889 172} [get_bd_cells util_ds_buf_0]
set_property location {2093 180} [get_bd_ports adc_clk_N]
set_property location {3 1188 558} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2.5 1072 575} [get_bd_cells processing_system7_0_axi_periph]
set_property location {4.5 1746 567} [get_bd_cells axi_gpio_0]
ipx::edit_ip_in_project -upgrade true -name {Interface_uub_v1_01_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/Interface_uub_v1_01_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
current_project WP1
save_bd_design
launch_runs synth_1
reset_run synth_1
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins Interface_uub_0/s00_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins Interface_uub_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
launch_runs synth_1
wait_on_run synth_1
current_project Interface_uub_v1_01_project
update_compile_order -fileset sources_1
launch_runs synth_1
wait_on_run synth_1
current_project WP1
current_project Interface_uub_v1_01_project
ipx::create_xgui_files [ipx::current_core]
current_project WP1
current_project Interface_uub_v1_01_project
update_compile_order -fileset sources_1
ipx::create_xgui_files [ipx::current_core]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
set_property vendor {INFN Lecce} [ipx::current_core]
undo
set_property vendor {le.infn.it} [ipx::current_core]
set_property display_name {Interface_ADC_AXI} [ipx::current_core]
set_property name {Interface Twin ADC} [ipx::current_core]
set_property name {Interface_ADC} [ipx::current_core]
set_property version {1.0} [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
current_project WP1
current_project Interface_uub_v1_01_project
ipx::update_ip_instances -delete_project true
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
save_project_as interface_ADC C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC -force
import_files
close_project
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
ipx::create_xgui_files [ipx::current_core]
startgroup
current_project WP1
create_bd_cell -type ip -vlnv le.infn.it:user:Interface_ADC:1.0 Interface_ADC_0
endgroup
set_property location {5 1846 1129} [get_bd_cells Interface_ADC_0]
delete_bd_objs [get_bd_cells Interface_ADC_0]
undo
delete_bd_objs [get_bd_nets xlconstant_2_dout] [get_bd_nets selectio_wiz_0_data_in_to_device] [get_bd_nets xlconstant_1_dout] [get_bd_nets xlconstant_3_dout] [get_bd_nets util_ds_buf_3_IBUF_OUT] [get_bd_nets selectio_wiz_1_data_in_to_device] [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_cells Interface_uub_0]
set_property location {4.5 1634 1075} [get_bd_cells Interface_ADC_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins Interface_ADC_0/S00_AXI]
connect_bd_net [get_bd_pins Interface_ADC_0/ADC_CK] [get_bd_pins util_ds_buf_3/IBUF_OUT]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins Interface_ADC_0/FPGA_CK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins selectio_wiz_1/data_in_to_device] [get_bd_pins Interface_ADC_0/adc0]
connect_bd_net [get_bd_pins Interface_ADC_0/adc1] [get_bd_pins selectio_wiz_0/data_in_to_device]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins Interface_ADC_0/adc2]
connect_bd_net [get_bd_pins Interface_ADC_0/adc3] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins Interface_ADC_0/adc4]
save_bd_design
current_project Interface_ADC_v1_0_project
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
current_project WP1
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
current_project Interface_ADC_v1_0_project
ipx::create_xgui_files [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
current_project WP1
reset_run synth_1
current_project Interface_ADC_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
startgroup
create_bd_port -dir I TRIG_IN
connect_bd_net [get_bd_pins /Interface_ADC_0/TRIG_IN] [get_bd_ports TRIG_IN]
endgroup
startgroup
create_bd_port -dir O TRIG_OUT
connect_bd_net [get_bd_pins /Interface_ADC_0/TRIG_OUT] [get_bd_ports TRIG_OUT]
endgroup
open_run impl_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
startgroup
set_property -dict [list CONFIG.CONST_VAL {33554158}] [get_bd_cells xlconstant_2]
endgroup
close_design
save_bd_design
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
delete_bd_objs [get_bd_nets TRIG_IN_1] [get_bd_ports TRIG_IN]
delete_bd_objs [get_bd_nets Interface_ADC_0_TRIG_OUT] [get_bd_ports TRIG_OUT]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
startgroup
create_bd_port -dir I TRIG_IN
connect_bd_net [get_bd_pins /Interface_ADC_0/TRIG_IN] [get_bd_ports TRIG_IN]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
set_property iostandard LVCMOS18 [get_ports [list TRIG_IN]]
set_property iostandard LVCMOS25 [get_ports [list TRIG_IN]]
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

delete_bd_objs [get_bd_nets selectio_wiz_0_data_in_to_device]
connect_bd_net -net [get_bd_nets xlconstant_1_dout] [get_bd_pins Interface_ADC_0/adc1] [get_bd_pins xlconstant_1/dout]
delete_bd_objs [get_bd_nets xlconstant_2_dout] [get_bd_cells xlconstant_2]
delete_bd_objs [get_bd_nets xlconstant_3_dout] [get_bd_cells xlconstant_3]
startgroup
set_property -dict [list CONFIG.CONST_VAL {33550062}] [get_bd_cells xlconstant_1]
endgroup
connect_bd_net -net [get_bd_nets xlconstant_1_dout] [get_bd_pins Interface_ADC_0/adc3] [get_bd_pins xlconstant_1/dout]
connect_bd_net -net [get_bd_nets xlconstant_1_dout] [get_bd_pins Interface_ADC_0/adc4] [get_bd_pins xlconstant_1/dout]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
ipx::create_xgui_files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
launch_runs synth_1
wait_on_run synth_1
current_project WP1
disconnect_bd_net /xlconstant_1_dout [get_bd_pins Interface_ADC_0/adc4]
disconnect_bd_net /xlconstant_1_dout [get_bd_pins Interface_ADC_0/adc3]
current_project Interface_ADC_v1_0_project
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

delete_bd_objs [get_bd_nets util_ds_buf_3_IBUF_OUT]
undo
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
current_project WP1
disconnect_bd_net /xlconstant_1_dout [get_bd_pins Interface_ADC_0/adc1]
connect_bd_net [get_bd_pins Interface_ADC_0/adc1] [get_bd_pins selectio_wiz_0/data_in_to_device]
set_property location {2 831 1073} [get_bd_cells selectio_wiz_0]
set_property location {2 805 1058} [get_bd_cells selectio_wiz_0]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

current_project Interface_ADC_v1_0_project
current_project WP1
delete_bd_objs [get_bd_nets util_ds_buf_3_IBUF_OUT]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins Interface_ADC_0/ADC_CK] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

launch_sdk -workspace C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1 -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf
delete_bd_objs [get_bd_nets selectio_wiz_0_data_in_to_device]
connect_bd_net -net [get_bd_nets xlconstant_1_dout] [get_bd_pins Interface_ADC_0/adc1] [get_bd_pins xlconstant_1/dout]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

disconnect_bd_net /xlconstant_1_dout [get_bd_pins Interface_ADC_0/adc1]
connect_bd_net [get_bd_pins selectio_wiz_0/data_in_to_device] [get_bd_pins Interface_ADC_0/adc1]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins Interface_ADC_0/FPGA_CK]
connect_bd_net [get_bd_pins util_ds_buf_3/IBUF_OUT] [get_bd_pins Interface_ADC_0/FPGA_CK]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins Interface_ADC_0/ADC_CK]
connect_bd_net -net [get_bd_nets util_ds_buf_3_IBUF_OUT] [get_bd_pins Interface_ADC_0/ADC_CK] [get_bd_pins util_ds_buf_3/IBUF_OUT]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins selectio_wiz_1/clk_in]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins selectio_wiz_0/clk_in]
connect_bd_net -net [get_bd_nets util_ds_buf_3_IBUF_OUT] [get_bd_pins selectio_wiz_0/clk_in] [get_bd_pins util_ds_buf_3/IBUF_OUT]
connect_bd_net -net [get_bd_nets util_ds_buf_3_IBUF_OUT] [get_bd_pins selectio_wiz_1/clk_in] [get_bd_pins util_ds_buf_3/IBUF_OUT]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
disconnect_bd_net /util_ds_buf_3_IBUF_OUT [get_bd_pins selectio_wiz_1/clk_in]
disconnect_bd_net /util_ds_buf_3_IBUF_OUT [get_bd_pins selectio_wiz_0/clk_in]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins selectio_wiz_0/clk_in] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins selectio_wiz_1/clk_in] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

current_project Interface_ADC_v1_0_project
current_project WP1
current_project Interface_ADC_v1_0_project
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
disconnect_bd_net /util_ds_buf_3_IBUF_OUT [get_bd_pins Interface_ADC_0/FPGA_CK]
connect_bd_net -net [get_bd_nets util_ds_buf_3_IBUF_OUT] [get_bd_pins Interface_ADC_0/FPGA_CK] [get_bd_pins util_ds_buf_3/IBUF_OUT]
disconnect_bd_net /util_ds_buf_3_IBUF_OUT [get_bd_pins Interface_ADC_0/FPGA_CK]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins Interface_ADC_0/FPGA_CK] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
current_project WP1
launch_runs impl_1
wait_on_run impl_1
current_project Interface_ADC_v1_0_project
current_project WP1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

startgroup
set_property -dict [list CONFIG.CONST_VAL {472783918}] [get_bd_cells xlconstant_1]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
current_project Interface_ADC_v1_0_project
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
current_project WP1
startgroup
set_property package_pin L18 [get_ports {ADC1_CLK_P[0]}]
endgroup
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
delete_bd_objs [get_bd_nets util_ds_buf_3_IBUF_OUT]
delete_bd_objs [get_bd_nets util_ds_buf_1_IBUF_OUT]
connect_bd_net [get_bd_ports ADC1_clk] [get_bd_pins util_ds_buf_3/IBUF_OUT]
connect_bd_net [get_bd_pins Interface_ADC_0/ADC_CK] [get_bd_pins util_ds_buf_1/IBUF_OUT]
save_bd_design
startgroup
set_property package_pin C15 [get_ports {ADC2_CLK_P[0]}]
endgroup
save_constraints -force
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
current_project Interface_ADC_v1_0_project
current_project WP1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
current_project Interface_ADC_v1_0_project
current_project WP1
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
current_project Interface_ADC_v1_0_project
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
current_project WP1
current_project Interface_ADC_v1_0_project
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
current_project WP1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
current_project Interface_ADC_v1_0_project
file mkdir c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.sdk
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
ipx::remove_all_port [ipx::current_core]
current_project WP1
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd} -top_module_name {Interface_uub_v1_0}
set_property group_name {UnGrouped} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property group_name {UnGrouped} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property group_name {UnGrouped} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property group_name {UnGrouped} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
ipx::create_xgui_files [ipx::current_core]
current_project Interface_ADC_v1_0_project
ipx::update_ip_instances -delete_project true
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
file mkdir c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.sdk
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property location {4 1626 1122} [get_bd_cells Interface_ADC_0]
set_property location {1 348 1101} [get_bd_cells util_ds_buf_2]
set_property location {2 785 1120} [get_bd_cells selectio_wiz_0]
set_property location {4 1630 1110} [get_bd_cells Interface_ADC_0]
set_property location {4 1628 1130} [get_bd_cells Interface_ADC_0]
regenerate_bd_layout -routing
set_property location {2 814 578} [get_bd_cells xlconstant_0]
save_bd_design
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
current_project WP1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

current_project Interface_ADC_v1_0_project
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
update_compile_order -fileset sim_1
