-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layers_test_pool_layer_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv1_to_pool1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    conv1_to_pool1_empty_n : IN STD_LOGIC;
    conv1_to_pool1_read : OUT STD_LOGIC;
    conv1_to_pool1_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
    conv1_to_pool1_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
    IN_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    IN_2_ce1 : OUT STD_LOGIC;
    IN_2_we1 : OUT STD_LOGIC;
    IN_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of layers_test_pool_layer_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv13_1880 : STD_LOGIC_VECTOR (12 downto 0) := "1100010000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv8_C4 : STD_LOGIC_VECTOR (7 downto 0) := "11000100";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln23_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal conv1_to_pool1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln24_fu_170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln24_reg_402 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal icol_mid2_fu_214_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icol_mid2_reg_407 : STD_LOGIC_VECTOR (3 downto 0);
    signal icol_mid2_reg_407_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln24_fu_222_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln24_reg_412 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln27_fu_310_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln27_reg_417 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln27_fu_316_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln27_reg_422 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln27_4_fu_358_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icol_fu_72 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln25_fu_230_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal irow_fu_76 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal indvar_flatten_fu_80 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal select_ln24_1_fu_242_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ich_fu_84 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal select_ln23_1_fu_274_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten14_fu_88 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln23_1_fu_150_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_allocacmp_indvar_flatten14_load : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal IN_2_we1_local : STD_LOGIC;
    signal IN_2_ce1_local : STD_LOGIC;
    signal icmp_ln25_fu_190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln23_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln23_fu_176_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln23_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln24_fu_202_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln24_1_fu_236_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln23_fu_268_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_289_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl8_fu_281_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln27_fu_297_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln27_fu_301_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln27_1_fu_307_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_fu_325_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_14_fu_332_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln27_2_fu_339_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln25_fu_343_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln27_3_fu_349_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln27_1_fu_352_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component layers_test_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component layers_test_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ich_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ich_fu_84 <= ap_const_lv6_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    ich_fu_84 <= select_ln23_1_fu_274_p3;
                end if;
            end if; 
        end if;
    end process;

    icol_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    icol_fu_72 <= ap_const_lv4_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    icol_fu_72 <= add_ln25_fu_230_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten14_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln23_fu_144_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten14_fu_88 <= add_ln23_1_fu_150_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten14_fu_88 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_80 <= ap_const_lv8_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    indvar_flatten_fu_80 <= select_ln24_1_fu_242_p3;
                end if;
            end if; 
        end if;
    end process;

    irow_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    irow_fu_76 <= ap_const_lv4_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    irow_fu_76 <= select_ln24_fu_222_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                add_ln27_reg_417 <= add_ln27_fu_310_p2;
                icol_mid2_reg_407_pp0_iter2_reg <= icol_mid2_reg_407;
                trunc_ln27_reg_422 <= trunc_ln27_fu_316_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln24_reg_402 <= icmp_ln24_fu_170_p2;
                icol_mid2_reg_407 <= icol_mid2_fu_214_p3;
                select_ln24_reg_412 <= select_ln24_fu_222_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    IN_2_address1 <= zext_ln27_4_fu_358_p1(13 - 1 downto 0);
    IN_2_ce1 <= IN_2_ce1_local;

    IN_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            IN_2_ce1_local <= ap_const_logic_1;
        else 
            IN_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    IN_2_d1 <= conv1_to_pool1_dout;
    IN_2_we1 <= IN_2_we1_local;

    IN_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            IN_2_we1_local <= ap_const_logic_1;
        else 
            IN_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln23_1_fu_150_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten14_load) + unsigned(ap_const_lv13_1));
    add_ln23_fu_268_p2 <= std_logic_vector(unsigned(ich_fu_84) + unsigned(ap_const_lv6_1));
    add_ln24_1_fu_236_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_80) + unsigned(ap_const_lv8_1));
    add_ln24_fu_202_p2 <= std_logic_vector(unsigned(select_ln23_fu_176_p3) + unsigned(ap_const_lv4_1));
    add_ln25_fu_230_p2 <= std_logic_vector(unsigned(icol_mid2_fu_214_p3) + unsigned(ap_const_lv4_1));
    add_ln27_1_fu_352_p2 <= std_logic_vector(unsigned(sub_ln25_fu_343_p2) + unsigned(zext_ln27_3_fu_349_p1));
    add_ln27_fu_310_p2 <= std_logic_vector(unsigned(sub_ln27_fu_301_p2) + unsigned(zext_ln27_1_fu_307_p1));
    and_ln23_fu_196_p2 <= (xor_ln23_fu_184_p2 and icmp_ln25_fu_190_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter3, conv1_to_pool1_empty_n)
    begin
                ap_block_pp0_stage0_11001 <= ((conv1_to_pool1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter3, conv1_to_pool1_empty_n)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((conv1_to_pool1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter3, conv1_to_pool1_empty_n)
    begin
                ap_block_pp0_stage0_subdone <= ((conv1_to_pool1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln23_fu_144_p2)
    begin
        if (((icmp_ln23_fu_144_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten14_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, indvar_flatten14_fu_88, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten14_load <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_indvar_flatten14_load <= indvar_flatten14_fu_88;
        end if; 
    end process;


    conv1_to_pool1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, conv1_to_pool1_empty_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            conv1_to_pool1_blk_n <= conv1_to_pool1_empty_n;
        else 
            conv1_to_pool1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    conv1_to_pool1_read_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            conv1_to_pool1_read <= ap_const_logic_1;
        else 
            conv1_to_pool1_read <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_208_p2 <= (icmp_ln24_fu_170_p2 or and_ln23_fu_196_p2);
    icmp_ln23_fu_144_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten14_load = ap_const_lv13_1880) else "0";
    icmp_ln24_fu_170_p2 <= "1" when (indvar_flatten_fu_80 = ap_const_lv8_C4) else "0";
    icmp_ln25_fu_190_p2 <= "1" when (icol_fu_72 = ap_const_lv4_E) else "0";
    icol_mid2_fu_214_p3 <= 
        ap_const_lv4_0 when (empty_fu_208_p2(0) = '1') else 
        icol_fu_72;
    p_shl8_fu_281_p3 <= (select_ln23_1_fu_274_p3 & ap_const_lv4_0);
    select_ln23_1_fu_274_p3 <= 
        add_ln23_fu_268_p2 when (icmp_ln24_reg_402(0) = '1') else 
        ich_fu_84;
    select_ln23_fu_176_p3 <= 
        ap_const_lv4_0 when (icmp_ln24_fu_170_p2(0) = '1') else 
        irow_fu_76;
    select_ln24_1_fu_242_p3 <= 
        ap_const_lv8_1 when (icmp_ln24_fu_170_p2(0) = '1') else 
        add_ln24_1_fu_236_p2;
    select_ln24_fu_222_p3 <= 
        add_ln24_fu_202_p2 when (and_ln23_fu_196_p2(0) = '1') else 
        select_ln23_fu_176_p3;
    sub_ln25_fu_343_p2 <= std_logic_vector(unsigned(tmp_14_fu_332_p3) - unsigned(zext_ln27_2_fu_339_p1));
    sub_ln27_fu_301_p2 <= std_logic_vector(unsigned(p_shl8_fu_281_p3) - unsigned(zext_ln27_fu_297_p1));
    tmp_13_fu_325_p3 <= (add_ln27_reg_417 & ap_const_lv1_0);
    tmp_14_fu_332_p3 <= (trunc_ln27_reg_422 & ap_const_lv4_0);
    tmp_fu_289_p3 <= (select_ln23_1_fu_274_p3 & ap_const_lv1_0);
    trunc_ln27_fu_316_p1 <= add_ln27_fu_310_p2(9 - 1 downto 0);
    xor_ln23_fu_184_p2 <= (icmp_ln24_fu_170_p2 xor ap_const_lv1_1);
    zext_ln27_1_fu_307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln24_reg_412),10));
    zext_ln27_2_fu_339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_325_p3),13));
    zext_ln27_3_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icol_mid2_reg_407_pp0_iter2_reg),13));
    zext_ln27_4_fu_358_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln27_1_fu_352_p2),64));
    zext_ln27_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_289_p3),10));
end behav;
