/**
 * \file IfxQspi_SpiMaster.c
 * \brief QSPI SPIMASTER details
 *
 * \version iLLD-TC4-v2.6.0
 * \copyright Copyright (c) 2026 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Infineon Technologies AG (Infineon) licenses this file to you under the
 * Infineon Automotive SW Lab License v2025-01 (IFASLL). You may not use
 * this file except in compliance with IFASLL.
 *
 * The full license text is contained in IFASLL202501.pdf delivered with this SW.
 * Unless required by applicable law or agreed to in writing, software distributed
 * under this license is distributed "AS IS" without any warranty or liability of any
 * kind and Infineon hereby expressly disclaims any warranties or representations,
 * whether express, implied, statutory or otherwise, including but not limited to
 * warranties of workmanship, merchantability, fitness for a particular purpose,
 * defects in the licensed items, or non-infringement of third parties'
 * intellectual property rights. See the full license text for the specific
 * language governing permissions and limitations under IFASLL.
 *
 *
 */

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#include "IfxQspi_SpiMaster.h"

/** \addtogroup IfxLld_Qspi_SpiMaster_Channel
 * \{ */

/******************************************************************************/
/*-----------------------Private Function Prototypes--------------------------*/
/******************************************************************************/

/** \brief Gets current active channel
 * \param handle Module handle
 * \return current active channel
 */
IFX_STATIC IfxQspi_SpiMaster_Channel *IfxQspi_SpiMaster_getActiveChannel(IfxQspi_SpiMaster *handle);

/** \} */

/** \addtogroup IfxLld_Qspi_SpiMaster_Support
 * \{ */

/******************************************************************************/
/*-----------------------Private Function Prototypes--------------------------*/
/******************************************************************************/

/** \brief Active the SLSO pin.
 * \param chHandle Module Channel handle
 * \return None
 */
IFX_STATIC void IfxQspi_SpiMaster_activateSlso(IfxQspi_SpiMaster_Channel *chHandle);

/** \brief Deactive the SLSO pin.
 * \param chHandle Module Channel handle
 * \return None
 */
IFX_STATIC void IfxQspi_SpiMaster_deactivateSlso(IfxQspi_SpiMaster_Channel *chHandle);

/** \brief Locks the transfer and gets the current status of it.
 * \param handle Module handle
 * \return IfxQspi_Status_ok if sending is done otherwise IfxQspi_Status_busy.
 */
IFX_STATIC IfxQspi_Status IfxQspi_SpiMaster_lock(IfxQspi_SpiMaster *handle);

/** \brief Reads data from the Rx FIFO
 * \param chHandle Module Channel handle
 * \return None
 */
IFX_STATIC void IfxQspi_SpiMaster_read(IfxQspi_SpiMaster_Channel *chHandle);

/** \brief Unlocks the transfers
 * \param handle Module handle
 * \return None
 */
IFX_STATIC void IfxQspi_SpiMaster_unlock(IfxQspi_SpiMaster *handle);

/** \brief Writes data into the Tx FIFO
 * \param chHandle Module Channel handle
 * \return None
 */
IFX_STATIC void IfxQspi_SpiMaster_write(IfxQspi_SpiMaster_Channel *chHandle);

/** \brief Writes Long/xxl data into the Tx FIFO
 * \param chHandle Module Channel handle
 * \return None
 */
IFX_STATIC void IfxQspi_SpiMaster_writeLong(IfxQspi_SpiMaster_Channel *chHandle);

/** \} */

/******************************************************************************/
/*-------------------------Function Implementations---------------------------*/
/******************************************************************************/

IFX_STATIC void IfxQspi_SpiMaster_activateSlso(IfxQspi_SpiMaster_Channel *chHandle)
{
	/* Determine the action to set the Slso pin state based on the active state configuration */
    IfxPort_State action = (chHandle->slsoActiveState == Ifx_ActiveState_low) ? IfxPort_State_low : IfxPort_State_high;
    /* Set the state of the SLSO pin to activate the chip select */
    IfxPort_setPinState(chHandle->slso.port, chHandle->slso.pinIndex, action);
}


IFX_STATIC IfxQspi_SpiMaster_Channel *IfxQspi_SpiMaster_getActiveChannel(IfxQspi_SpiMaster *handle)
{
    return (IfxQspi_SpiMaster_Channel *)handle->activeChannel;
}


IFX_STATIC void IfxQspi_SpiMaster_deactivateSlso(IfxQspi_SpiMaster_Channel *chHandle)
{
	/* Determine the action to set the Slso pin state based on the active state configuration */
    IfxPort_State action = (chHandle->slsoActiveState == Ifx_ActiveState_low) ? IfxPort_State_high : IfxPort_State_low;
    /* Set the state of the SLSO pin to deactivate the chip select */
    IfxPort_setPinState(chHandle->slso.port, chHandle->slso.pinIndex, action);
}


IfxQspi_Status IfxQspi_SpiMaster_exchange(IfxQspi_SpiMaster_Channel *chHandle, const void *src, void *dest, Ifx_SizeT count)
{
	/* Get the SPI master handle from the channel handle */
    IfxQspi_Status status = IfxQspi_SpiMaster_lock(chHandle->spiMaster);

    if (status == IfxQspi_Status_ok)
    {
        IfxQspi_SpiMaster *spiMaster = (IfxQspi_SpiMaster *)chHandle->spiMaster;
        spiMaster->activeChannel = chHandle;

        /* Initiate transfer when resource is free */
        chHandle->flags.onTransfer = 1;
        chHandle->tx.data          = (void *)src;
        chHandle->tx.remaining     = count;
        chHandle->firstWrite       = TRUE;
        chHandle->rx.data          = dest;
        chHandle->rx.remaining     = count;

        if (chHandle->useSlso != FALSE)
        {
            IfxQspi_SpiMaster_activateSlso(chHandle);
        }

        if ((chHandle->mode == IfxQspi_SpiMaster_Mode_long) ||
            (chHandle->mode == IfxQspi_SpiMaster_Mode_longContinuous))
        {
            IfxQspi_SpiMaster_writeLong(chHandle);
        }
        else if (chHandle->mode == IfxQspi_SpiMaster_Mode_xxl)
        {
            spiMaster->qspi->XXLCON.B.XDL = count - 1;
            IfxQspi_SpiMaster_writeLong((IfxQspi_SpiMaster_Channel *)chHandle);
        }
        else
        {
            /* When chHandle->mode equals IfxQspi_SpiMaster_Mode_ShortCont or IfxQspi_SpiMaster_Mode_short */
            IfxQspi_SpiMaster_write(chHandle);
        }
    }

    return status;
}


IfxQspi_chConfig IfxQspi_SpiMaster_getChannelConfig(IfxQspi_SpiMaster_Channel *chHandle)
{
    {
        IfxQspi_chConfig   chConfig;

        /* Get the SPI master handle from the channel handle */
        IfxQspi_SpiMaster *spiMaster = (IfxQspi_SpiMaster *)chHandle->spiMaster;
        Ifx_QSPI          *qspiSFR   = spiMaster->qspi;
        Ifx_QSPI_ECON      econ;
        econ.U                        = qspiSFR->ECON[chHandle->channelId % 8].U;

        chConfig.baudrate             = IfxQspi_calcRealBaudrate(qspiSFR, (IfxQspi_ChannelId)(chHandle->channelId % 8));
        /* Initialize error checks to 0 */
        chConfig.errorChecks.baudrate = 0;
        chConfig.errorChecks.phase    = 0;
        chConfig.errorChecks.receive  = 0;
        chConfig.errorChecks.transmit = 0;
        /* Configure the mode settings for the channel */
        chConfig.mode.autoCS          = (chHandle->useSlso == FALSE);
        chConfig.mode.clockPolarity   = econ.B.CPOL == 0 ? IfxQspi_ClockPolarity_idleLow : IfxQspi_ClockPolarity_idleHigh;
        chConfig.mode.csActiveLevel   = chHandle->slsoActiveState;
        chConfig.mode.csInactiveDelay = chHandle->bacon.B.IDLE;
        chConfig.mode.csLeadDelay     = chHandle->bacon.B.LEAD;
        chConfig.mode.csTrailDelay    = chHandle->bacon.B.TRAIL;
        chConfig.mode.dataHeading     = chHandle->bacon.B.MSB == 0 ? IfxQspi_DataHeading_lsbFirst : IfxQspi_DataHeading_msbFirst;
        chConfig.mode.dataWidth       = chHandle->bacon.B.DL + 1;
        chConfig.mode.enabled         = 0;
        chConfig.mode.loopback        = qspiSFR->GLOBALCON.B.LB;
        chConfig.mode.parityCheck     = econ.B.PAREN;
        chConfig.mode.parityMode      = chHandle->bacon.B.PARTYP == 0 ? Ifx_ParityMode_even : Ifx_ParityMode_odd;
        chConfig.mode.shiftClock      = econ.B.CPH == 1 ? IfxQspi_ShiftClock_shiftTransmitDataOnLeadingEdge : IfxQspi_ShiftClock_shiftTransmitDataOnTrailingEdge;

        return chConfig;
    }
}


IfxQspi_Status IfxQspi_SpiMaster_getStatus(IfxQspi_SpiMaster_Channel *chHandle)
{
    IfxQspi_Status     status    = IfxQspi_Status_ok;

    IfxQspi_SpiMaster *spiMaster = (IfxQspi_SpiMaster *)chHandle->spiMaster;

    if ((chHandle->flags.onTransfer != 0) || (spiMaster->sending != 0))
    {
        status = IfxQspi_Status_busy;
    }

    return status;
}


IfxQspi_Status IfxQspi_SpiMaster_initChannel(IfxQspi_SpiMaster_Channel *chHandle, const IfxQspi_SpiMaster_ChannelConfig *chConfig)
{
    chHandle->spiMaster = chConfig->spiMaster;
    Ifx_QSPI *qspiSFR = chConfig->qspi;

    chHandle->flags.onTransfer = FALSE;
    chHandle->channelBasedCs   = chConfig->channelBasedCs;
    chHandle->mode             = chConfig->mode;

    chHandle->dummyTxValue     = chConfig->dummyTxValue;
    chHandle->dummyRxValue     = chConfig->dummyRxValue;

    /* Loop back configuration. */
    uint32                          loopback = chConfig->ch.mode.loopback;
    qspiSFR->GLOBALCON.B.LB = loopback;

    /* Chip-select output pin */
    const IfxQspi_SpiMaster_Output *slso = &(chConfig->sls.output);

    /* If loopback is enabled, but pin is not configured, default to channel 0  */
    if ((loopback == 1) && (slso->pin == NULL_PTR))
    {
        chHandle->channelId = (IfxQspi_ChannelId)0;     /* Select 0 as default, if not specified */
    }
    /* If pin is configured, select the corresponding channel. Loopback mode enablement doesn't matter */
    else if (slso->pin != NULL_PTR)
    {
        chHandle->channelId = (IfxQspi_ChannelId)chConfig->sls.output.pin->slsoNr;
    }
    else
    {
        /* Neither pin configured nor loopback mode enabled. Check if a channel Id is configured */
        chHandle->channelId = chConfig->ch.channelId;
    }

    uint8 cs = chHandle->channelId % 8;

    {
        /* Assert warning if desired baud rate is more than max baud rate */
        IFX_ASSERT(IFX_VERBOSE_LEVEL_WARNING, chHandle->spiMaster->maximumBaudrate >= chConfig->ch.baudrate);

        qspiSFR->ECON[cs].U = IfxQspi_calculateExtendedConfigurationValue(qspiSFR, cs, &chConfig->ch);
        chHandle->bacon.U   = IfxQspi_calculateBasicConfigurationValue(qspiSFR, chHandle->channelId, &chConfig->ch.mode, chConfig->ch.baudrate);

        if (chHandle->moveCounterControl.moveCounterEnabled == TRUE)
        {
            IfxQspi_setMoveCounterPrescalerTrailingDelay(qspiSFR, chConfig->ch.baudrate);
            IfxQspi_SpiMaster_moveCounterControlConfiguration(qspiSFR, &chHandle->moveCounterControl);
        }

        {   /* QSPI chip-select line */
            uint32 mask = 1U << chHandle->channelId;
            uint32 oen  = mask << 16;
            uint32 aol  = (((chConfig->ch.mode.csActiveLevel == Ifx_ActiveState_low) ? 0 : 1) << chHandle->channelId);
            __ldmst(&qspiSFR->SSOC.U, (mask | (mask << 16)), (aol | oen));
        }
    }
    chHandle->baudrate = IfxQspi_calcRealBaudrate(qspiSFR, (IfxQspi_ChannelId)(chHandle->bacon.B.CS & 0x7U));

    /* Select the chip select activate and de-activate functions */
    if (slso->pin == NULL_PTR)
    {
        chHandle->useSlso = FALSE;
    }
    else
    {
        chHandle->slso            = slso->pin->pin;
        chHandle->slsoActiveState = (Ifx_ActiveState)chConfig->ch.mode.csActiveLevel;

        if (!chConfig->ch.mode.autoCS)
        {
            chHandle->useSlso = TRUE;

            /** - Override the SLSO manually as general-purpose output */
            IfxQspi_SpiMaster_deactivateSlso(chHandle);
            IfxQspi_initSlso(slso->pin, chConfig->sls.output.mode, chConfig->sls.output.driver, IfxPort_OutputIdx_general);
        }
        else
        {
            chHandle->useSlso = FALSE;
            IfxQspi_initSlso(slso->pin, chConfig->sls.output.mode, chConfig->sls.output.driver, slso->pin->select);
        }
    }

    chHandle->dataWidth = chConfig->ch.mode.dataWidth;

    if (chConfig->dma->useDma)
    {
        Ifx_DMA *dmaSFR = (Ifx_DMA *)IfxDma_cfg_indexMap[chConfig->dma->dmaIndex].module;
        IfxDma_setChannelDestinationAddress(dmaSFR, chConfig->dma->txDmaChannelId, (uint32 *)&qspiSFR->DATAENTRY[cs].U);
    }

    /* Assign the latest initiated channel as active channel */
    IfxQspi_SpiMaster *spiMaster = (IfxQspi_SpiMaster *)chHandle->spiMaster;
    spiMaster->activeChannel = chHandle;

    return IfxQspi_Status_ok;
}


void IfxQspi_SpiMaster_initChannelConfig(IfxQspi_SpiMaster_ChannelConfig *chConfig, IfxQspi_SpiMaster *handle)
{
	/* Initialize the channel with default values */
    chConfig->ch.baudrate             = 0;
    chConfig->ch.mode.enabled         = 1;
    chConfig->ch.mode.autoCS          = 1; /* Default 1, where no SLSO pin is set by software and SLSi is active by default */
    chConfig->ch.mode.loopback        = 0;
    chConfig->ch.mode.clockPolarity   = IfxQspi_ClockPolarity_idleLow;
    chConfig->ch.mode.shiftClock      = IfxQspi_ShiftClock_shiftTransmitDataOnLeadingEdge;
    chConfig->ch.mode.dataHeading     = IfxQspi_DataHeading_msbFirst;
    chConfig->ch.mode.dataWidth       = 8;
    chConfig->ch.mode.csActiveLevel   = Ifx_ActiveState_low;
    chConfig->ch.mode.csLeadDelay     = IfxQspi_SlsoTiming_0;
    chConfig->ch.mode.csTrailDelay    = IfxQspi_SlsoTiming_0;
    chConfig->ch.mode.csInactiveDelay = IfxQspi_SlsoTiming_0;
    chConfig->ch.mode.parityCheck     = 0;
    chConfig->ch.mode.parityMode      = Ifx_ParityMode_even;
    chConfig->ch.errorChecks.baudrate = 0;
    chConfig->ch.errorChecks.phase    = 0;
    chConfig->ch.errorChecks.receive  = 0;
    chConfig->ch.errorChecks.transmit = 0;
    chConfig->sls.output.pin          = NULL_PTR;
    chConfig->sls.output.mode         = IfxPort_OutputMode_pushPull;
    chConfig->sls.output.driver       = IfxPort_PadDriver_cmosAutomotiveSpeed1;
    chConfig->sls.input.pin           = NULL_PTR;
    chConfig->sls.input.mode          = IfxPort_InputMode_noPullDevice;
    chConfig->channelBasedCs          = IfxQspi_SpiMaster_ChannelBasedCs_disabled;
    chConfig->mode                    = IfxQspi_SpiMaster_Mode_shortContinuous;
    chConfig->dummyTxValue            = (uint32)~0;
    chConfig->dummyRxValue            = (uint32)0;
    chConfig->qspi                    = handle->qspi;
    chConfig->dma                     = &handle->dma;
    chConfig->spiMaster               = (IfxQspi_SpiMaster *)handle;
}


void IfxQspi_SpiMaster_initModule(IfxQspi_SpiMaster *handle, const IfxQspi_SpiMaster_Config *config)
{
    Ifx_QSPI *qspiSFR = config->qspi;
    Ifx_DMA  *dmaSFR  = NULL_PTR;

    if (config->dma.dmaIndex < IFXDMA_NUM_MODULES)
    {
        dmaSFR = (Ifx_DMA *)IfxDma_cfg_indexMap[config->dma.dmaIndex].module;
    }

    /* Handle.base must be at offset 0 to be compatible with the standard interface SscIf */
    {
        IfxQspi_setEnableModuleRequest(qspiSFR);
        IfxQspi_setSleepMode(qspiSFR, (config->allowSleepMode != FALSE) ? IfxQspi_SleepMode_enable : IfxQspi_SleepMode_disable);
    }

    {
    	/* Configure GLOBAL, Note: at the moment default values for GLOBAL */
        Ifx_QSPI_GLOBALCON globalcon;
        globalcon.U          = 0;
        globalcon.B.TQ       = IfxQspi_calculateTimeQuantumLength(qspiSFR, config->maximumBaudrate);
        /* 2^(EXPECT+6) : timeout for expect phase in Tqspi */
        globalcon.B.EXPECT   = IfxQspi_ExpectTimeout_2097152;
        /* Select master mode */
        globalcon.B.MS       = IfxQspi_Mode_master;
        globalcon.B.AREN     = (config->pauseOnBaudrateSpikeErrors != FALSE) ? 1U : 0U;
        globalcon.B.RESETS   = 1;
        globalcon.B.CLKSEL   = 1;
        qspiSFR->GLOBALCON.U = globalcon.U;
    }

    /* Read maximum baud rate into the handle */
    handle->maximumBaudrate = config->maximumBaudrate;

    {   /* Configure interrupt requests */
        Ifx_QSPI_GLOBALCON1 globalcon1;
        globalcon1.U           = 0;
        globalcon1.B.ERRORENS  = (config->erPriority > 0) ? IFXQSPI_ERRORENABLEMASK : 0;
        globalcon1.B.TXEN      = (config->txPriority > 0) || (config->dma.useDma);
        globalcon1.B.RXEN      = (config->rxPriority > 0) || (config->dma.useDma);
        globalcon1.B.TXFIFOINT = config->txFifoThreshold;
        globalcon1.B.RXFIFOINT = config->rxFifoThreshold;
        globalcon1.B.TXFM      = config->txFifoMode;
        globalcon1.B.RXFM      = config->rxFifoMode;

        qspiSFR->GLOBALCON1.U  = globalcon1.U;
    }

    if (config->triggerConfig.hardwareTiggerEnable == 1)
    {
        IfxQspi_setHardwareTrigger(qspiSFR, IfxQspi_HardwareTrigger_enable);
        IfxQspi_setTriggerSource(qspiSFR, config->triggerConfig.triggerSource);
    }
    else
    {
        IfxQspi_setHardwareTrigger(qspiSFR, IfxQspi_HardwareTrigger_disable);
    }

    /* Configure I/O pins for master mode */
    if (config->useLvds == FALSE)
    {
        IfxQspi_SpiMaster_initPin(config->pins);
    }
    else
    {
        if (config->pins != NULL_PTR)
        {
            IfxQspi_SpiMaster_initLvdsPin(config->pins);
        }

        if (config->pins_n != NULL_PTR)
        {
            IfxQspi_SpiMaster_initLvdsPin(config->pins_n);
        }
    }

    handle->qspi = qspiSFR;

    if (config->dma.useDma)
    {
        handle->dma.useDma   = TRUE;
        handle->dma.dmaIndex = config->dma.dmaIndex;

        IfxDma_Dma        dma;
        IfxDma_Dma_createModuleHandle(&dma, dmaSFR);

        IfxDma_Dma_Config dmaConfig;

        /* Load default module configuration into configuration structure */
        IfxDma_Dma_initModuleConfig(&dmaConfig, dmaSFR);

        /* Initialize module with configuration. */
        /* Application to provide ACCEN write access to DMA used */
        IfxDma_Dma_initModule(&dma, &dmaConfig);

        IfxDma_Dma_ChannelConfig dmaCfg;
        IfxDma_Dma_initChannelConfig(&dmaCfg, &dma);

        {
            handle->dma.txDmaChannelId     = config->dma.txDmaChannelId;
            dmaCfg.channelId               = handle->dma.txDmaChannelId;
            dmaCfg.hardwareRequestEnabled  = FALSE; /* Will be triggered from FFT service request */
            dmaCfg.channelInterruptEnabled = TRUE;  /* Trigger interrupt after transaction */

            /* Source address and transfer count will be configured during runtime */
            dmaCfg.sourceAddress               = 0;
            dmaCfg.sourceAddressCircularRange  = IfxDma_ChannelIncrementCircular_none;
            dmaCfg.sourceCircularBufferEnabled = FALSE;
            dmaCfg.transferCount               = 0;
            dmaCfg.moveSize                    = IfxDma_ChannelMoveSize_8bit;

            /* Destination address is fixed; use circular mode to stay at this address for each move */
            dmaCfg.destinationAddress               = (uint32)&qspiSFR->DATAENTRY[0].U;
            dmaCfg.destinationAddressCircularRange  = IfxDma_ChannelIncrementCircular_none;
            dmaCfg.destinationCircularBufferEnabled = TRUE;

            dmaCfg.requestMode                      = IfxDma_ChannelRequestMode_oneTransferPerRequest;
            dmaCfg.operationMode                    = IfxDma_ChannelOperationMode_single;
            dmaCfg.blockMode                        = IfxDma_ChannelMove_1;

            /* Initialize interrupt for tx */
            dmaCfg.channelInterruptTypeOfService = config->isrProvider;
            dmaCfg.channelVmId                   = config->vmId; /* Must be configurable */
            dmaCfg.channelInterruptPriority      = config->txPriority;

            IfxDma_Dma_initChannel(&handle->dma.txDmaChannel, &dmaCfg);
        }

        {
            handle->dma.rxDmaChannelId     = config->dma.rxDmaChannelId;
            dmaCfg.channelId               = handle->dma.rxDmaChannelId;
            dmaCfg.hardwareRequestEnabled  = FALSE; /* Will be triggered from qspi service request */
            dmaCfg.channelInterruptEnabled = TRUE;  /* Trigger interrupt after transaction */

            /* Source address is fixed; use circular mode to stay at this address for each move */
            dmaCfg.sourceAddress               = (uint32)&qspiSFR->RXEXIT[0].U;
            dmaCfg.sourceAddressCircularRange  = IfxDma_ChannelIncrementCircular_none;
            dmaCfg.sourceCircularBufferEnabled = TRUE;

            /* Destination address and transfer count will be configured during runtime */
            dmaCfg.destinationAddress               = 0;
            dmaCfg.destinationAddressCircularRange  = IfxDma_ChannelIncrementCircular_none;
            dmaCfg.destinationCircularBufferEnabled = FALSE;
            dmaCfg.transferCount                    = 0;

            dmaCfg.requestMode                      = IfxDma_ChannelRequestMode_oneTransferPerRequest;
            dmaCfg.operationMode                    = IfxDma_ChannelOperationMode_single;
            dmaCfg.moveSize                         = IfxDma_ChannelMoveSize_8bit;
            dmaCfg.blockMode                        = IfxDma_ChannelMove_1;

            /* Initialize interrupt for rx */
            dmaCfg.channelInterruptTypeOfService = config->isrProvider;
            dmaCfg.channelVmId                   = config->vmId; /* Must be configurable */
            dmaCfg.channelInterruptPriority      = config->rxPriority;

            IfxDma_Dma_initChannel(&handle->dma.rxDmaChannel, &dmaCfg);
        }
    }
    else /* Don't use DMA */
    {
        handle->dma.useDma = FALSE;
    }

    /* Qspi interrupt configuration */
    IfxQspi_SpiMaster_initInterrupt(qspiSFR, config);

    IfxQspi_run(qspiSFR);
}


void IfxQspi_SpiMaster_initModuleConfig(IfxQspi_SpiMaster_Config *config, Ifx_QSPI *qspi)
{
	/* Initializes the SPI master module configuration with default parameters */
    config->mode                       = IfxQspi_Mode_master;
    config->rxPriority                 = 0;
    config->txPriority                 = 0;
    config->erPriority                 = 0;
    config->isrProvider                = IfxSrc_Tos_cpu0;
    config->bufferSize                 = 0;
    config->buffer                     = NULL_PTR;
    config->vmId                       = IfxSrc_VmId_0;
    config->qspi                       = qspi;
    config->allowSleepMode             = FALSE;
    config->pauseOnBaudrateSpikeErrors = FALSE,
    config->pauseRunTransition         = IfxQspi_PauseRunTransition_pause;
    config->txFifoThreshold            = IfxQspi_TxFifoInt_1;
    config->rxFifoThreshold            = IfxQspi_RxFifoInt_0;
    config->txFifoMode                 = IfxQspi_FifoMode_combinedMove;
    config->rxFifoMode                 = IfxQspi_FifoMode_combinedMove;
    config->pins                       = NULL_PTR;
    config->pins_n                     = NULL_PTR;
    config->dma.rxDmaChannelId         = IfxDma_ChannelId_none;
    config->dma.txDmaChannelId         = IfxDma_ChannelId_none;
    config->dma.useDma                 = FALSE;
    config->maximumBaudrate            = 50000000;
    config->useLvds                    = FALSE;
}


void IfxQspi_SpiMaster_isrDmaReceive(IfxQspi_SpiMaster *qspiHandle)
{
    Ifx_DMA                   *dmaSFR         = (Ifx_DMA *)IfxDma_cfg_indexMap[qspiHandle->dma.dmaIndex].module;

    IfxDma_ChannelId           rxDmaChannelId = qspiHandle->dma.rxDmaChannelId;
    IfxQspi_SpiMaster_Channel *chHandle       = IfxQspi_SpiMaster_getActiveChannel(qspiHandle);

    /* Return and clear a channel transfer interrupt flag */
    if (IfxDma_getAndClearChannelInterrupt(dmaSFR, rxDmaChannelId))
    {
        if (chHandle->useSlso != FALSE)
        {
        	/* Deactive the SLSO pin */
            IfxQspi_SpiMaster_deactivateSlso(chHandle);
        }

        chHandle->flags.onTransfer = 0;
        IfxQspi_SpiMaster_unlock(qspiHandle);
    }

    /* Returns and clears the pattern detection interrupt flag */
    IfxDma_getAndClearChannelPatternDetectionInterrupt(dmaSFR, rxDmaChannelId);
}


void IfxQspi_SpiMaster_isrDmaTransmit(IfxQspi_SpiMaster *qspiHandle)
{
    IfxQspi_SpiMaster_Channel *chHandle       = IfxQspi_SpiMaster_getActiveChannel(qspiHandle);
    Ifx_DMA                   *dmaSFR         = (Ifx_DMA *)IfxDma_cfg_indexMap[qspiHandle->dma.dmaIndex].module;
    IfxDma_ChannelId           txDmaChannelId = qspiHandle->dma.txDmaChannelId;
    Ifx_QSPI                  *qspiSFR        = qspiHandle->qspi;
    IfxQspi_Job               *job            = &chHandle->tx;

    /* Returns and clears the pattern detection interrupt flag */
    if (IfxDma_getAndClearChannelPatternDetectionInterrupt(dmaSFR, txDmaChannelId))
    {
        /* DMA_TC.031 workaround .. */
        IfxDma_getAndClearChannelInterrupt(dmaSFR, txDmaChannelId);
    }
    else if ((chHandle->mode == IfxQspi_SpiMaster_Mode_long) ||
             (chHandle->mode == IfxQspi_SpiMaster_Mode_longContinuous))
    {
        IfxDma_getAndClearChannelInterrupt(dmaSFR, txDmaChannelId);
        IfxDma_disableChannelTransaction(dmaSFR, txDmaChannelId);
    }
    else if (chHandle->mode == IfxQspi_SpiMaster_Mode_xxl)
    {
        IfxDma_getAndClearChannelInterrupt(dmaSFR, txDmaChannelId);
        IfxDma_disableChannelTransaction(dmaSFR, txDmaChannelId);
    }
    else if (IfxDma_getAndClearChannelInterrupt(dmaSFR, txDmaChannelId) && (job->remaining > 1))
    {
        IfxDma_clearChannelInterrupt(dmaSFR, txDmaChannelId);
        IfxDma_disableChannelTransaction(dmaSFR, txDmaChannelId);

        if (job->data == NULL_PTR)
        {
            IfxQspi_writeBasicConfigurationEndStream(qspiSFR, chHandle->bacon.U);
            IfxQspi_writeTransmitFifo(qspiSFR, chHandle->dummyTxValue);
        }
        else
        {
            IfxQspi_writeBasicConfigurationEndStream(qspiSFR, chHandle->bacon.U);

            if (chHandle->dataWidth <= 8)
            {
                IfxQspi_writeTransmitFifo(qspiSFR, ((uint8 *)job->data)[job->remaining - 1]);
            }
            else if (chHandle->dataWidth <= 16)
            {
                IfxQspi_writeTransmitFifo(qspiSFR, ((uint16 *)job->data)[job->remaining - 1]);
            }
            else
            {
                IfxQspi_writeTransmitFifo(qspiSFR, ((uint32 *)job->data)[job->remaining - 1]);
            }
        }
    }
}


void IfxQspi_SpiMaster_isrError(IfxQspi_SpiMaster *handle)
{
    Ifx_QSPI                  *qspiSFR    = handle->qspi;
    uint16                     errorFlags = IfxQspi_getErrorFlags(qspiSFR);
    IfxQspi_clearAllEventFlags(qspiSFR);
    IfxQspi_SpiMaster_Channel *chHandle   = IfxQspi_SpiMaster_getActiveChannel(handle);
    Ifx_DMA                   *dmaSFR     = (Ifx_DMA *)IfxDma_cfg_indexMap[handle->dma.dmaIndex].module;

    /* Store all the flags in the variable */

    if ((errorFlags & IfxQspi_Error_parity))
    {
        chHandle->errorFlags.parityError = 1;
    }

    if ((errorFlags & IfxQspi_Error_configuration))
    {
        chHandle->errorFlags.configurationError = 1;
    }

    if ((errorFlags & IfxQspi_Error_baudrate))
    {
        chHandle->errorFlags.baudrateError = 1;
    }

    if ((errorFlags & IfxQspi_Error_expectTimeout))
    {
        chHandle->errorFlags.expectTimeoutError = 1;
    }

    if ((errorFlags & IfxQspi_Error_txfifoOverflow))
    {
        chHandle->errorFlags.txFifoOverflowError = 1;
    }

    if ((errorFlags & IfxQspi_Error_txfifoUnderflow))
    {
        chHandle->errorFlags.txFifoUnderflowError = 1;
    }

    if ((errorFlags & IfxQspi_Error_rxfifoOverflow))
    {
        chHandle->errorFlags.rxFifoOverflowError = 1;
    }

    if ((errorFlags & IfxQspi_Error_rxfifoUnderflow))
    {
        chHandle->errorFlags.rxFifoUnderflowError = 1;
    }

    if (errorFlags)
    {
    	/* Deactivate the SLSO pin if it is being used */
        if (chHandle->useSlso != FALSE)
        {
            IfxQspi_SpiMaster_activateSlso(chHandle);
        }

        chHandle->flags.onTransfer = 0;
        /* Unlock the SPI master for the next transfer */
        IfxQspi_SpiMaster_unlock(handle);
    }

    /* If DMA is enabled, clear any pending DMA interrupts */
    if (handle->dma.useDma)
    {
        IfxDma_getAndClearChannelInterrupt(dmaSFR, handle->dma.rxDmaChannelId);
        IfxDma_getAndClearChannelInterrupt(dmaSFR, handle->dma.txDmaChannelId);
    }
}


boolean IfxQspi_SpiMaster_isError(IfxQspi_SpiMaster *handle, IfxQspi_Error error)
{
    IfxQspi_SpiMaster_Channel *chHandle = IfxQspi_SpiMaster_getActiveChannel(handle);
    boolean errorFlag = 0;

    switch (error)
    {
    case IfxQspi_Error_parity:
    	 errorFlag = chHandle->errorFlags.parityError;
    	 break;
    case IfxQspi_Error_configuration:
    	 errorFlag = chHandle->errorFlags.configurationError;
    	 break;
    case IfxQspi_Error_baudrate:
    	errorFlag = chHandle->errorFlags.baudrateError;
    	break;
    case IfxQspi_Error_expectTimeout:
    	errorFlag = chHandle->errorFlags.expectTimeoutError;
    	break;
    case IfxQspi_Error_txfifoOverflow:
    	errorFlag = chHandle->errorFlags.txFifoOverflowError;
    	break;
    case IfxQspi_Error_txfifoUnderflow:
    	errorFlag = chHandle->errorFlags.txFifoUnderflowError;
    	break;
    case IfxQspi_Error_rxfifoOverflow:
    	errorFlag = chHandle->errorFlags.rxFifoOverflowError;
    	break;
    case IfxQspi_Error_rxfifoUnderflow:
    	errorFlag = chHandle->errorFlags.rxFifoUnderflowError;
    	break;
    default:
    	break;
    }

    return errorFlag;
}


IfxQspi_PhaseTransitionEvent IfxQspi_SpiMaster_isrPhaseTransition(IfxQspi_SpiMaster *handle)
{
    Ifx_QSPI                    *qspiSFR = handle->qspi;
    IfxQspi_PhaseTransitionEvent ptEvent = IfxQspi_PhaseTransitionEvent_endOfWait; /* Default to 0 */

    if (qspiSFR->STATUS.B.PT1F)
    {
        qspiSFR->FLAGSCLEAR.B.PT1C = 1;
        ptEvent                    = (IfxQspi_PhaseTransitionEvent)(qspiSFR->GLOBALCON1.B.PT1);
    }
    else if (qspiSFR->STATUS.B.PT2F)
    {
        qspiSFR->FLAGSCLEAR.B.PT2C = 1;
        ptEvent                    = (IfxQspi_PhaseTransitionEvent)(qspiSFR->GLOBALCON1.B.PT2);
    }

    return ptEvent;
}


void IfxQspi_SpiMaster_isrReceive(IfxQspi_SpiMaster *handle)
{
    IfxQspi_SpiMaster_read(handle->activeChannel);
    handle->activeChannel->rxCount++;
}


void IfxQspi_SpiMaster_isrTransmit(IfxQspi_SpiMaster *handle)
{
    IfxQspi_SpiMaster_write(handle->activeChannel);
    handle->activeChannel->txCount++;
}


IfxQspi_PhaseTransitionEvent IfxQspi_SpiMaster_isrUserDefined(IfxQspi_SpiMaster *handle)
{
    Ifx_QSPI                    *qspiSFR = handle->qspi;
    IfxQspi_PhaseTransitionEvent ptEvent = IfxQspi_PhaseTransitionEvent_endOfWait; /* Default to 0 */

    if (qspiSFR->STATUS.B.USRF)
    {
        qspiSFR->FLAGSCLEAR.B.USRC = 1;
        ptEvent                    = (IfxQspi_PhaseTransitionEvent)qspiSFR->GLOBALCON1.B.PT1;
    }

    return ptEvent;
}


IFX_STATIC IfxQspi_Status IfxQspi_SpiMaster_lock(IfxQspi_SpiMaster *handle)
{
    sint32 sending = __swap((void *)&handle->sending, 1UL);
    return (sending == 0) ? IfxQspi_Status_ok : IfxQspi_Status_busy;
}


void IfxQspi_SpiMaster_moveCounterControlConfiguration(Ifx_QSPI *qspi, IfxQspi_SpiMaster_MoveCounterControl *moveCounter)
{
	/* Configures the move counter control settings for the SPI master module */
    IfxQspi_setMoveCounterInterruptBeforeLastEnabled(qspi, moveCounter->interruptBeforeLastEnabled);
    IfxQspi_clearMoveCounterInterruptBeforeLastFlag(qspi, moveCounter->clearInterruptBeforeLastFlag);
    IfxQspi_setMoveCounterInterruptBeforeLastFlag(qspi, moveCounter->setInterruptBeforeLastFlag);
    IfxQspi_setMoveCounterInterruptAfterLastEnabled(qspi, moveCounter->interruptAfterLastEnabled);
    IfxQspi_clearMoveCounterInterruptAfterLastFlag(qspi, moveCounter->clearInterruptAfterLastFlag);
    IfxQspi_setMoveCounterInterruptAfterLastFlag(qspi, moveCounter->setInterruptAfterLastFlag);
    IfxQspi_trail2InjectionEnabled(qspi, moveCounter->trail2InjectionEnabled);
}


void IfxQspi_SpiMaster_packLongModeBuffer(IfxQspi_SpiMaster_Channel *chHandle, void *data, uint32 *longFifoBuffer, Ifx_SizeT dataLength)
{
    boolean isFirst = 0;
    uint8  *src     = (uint8 *)data;
    uint32  i, baconDL;

    baconDL = 16;

    /* Configure the BACON register based on the channel mode */
    if (chHandle->mode == IfxQspi_SpiMaster_Mode_longContinuous)
    {
        chHandle->bacon.B.BYTE = 1;
        chHandle->bacon.B.LAST = 0;
    }
    else if (chHandle->mode == IfxQspi_SpiMaster_Mode_long)
    {
        chHandle->bacon.B.BYTE = 1;
        chHandle->bacon.B.LAST = 1;
    }
    else
    {
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, IFX_ASSERT_FEATURE_NOT_IMPLEMENTED);
    }

    /* Wait until all data is packed into the FIFO buffer */
    while (dataLength > 0)
    {
        if (dataLength <= 16)
        {
            baconDL                = dataLength;
            chHandle->bacon.B.LAST = 1;
        }

        dataLength -= (Ifx_SizeT)baconDL;

        /* FILL BACON */
        if (isFirst == 0)
        {
            isFirst = 1;
        }
        else
        {
            chHandle->bacon.B.DL = baconDL - 1;
            *longFifoBuffer      = chHandle->bacon.U;
            longFifoBuffer++;
        }

        for (i = 0; i < baconDL / 4; i++)
        {
            *longFifoBuffer = *((uint32 *)src);
            longFifoBuffer++;
            src            += 4;
        }

        /* Copy Last bytes */
        switch (baconDL % 4)
        {
        case 1:
            *longFifoBuffer = *src;
            break;
        case 2:
            *longFifoBuffer = *src | (*(src + 1) << 8);
            break;
        case 3:
            *longFifoBuffer = *src | (*(src + 1) << 8) | (*(src + 2) << 16);
            break;
        }
    }
}


IFX_STATIC void IfxQspi_SpiMaster_read(IfxQspi_SpiMaster_Channel *chHandle)
{
    IfxQspi_SpiMaster *spiMaster = (IfxQspi_SpiMaster *)chHandle->spiMaster;
    Ifx_QSPI          *qspiSFR   = spiMaster->qspi;
    IfxQspi_Job       *job       = &chHandle->rx;

    Ifx_SizeT          count     = (Ifx_SizeT)IfxQspi_getReceiveFifoLevel(qspiSFR);
    count = __min(job->remaining, count);

    if (job->data == NULL_PTR)
    {
        /* No data should be buffered: do dummy reads*/
        int i;

        for (i = 0; i < count; ++i)
        {
            IfxQspi_readReceiveFifo(qspiSFR);
        }
    }
    else
    {
        if (chHandle->dataWidth <= 8)
        {
            IfxQspi_read8(qspiSFR, job->data, count);
            job->data = &(((uint8 *)job->data)[count]);
        }
        else if (chHandle->dataWidth <= 16)
        {
            IfxQspi_read16(qspiSFR, job->data, count);
            job->data = &(((uint16 *)job->data)[count]);
        }
        else
        {
            IfxQspi_read32(qspiSFR, job->data, count);
            job->data = &(((uint32 *)job->data)[count]);
        }
    }

    job->remaining = job->remaining - count;

    if (job->remaining == 0)
    {
        if (chHandle->useSlso != FALSE)
        {
            IfxQspi_SpiMaster_deactivateSlso(chHandle);
        }

        chHandle->flags.onTransfer = 0;
        IfxQspi_SpiMaster_unlock(chHandle->spiMaster);
    }
}


IfxQspi_Status IfxQspi_SpiMaster_setChannelBaudrate(IfxQspi_SpiMaster_Channel *chHandle, float32 baudrate)
{
    IfxQspi_SpiMaster *spiMaster = (IfxQspi_SpiMaster *)chHandle->spiMaster;
    Ifx_QSPI          *qspiSFR   = spiMaster->qspi;

    IfxQspi_chConfig   chConfig;
    chConfig            = IfxQspi_SpiMaster_getChannelConfig(chHandle);
    chConfig.baudrate   = baudrate;
    IfxQspi_ChannelId  cs = (IfxQspi_ChannelId)(chHandle->channelId % 8);
    qspiSFR->ECON[cs].U = IfxQspi_calculateExtendedConfigurationValue(qspiSFR, (uint8)cs, &chConfig);
    chHandle->bacon.U   = IfxQspi_calculateBasicConfigurationValue(qspiSFR, chHandle->channelId, &chConfig.mode, chConfig.baudrate);
    chHandle->baudrate  = IfxQspi_calcRealBaudrate(qspiSFR, cs);
    return IfxQspi_Status_ok;
}


IFX_STATIC void IfxQspi_SpiMaster_unlock(IfxQspi_SpiMaster *handle)
{
    handle->sending = 0UL;
}


IFX_STATIC void IfxQspi_SpiMaster_write(IfxQspi_SpiMaster_Channel *chHandle)
{
    IfxQspi_Job       *job       = &chHandle->tx;
    IfxQspi_SpiMaster *spiMaster = (IfxQspi_SpiMaster *)chHandle->spiMaster;

    if (spiMaster->dma.useDma)
    {
        Ifx_DMA               *dmaSFR         = (Ifx_DMA *)IfxDma_cfg_indexMap[spiMaster->dma.dmaIndex].module;

        Ifx_QSPI              *qspiSFR        = spiMaster->qspi;
        volatile Ifx_SRC_SRCR *src            = IfxQspi_getTransmitSrc(qspiSFR);

        IfxDma_ChannelId       txDmaChannelId = spiMaster->dma.txDmaChannelId;
        IfxDma_ChannelId       rxDmaChannelId = spiMaster->dma.rxDmaChannelId;

        boolean                interruptState = IfxCpu_disableInterrupts();

        if (job->remaining > 1)
        {
            IfxDma_setChannelTransferCount(dmaSFR, txDmaChannelId, job->remaining - 1);

            if (chHandle->dataWidth <= 8)
            {
                IfxDma_setChannelMoveSize(dmaSFR, txDmaChannelId, IfxDma_ChannelMoveSize_8bit);
            }
            else if (chHandle->dataWidth <= 16)
            {
                IfxDma_setChannelMoveSize(dmaSFR, txDmaChannelId, IfxDma_ChannelMoveSize_16bit);
            }
            else
            {
                IfxDma_setChannelMoveSize(dmaSFR, txDmaChannelId, IfxDma_ChannelMoveSize_32bit);
            }

            if (job->data == NULL_PTR)
            {
                IfxDma_setChannelSourceAddress(dmaSFR, txDmaChannelId, (void *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &(chHandle->dummyTxValue)));
                IfxDma_setChannelSourceIncrementStep(dmaSFR, txDmaChannelId, IfxDma_ChannelIncrementStep_1,
                    IfxDma_ChannelIncrementDirection_positive, IfxDma_ChannelIncrementCircular_4);
                /* Need to enable circular buffering to avoid increment higher than 4 bytes */
                /* We must do this direct why we don't have function for this */
                dmaSFR->CH[txDmaChannelId].ADICR.B.SCBE = TRUE;
            }
            else
            {
                IfxDma_setChannelSourceAddress(dmaSFR, txDmaChannelId, (void *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), job->data));
                IfxDma_setChannelSourceIncrementStep(dmaSFR, txDmaChannelId, IfxDma_ChannelIncrementStep_1,
                    IfxDma_ChannelIncrementDirection_positive, IfxDma_ChannelIncrementCircular_none);
                /* Maybe circular buffering was enabled by other call, we disable the circular buffering */
                /* We must do this direct why we don't have function for this */
                dmaSFR->CH[txDmaChannelId].ADICR.B.SCBE = FALSE;
            }

            IfxDma_setChannelDestinationAddress(dmaSFR, txDmaChannelId, (void *)&qspiSFR->DATAENTRY[0].U);
            IfxDma_setChannelDestinationIncrementStep(dmaSFR, txDmaChannelId, IfxDma_ChannelIncrementStep_1,
                IfxDma_ChannelIncrementDirection_positive, IfxDma_ChannelIncrementCircular_none);
            /* Clear a channel transfer interrupt flag */
            IfxDma_clearChannelInterrupt(dmaSFR, txDmaChannelId);
        }

        /* Receive config */
        IfxDma_setChannelTransferCount(dmaSFR, rxDmaChannelId, job->remaining);

        if (chHandle->dataWidth <= 8)
        {
            IfxDma_setChannelMoveSize(dmaSFR, rxDmaChannelId, IfxDma_ChannelMoveSize_8bit);
        }
        else if (chHandle->dataWidth <= 16)
        {
            IfxDma_setChannelMoveSize(dmaSFR, rxDmaChannelId, IfxDma_ChannelMoveSize_16bit);
        }
        else
        {
            IfxDma_setChannelMoveSize(dmaSFR, rxDmaChannelId, IfxDma_ChannelMoveSize_32bit);
        }

        if (chHandle->rx.data == NULL_PTR)
        {
            IfxDma_setChannelDestinationAddress(dmaSFR, rxDmaChannelId, (void *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &(chHandle->dummyRxValue)));
            IfxDma_setChannelDestinationIncrementStep(dmaSFR, rxDmaChannelId, IfxDma_ChannelIncrementStep_1,
                IfxDma_ChannelIncrementDirection_positive, IfxDma_ChannelIncrementCircular_4);
            /* Need to enable circular buffering to avoid increment higher than 4 bytes */
            /* We must do this direct why we don't have function for this */
            dmaSFR->CH[rxDmaChannelId].ADICR.B.DCBE = TRUE;
        }
        else
        {
            IfxDma_setChannelDestinationAddress(dmaSFR, rxDmaChannelId, (void *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), chHandle->rx.data));
            IfxDma_setChannelDestinationIncrementStep(dmaSFR, rxDmaChannelId, IfxDma_ChannelIncrementStep_1,
                IfxDma_ChannelIncrementDirection_positive, IfxDma_ChannelIncrementCircular_none);
            /* Maybe circular buffering was enabled by other call, we disable the circular buffering */
            /* We must do this direct why we don't have function for this */
            dmaSFR->CH[rxDmaChannelId].ADICR.B.DCBE = FALSE;
        }
        /* Clear a channel transfer interrupt flag */
        IfxDma_clearChannelInterrupt(dmaSFR, rxDmaChannelId);
        /* Clear ALL service requests */
        IfxQspi_clearAllEventFlags(qspiSFR);
        src = IfxQspi_getTransmitSrc(qspiSFR);
        /* Clears a pending request in the source controller by setting the clear request bit */
        IfxSrc_clearRequest(src);
        src = IfxQspi_getReceiveSrc(qspiSFR);
        /* Clears a pending request in the source controller by setting the clear request bit */
        IfxSrc_clearRequest(src);
        src = IfxQspi_getErrorSrc(qspiSFR);
        /* Clears a pending request in the source controller by setting the clear request bit */
        IfxSrc_clearRequest(src);
        /* Clear a channel transfer interrupt flag */
        IfxDma_clearChannelInterrupt(dmaSFR, rxDmaChannelId);
        /* Enable a DMA channel hardware transaction request */
        IfxDma_enableChannelTransaction(dmaSFR, rxDmaChannelId);

        if (job->remaining > 1)
        {
            IfxDma_clearChannelInterrupt(dmaSFR, txDmaChannelId);
            IfxDma_enableChannelTransaction(dmaSFR, txDmaChannelId);

            if (chHandle->channelBasedCs == IfxQspi_SpiMaster_ChannelBasedCs_disabled)
            {
                IfxQspi_writeBasicConfigurationBeginStream(qspiSFR, chHandle->bacon.U);
            }
            else
            {
                IfxQspi_writeBasicConfigurationEndStream(qspiSFR, chHandle->bacon.U);
            }
        }
        else
        {
            if (job->data == NULL_PTR)
            {
                IfxQspi_writeBasicConfigurationEndStream(qspiSFR, chHandle->bacon.U);
                IfxQspi_writeTransmitFifo(qspiSFR, chHandle->dummyTxValue);
            }
            else
            {
                IfxQspi_writeBasicConfigurationEndStream(qspiSFR, chHandle->bacon.U);

                if (chHandle->dataWidth <= 8)
                {
                    IfxQspi_writeTransmitFifo(qspiSFR, ((uint8 *)job->data)[job->remaining - 1]);
                }
                else if (chHandle->dataWidth <= 16)
                {
                    IfxQspi_writeTransmitFifo(qspiSFR, ((uint16 *)job->data)[job->remaining - 1]);
                }
                else
                {
                    IfxQspi_writeTransmitFifo(qspiSFR, ((uint32 *)job->data)[job->remaining - 1]);
                }
            }
        }

        /* Restore the state of CPU interrupts */
        IfxCpu_restoreInterrupts(interruptState);
    }

    else
    {
        if (job->remaining > 0)
        {
            Ifx_QSPI         *qspiSFR = spiMaster->qspi;
            IfxQspi_ChannelId cs      = (IfxQspi_ChannelId)(chHandle->bacon.B.CS);

            Ifx_SizeT         count   = (Ifx_SizeT)(IFXQSPI_HWFIFO_DEPTH - IfxQspi_getTransmitFifoLevel(qspiSFR));

            if (chHandle->firstWrite == TRUE)
            {
                /* -1, since BACON allocates one FIFO entry */
                count--;
            }

            if (job->remaining == count)
            {
                /* Need to write BACON next time */
                count--;
            }

            count = __min(job->remaining, count);

            if (count > 0)
            {
                job->remaining = job->remaining - count;

                /* We have to push another BACON into FIFO before the last data word */
                boolean lastWrite = (job->remaining == 0) ? TRUE : FALSE;
                boolean interruptState;

                /*Disable interrupts only if conditions a, b and c are satisfied.
                 * a.)first write is true(i.e call from exchange only and not from transmit ISR) and
                 * b.)on multi-byte write(no need to disable for single byte write) and
                 * c.)this is not last write(Condition needed for 2 byte write from exchange in firstwrite)
                 *
                 * 1.Call from ISR no need to disable.
                 * 2.Call from exchange and write_count(here write_count=count) is 1 or 2, no need to disable,
                 * because when ISR call happens job->remaining=0.
                 * 3.Call from exchange and write_count=3,(count=2, job->remaining=1), disable interrupt.
                 * 4.Multi-byte write call from exchange disable interrupt.*/
                if ((chHandle->firstWrite == TRUE) && (count > 1) && (job->remaining != 0))
                {
                    interruptState = IfxCpu_disableInterrupts();
                }
                else
                {
                    interruptState = IfxCpu_areInterruptsEnabled();
                }

                /* Push BACON into FIFO before first data word */
                if (chHandle->firstWrite == TRUE)
                {
                    chHandle->firstWrite = FALSE;

                    if (chHandle->channelBasedCs == IfxQspi_SpiMaster_ChannelBasedCs_disabled)
                    {
                        IfxQspi_writeBasicConfigurationBeginStream(qspiSFR, chHandle->bacon.U);
                    }
                    else
                    {
                        IfxQspi_writeBasicConfigurationEndStream(qspiSFR, chHandle->bacon.U);
                    }
                }

                if (job->data == NULL_PTR)
                {
                    /* No data should be sent (only received): send all-1 */
                    int    i;
                    uint32 writeVal = chHandle->dummyTxValue;

                    if (lastWrite)
                    {
                        for (i = 0; i < count - 1; ++i)
                        {
                            IfxQspi_writeTransmitFifo(qspiSFR, writeVal);
                        }

                        IfxQspi_writeBasicConfigurationEndStream(qspiSFR, chHandle->bacon.U);
                        IfxQspi_writeTransmitFifo(qspiSFR, writeVal);
                    }
                    else
                    {
                        for (i = 0; i < count; ++i)
                        {
                            IfxQspi_writeTransmitFifo(qspiSFR, writeVal);
                        }
                    }
                }
                else
                {
                    if (chHandle->dataWidth <= 8)
                    {
                        if (lastWrite)
                        {
                            if (count > 1)
                            {
                                IfxQspi_write8(qspiSFR, cs, job->data, count - 1);
                            }

                            IfxQspi_writeBasicConfigurationEndStream(qspiSFR, chHandle->bacon.U);
                            IfxQspi_writeTransmitFifo(qspiSFR, ((uint8 *)job->data)[count - 1]);
                        }
                        else
                        {
                            IfxQspi_write8(qspiSFR, cs, job->data, count);
                        }

                        job->data = &(((uint8 *)job->data)[count]);
                    }
                    else if (chHandle->dataWidth <= 16)
                    {
                        if (lastWrite)
                        {
                            if (count > 1)
                            {
                                IfxQspi_write16(qspiSFR, cs, job->data, count - 1);
                            }

                            IfxQspi_writeBasicConfigurationEndStream(qspiSFR, chHandle->bacon.U);
                            IfxQspi_writeTransmitFifo(qspiSFR, ((uint16 *)job->data)[count - 1]);
                        }
                        else
                        {
                            IfxQspi_write16(qspiSFR, cs, job->data, count);
                            job->data = &(((uint16 *)job->data)[count]);
                        }
                    }
                    else
                    {
                        if (lastWrite)
                        {
                            if (count > 1)
                            {
                                IfxQspi_write32(qspiSFR, cs, job->data, count - 1);
                            }

                            IfxQspi_writeBasicConfigurationEndStream(qspiSFR, chHandle->bacon.U);
                            IfxQspi_writeTransmitFifo(qspiSFR, ((uint32 *)job->data)[count - 1]);
                        }
                        else
                        {
                            IfxQspi_write32(qspiSFR, cs, job->data, count);
                            job->data = &(((uint32 *)job->data)[count]);
                        }
                    }
                }

                /* Restore the state of CPU interrupts */
                IfxCpu_restoreInterrupts(interruptState);
            }
        }
    }
}


IFX_STATIC void IfxQspi_SpiMaster_writeLong(IfxQspi_SpiMaster_Channel *chHandle)
{
    IfxQspi_Job       *job       = &chHandle->tx;
    IfxQspi_SpiMaster *spiMaster = (IfxQspi_SpiMaster *)chHandle->spiMaster;
    uint8              fifosize  = IFXQSPI_FIFO32BITSIZE(job->remaining);

    if (chHandle->mode != IfxQspi_SpiMaster_Mode_xxl)
    {
        fifosize = fifosize + IFXQSPI_BACONSIZE(job->remaining) - 1;       /* Combining this line and above doesn't work */
    }

    if (spiMaster->dma.useDma)
    {
        Ifx_DMA               *dmaSFR         = (Ifx_DMA *)IfxDma_cfg_indexMap[spiMaster->dma.dmaIndex].module;

        Ifx_QSPI              *qspiSFR        = spiMaster->qspi;
        volatile Ifx_SRC_SRCR *src            = IfxQspi_getTransmitSrc(qspiSFR);

        IfxDma_ChannelId       txDmaChannelId = spiMaster->dma.txDmaChannelId;
        IfxDma_ChannelId       rxDmaChannelId = spiMaster->dma.rxDmaChannelId;

        boolean                interruptState = IfxCpu_disableInterrupts();

        {
            IfxDma_setChannelTransferCount(dmaSFR, txDmaChannelId, fifosize);

            IfxDma_setChannelMoveSize(dmaSFR, txDmaChannelId, IfxDma_ChannelMoveSize_32bit);

            {
                IfxDma_setChannelSourceAddress(dmaSFR, txDmaChannelId, (void *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), job->data));
                IfxDma_setChannelSourceIncrementStep(dmaSFR, txDmaChannelId, IfxDma_ChannelIncrementStep_1,
                    IfxDma_ChannelIncrementDirection_positive, IfxDma_ChannelIncrementCircular_none);
                /* Maybe circular buffering was enabled by other call, we disable the circular buffering */
                /* We must do this direct why we don't have function for this */
                dmaSFR->CH[txDmaChannelId].ADICR.B.SCBE = FALSE;

                if (chHandle->mode != IfxQspi_SpiMaster_Mode_xxl)
                {
                    IfxDma_setChannelDestinationAddress(dmaSFR, txDmaChannelId, (uint32 *)&qspiSFR->MIXENTRY.U);
                    IfxDma_setChannelDestinationIncrementStep(dmaSFR, txDmaChannelId, IfxDma_ChannelIncrementStep_1,
                        IfxDma_ChannelIncrementDirection_positive, IfxDma_ChannelIncrementCircular_none);
                }
            }

            /* Clear a channel transfer interrupt flag */
            IfxDma_clearChannelInterrupt(dmaSFR, txDmaChannelId);
        }

        /* Receive config */
        IfxDma_setChannelTransferCount(dmaSFR, rxDmaChannelId, IFXQSPI_FIFO32BITSIZE(job->remaining));
        IfxDma_setChannelMoveSize(dmaSFR, rxDmaChannelId, IfxDma_ChannelMoveSize_32bit);

        if (chHandle->rx.data == NULL_PTR)
        {
            IfxDma_setChannelDestinationAddress(dmaSFR, rxDmaChannelId, (void *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &(chHandle->dummyRxValue)));
            IfxDma_setChannelDestinationIncrementStep(dmaSFR, rxDmaChannelId, IfxDma_ChannelIncrementStep_1,
                IfxDma_ChannelIncrementDirection_positive, IfxDma_ChannelIncrementCircular_4);
            /* Need to enable circular buffering to avoid increment higher than 4 bytes */
            /* We must do this direct why we don't have function for this */
            dmaSFR->CH[rxDmaChannelId].ADICR.B.DCBE = TRUE;
        }
        else
        {
            IfxDma_setChannelDestinationAddress(dmaSFR, rxDmaChannelId, (void *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), chHandle->rx.data));
            IfxDma_setChannelDestinationIncrementStep(dmaSFR, rxDmaChannelId, IfxDma_ChannelIncrementStep_1,
                IfxDma_ChannelIncrementDirection_positive, IfxDma_ChannelIncrementCircular_none);
            /* Maybe circular buffering was enabled by other call, we disable the circular buffering */
            /* We must do this direct why we don't have function for this */
            dmaSFR->CH[rxDmaChannelId].ADICR.B.DCBE = FALSE;
        }

        IfxDma_clearChannelInterrupt(dmaSFR, rxDmaChannelId);
        IfxQspi_clearAllEventFlags(qspiSFR);
        src = IfxQspi_getTransmitSrc(qspiSFR);
        IfxSrc_clearRequest(src);
        src = IfxQspi_getReceiveSrc(qspiSFR);
        IfxSrc_clearRequest(src);
        src = IfxQspi_getErrorSrc(qspiSFR);
        IfxSrc_clearRequest(src);
        IfxDma_clearChannelInterrupt(dmaSFR, rxDmaChannelId);
        IfxDma_enableChannelTransaction(dmaSFR, rxDmaChannelId);

        if (chHandle->mode == IfxQspi_SpiMaster_Mode_longContinuous)
        {
            (job->remaining >= 16) ? (chHandle->bacon.B.DL = 16 - 1) : (chHandle->bacon.B.DL = job->remaining - 1);
            (job->remaining >= 16) ? (chHandle->bacon.B.LAST = 0) : (chHandle->bacon.B.LAST = 1);
            chHandle->bacon.B.BYTE = 1;
        }
        else if (chHandle->mode == IfxQspi_SpiMaster_Mode_long)
        {
            (job->remaining >= 16) ? (chHandle->bacon.B.DL = 16 - 1) : (chHandle->bacon.B.DL = job->remaining - 1);
            chHandle->bacon.B.LAST = 1;
            chHandle->bacon.B.BYTE = 1;
        }
        else
        {
            chHandle->bacon.B.LAST = 1;
            chHandle->bacon.B.BYTE = 1;
            chHandle->bacon.B.DL   = 0;
        }

        {
            IfxDma_clearChannelInterrupt(dmaSFR, txDmaChannelId);
            IfxDma_enableChannelTransaction(dmaSFR, txDmaChannelId);
        }

        if (chHandle->mode != IfxQspi_SpiMaster_Mode_xxl)
        {
            qspiSFR->MIXENTRY.U = chHandle->bacon.U;
        }
        else
        {
            qspiSFR->BACONENTRY.U = chHandle->bacon.U;
        }

        /* Restore the state of CPU interrupts */
        IfxCpu_restoreInterrupts(interruptState);
    }
    else
    {
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, IFX_ASSERT_FEATURE_NOT_IMPLEMENTED);
    }
}


void IfxQspi_SpiMaster_getHandleDelayParameters(IfxQspi_SpiMaster_Channel *chHandle, IfxQspi_DelayParameters *params)
{
    params->idlePrescalar     = (IfxQspi_DelayPrescalar)chHandle->bacon.B.IPRE;
    params->idleDelay         = (IfxQspi_DelayLength)chHandle->bacon.B.IDLE;
    params->leadingPrescalar  = (IfxQspi_DelayPrescalar)chHandle->bacon.B.LPRE;
    params->leadingDelay      = (IfxQspi_DelayLength)chHandle->bacon.B.LEAD;
    params->trailingPrescalar = (IfxQspi_DelayPrescalar)chHandle->bacon.B.TPRE;
    params->trailingDelay     = (IfxQspi_DelayLength)chHandle->bacon.B.TRAIL;
}


void IfxQspi_SpiMaster_updateDelayParameters(IfxQspi_SpiMaster_Channel *chHandle, IfxQspi_DelayParameters *config)
{
    IfxQspi_SpiMaster  *spiMaster = (IfxQspi_SpiMaster *)chHandle->spiMaster;

    /* Update Bacon value in Handle for Interface APIs */
    Ifx_QSPI_BACONENTRY bacon;
    bacon.U           = chHandle->bacon.U;

    bacon.B.IPRE      = config->idlePrescalar;
    bacon.B.IDLE      = config->idleDelay;
    bacon.B.LPRE      = config->leadingPrescalar;
    bacon.B.LEAD      = config->leadingDelay;
    bacon.B.TPRE      = config->trailingPrescalar;
    bacon.B.TRAIL     = config->trailingDelay;

    chHandle->bacon.U = bacon.U;

    /* Update SFR */
    Ifx_QSPI *qspiSFR = spiMaster->qspi;

    qspiSFR->BACONENTRY.U = chHandle->bacon.U;
}


void IfxQspi_SpiMaster_initPin(const IfxQspi_SpiMaster_Pins *pins)
{
    if (pins != NULL_PTR)
    {
        const IfxQspi_Sclk_Out *sclkOut = pins->sclk;

        if (sclkOut != NULL_PTR)
        {
        	/* Initializes a SCLK output pin */
            IfxQspi_initSclkOutPin(sclkOut, pins->sclkMode, pins->pinDriver);
        }

        const IfxQspi_Mtsr_Out *mtsrOut = pins->mtsr;

        if (mtsrOut != NULL_PTR)
        {
        	/* Initializes a MTSR output pin */
            IfxQspi_initMtsrOutPin(mtsrOut, pins->mtsrMode, pins->pinDriver);
        }

        const IfxQspi_Mrst_In *mrstIn = pins->mrst;

        if (mrstIn != NULL_PTR)
        {
        	/* Provides functionality for both setting of MRSTIN pin direction as input and configuring pad driver */
            IfxQspi_initMrstInPinWithPadLevel(mrstIn, pins->mrstMode, pins->pinDriver);
        }
    }
}


void IfxQspi_SpiMaster_initInterrupt(Ifx_QSPI *qspiSFR, const IfxQspi_SpiMaster_Config *config)
{
	/* Clear ALL service requests */
    IfxQspi_clearAllEventFlags(qspiSFR);

    if (config->dma.useDma)
    {
        IfxSrc_Tos dmaTos = IfxSrc_Tos_dma0;
#if (IFXDMA_NUM_MODULES > 1U)

        if (config->dma.dmaIndex == IfxDma_Index_1)
        {
            dmaTos = IfxSrc_Tos_dma1;
        }

#endif
        /* Returns the SRC pointer for given TXFIFO service request */
        volatile Ifx_SRC_SRCR *src = IfxQspi_getTransmitSrc(qspiSFR);
        /* Initialize interrupt source with configured type of service and priority */
        IfxSrc_init(src, dmaTos, (Ifx_Priority)config->dma.txDmaChannelId, IfxSrc_VmId_0);  /* For Dma VM must be hardcoded to 0 */
        /* Enable the interrupt source */
        IfxSrc_enable(src);

        /* Returns the SRC pointer for given RXFIFO service request */
        src = IfxQspi_getReceiveSrc(qspiSFR);
        /* Initialize interrupt source with configured type of service and priority */
        IfxSrc_init(src, dmaTos, (Ifx_Priority)config->dma.rxDmaChannelId, IfxSrc_VmId_0); /* For Dma VM must be hardcoded to 0 */
        /* Enable the interrupt source */
        IfxSrc_enable(src);
    }
    else
    {
        if (config->txPriority != 0)
        {
        	/* Returns the SRC pointer for given TXFIFO service request */
            volatile Ifx_SRC_SRCR *src = IfxQspi_getTransmitSrc(qspiSFR);
            /* Initialize interrupt source with configured type of service and priority */
            IfxSrc_init(src, config->isrProvider, config->txPriority, config->vmId);
            /* Enable the interrupt source */
            IfxSrc_enable(src);
        }

        if (config->rxPriority != 0)
        {
			/* Returns the SRC pointer for given RXFIFO service request */
            volatile Ifx_SRC_SRCR *src = IfxQspi_getReceiveSrc(qspiSFR);
            /* Initialize interrupt source with configured type of service and priority */
            IfxSrc_init(src, config->isrProvider, config->rxPriority, config->vmId);
            /* Enable the interrupt source */
            IfxSrc_enable(src);
        }

        if (config->erPriority != 0)
        {
        	/* Returns the SRC pointer for given error request value */
            volatile Ifx_SRC_SRCR *src = IfxQspi_getErrorSrc(qspiSFR);
            /* Initialize interrupt source with configured type of service and priority */
            IfxSrc_init(src, config->isrProvider, config->erPriority, config->vmId);
            /* Enable the interrupt source */
            IfxSrc_enable(src);
        }
    }
}


void IfxQspi_SpiMaster_setBaudRateGlobalBitFields(IfxQspi_SpiMaster *handle, const IfxQspi_SpiMaster_BitTiming *bitTimingParams)
{
    Ifx_QSPI          *qspiSFR = handle->qspi;

    /* Configure the global time quanta for the instance */
    Ifx_QSPI_GLOBALCON globalcon = qspiSFR->GLOBALCON;
    globalcon.B.TQ       = bitTimingParams->globalTQ;
    qspiSFR->GLOBALCON.U = globalcon.U;
}


void IfxQspi_SpiMaster_setBaudRateChannelBitFields(IfxQspi_SpiMaster *handle, const IfxQspi_ChannelId channelId, const IfxQspi_SpiMaster_BitTiming *bitTimingParams)
{
    Ifx_QSPI     *qspiSFR = handle->qspi;

    int           cs      = channelId % 8;
    uint16        n       = ((bitTimingParams->channelQ + 1) * (bitTimingParams->aSegment + bitTimingParams->bSegment + bitTimingParams->cSegment + 1));
    Ifx_QSPI_ECON econ[8];
    econ[cs].U = qspiSFR->ECON[cs].U;

    if ((bitTimingParams->channelQ < 64) && (bitTimingParams->aSegment < 4) && (bitTimingParams->bSegment < 4) && (bitTimingParams->cSegment < 4) && (n >= 4))
    {
    	/* Configure the time quanta for the channel */
        econ[cs].B.Q        = bitTimingParams->channelQ;
        /* Configure the A segment for the channel */
        econ[cs].B.A        = bitTimingParams->aSegment;
        /* Configure the B segment for the channel */
        econ[cs].B.B        = bitTimingParams->bSegment;
        /* Configure the C segment for the channel */
        econ[cs].B.C        = bitTimingParams->cSegment;
        qspiSFR->ECON[cs].U = econ[cs].U;
    }
    else
    {
    	/* Either Q, A, B or C is not in range */
        IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
    }
}


void IfxQspi_SpiMaster_initLvdsPin(const IfxQspi_SpiMaster_Pins *pins)
{
    if ((pins->lvdsProperties != NULL_PTR) && (pins != NULL_PTR))
    {
        const IfxQspi_Sclk_Out *sclkOut = pins->sclk;

        if (sclkOut != NULL_PTR)
        {
            IfxQspi_initSclkOutLvdsPin(sclkOut, pins->sclkMode, pins->pinDriver, &pins->lvdsProperties->sclkOutLvdsCfg);
        }

        const IfxQspi_Mtsr_Out *mtsrOut = pins->mtsr;

        if (mtsrOut != NULL_PTR)
        {
            IfxQspi_initMtsrOutLvdsPin(mtsrOut, pins->mtsrMode, pins->pinDriver, &pins->lvdsProperties->mtsrOutLvdsCfg);
        }

        const IfxQspi_Mrst_In *mrstIn = pins->mrst;

        if (mrstIn != NULL_PTR)
        {
            IfxQspi_initMrstInLvdsPinWithPadLevel(mrstIn, pins->mrstMode, pins->pinDriver, &pins->lvdsProperties->mrstInLvdsCfg);
        }
    }
}
