name: asicworld_code_verilog_tutorial_parity
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parity.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module parity (
	a,
	b,
	c,
	d,
	y
);
	input a;
	input b;
	input c;
	input d;
	output y;
	wire a;
	wire b;
	wire c;
	wire d;
	wire y;
	wire out_0;
	wire out_1;
	xor u0 (out_0, a, b);
	xor u1 (out_1, c, d);
	xor u2 (y, out_0, out_1);
endmodule
