// Seed: 666792468
module module_0;
  assign id_1 = id_1;
  wire id_2, id_3;
  assign module_1.id_0 = 0;
  supply0 id_4;
  assign id_1 = id_2;
  id_5(
      id_4, 1, -1 == 1'h0, -1'h0
  );
endmodule
module module_1 (
    output supply0 id_0,
    input  supply1 id_1,
    output logic   id_2
);
  wire id_4;
  supply0 id_5;
  bit id_6;
  bit id_7, id_8;
  wire id_9, id_10, id_11;
  always begin : LABEL_0
    if (1) id_8 = id_6;
  end
  module_0 modCall_1 ();
  final
    if (-1'b0) begin : LABEL_0
      id_2 <= id_8;
    end else $display;
endmodule
