# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do part1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1 {C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:45 on Oct 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1" C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:24:45 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1 {C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:45 on Oct 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1" C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:24:45 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1 {C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:45 on Oct 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1" C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1/top_level.sv 
# -- Compiling module top_level
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# End time: 12:24:45 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.top_level_tb
# vsim work.top_level_tb 
# Start time: 12:24:48 on Oct 31,2023
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.controller
# Loading work.datapath
add wave -position end  sim:/top_level_tb/clk
add wave -position end  sim:/top_level_tb/reset
add wave -position end  sim:/top_level_tb/s
add wave -position end  sim:/top_level_tb/A_val
add wave -position end  sim:/top_level_tb/done
add wave -position end  sim:/top_level_tb/result
run -all
# ** Note: $stop    : C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1/top_level.sv(54)
#    Time: 3050 ps  Iteration: 1  Instance: /top_level_tb
# Break in Module top_level_tb at C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1/top_level.sv line 54
add wave -position 4  sim:/top_level_tb/dut/A
run -continue
# Break key hit
# Break in Module controller at C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1/controller.sv line 14
restart -f
run -all
# ** Note: $stop    : C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1/top_level.sv(54)
#    Time: 3050 ps  Iteration: 1  Instance: /top_level_tb
# Break in Module top_level_tb at C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1/top_level.sv line 54
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Anna/Documents/ee_371/ee_371/lab4/part1/wave.do
# End time: 12:57:58 on Oct 31,2023, Elapsed time: 0:33:10
# Errors: 0, Warnings: 0
