// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/27/2017 14:48:22"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test (
	impulse_in,
	start,
	start_out,
	clk_in,
	test,
	clk);
input 	impulse_in;
input 	start;
output 	start_out;
input 	clk_in;
output 	[5:0] test;
output 	clk;

// Design Ports Information
// clk_in	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// start	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// impulse_in	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// start_out	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// test[0]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// test[1]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// test[2]	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// test[3]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// test[4]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// test[5]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("test_v.sdo");
// synopsys translate_on

wire \start~combout ;
wire \impulse_in~combout ;
wire \i1|Add0~2 ;
wire \i1|Add0~2COUT1_41 ;
wire \i1|Add0~6_combout ;
wire \i1|cnt[0]~0 ;
wire \i1|Add0~8 ;
wire \i1|Add0~8COUT1_43 ;
wire \i1|Add0~12_combout ;
wire \i1|Add0~14 ;
wire \i1|Add0~14COUT1_44 ;
wire \i1|Add0~18_combout ;
wire \i1|Add0~20 ;
wire \i1|Add0~24_combout ;
wire \i1|Add0~26 ;
wire \i1|Add0~26COUT1_46 ;
wire \i1|Add0~30_combout ;
wire \i1|clk_out~0_combout ;
wire \i1|pre_start~regout ;
wire \i1|Add0~0_combout ;
wire \i1|clk_out~1_combout ;
wire \i1|clk_out~regout ;
wire [5:0] \i1|cnt ;


// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \start~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\start~combout ),
	.padio(start));
// synopsys translate_off
defparam \start~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \impulse_in~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\impulse_in~combout ),
	.padio(impulse_in));
// synopsys translate_off
defparam \impulse_in~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \i1|Add0~0 (
// Equation(s):
// \i1|Add0~0_combout  = ((!\i1|cnt [0]))
// \i1|Add0~2  = CARRY(((\i1|cnt [0])))
// \i1|Add0~2COUT1_41  = CARRY(((\i1|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i1|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\i1|Add0~2 ),
	.cout1(\i1|Add0~2COUT1_41 ));
// synopsys translate_off
defparam \i1|Add0~0 .lut_mask = "33cc";
defparam \i1|Add0~0 .operation_mode = "arithmetic";
defparam \i1|Add0~0 .output_mode = "comb_only";
defparam \i1|Add0~0 .register_cascade_mode = "off";
defparam \i1|Add0~0 .sum_lutc_input = "datac";
defparam \i1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \i1|Add0~6 (
// Equation(s):
// \i1|Add0~6_combout  = (\i1|cnt [1] $ ((\i1|Add0~2 )))
// \i1|Add0~8  = CARRY(((!\i1|Add0~2 ) # (!\i1|cnt [1])))
// \i1|Add0~8COUT1_43  = CARRY(((!\i1|Add0~2COUT1_41 ) # (!\i1|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i1|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i1|Add0~2 ),
	.cin1(\i1|Add0~2COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i1|Add0~6_combout ),
	.regout(),
	.cout(),
	.cout0(\i1|Add0~8 ),
	.cout1(\i1|Add0~8COUT1_43 ));
// synopsys translate_off
defparam \i1|Add0~6 .cin0_used = "true";
defparam \i1|Add0~6 .cin1_used = "true";
defparam \i1|Add0~6 .lut_mask = "3c3f";
defparam \i1|Add0~6 .operation_mode = "arithmetic";
defparam \i1|Add0~6 .output_mode = "comb_only";
defparam \i1|Add0~6 .register_cascade_mode = "off";
defparam \i1|Add0~6 .sum_lutc_input = "cin";
defparam \i1|Add0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \i1|pre_start (
// Equation(s):
// \i1|cnt[0]~0  = ((\i1|clk_out~0_combout ) # (\start~combout  $ (B1_pre_start)))
// \i1|pre_start~regout  = DFFEAS(\i1|cnt[0]~0 , GLOBAL(\impulse_in~combout ), VCC, , , \start~combout , , , VCC)

	.clk(\impulse_in~combout ),
	.dataa(vcc),
	.datab(\start~combout ),
	.datac(\start~combout ),
	.datad(\i1|clk_out~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i1|cnt[0]~0 ),
	.regout(\i1|pre_start~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i1|pre_start .lut_mask = "ff3c";
defparam \i1|pre_start .operation_mode = "normal";
defparam \i1|pre_start .output_mode = "reg_and_comb";
defparam \i1|pre_start .register_cascade_mode = "off";
defparam \i1|pre_start .sum_lutc_input = "qfbk";
defparam \i1|pre_start .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \i1|cnt[1] (
// Equation(s):
// \i1|cnt [1] = DFFEAS(((\i1|Add0~6_combout  & (\i1|pre_start~regout  $ (!\start~combout )))), GLOBAL(\impulse_in~combout ), VCC, , \i1|cnt[0]~0 , , , , )

	.clk(\impulse_in~combout ),
	.dataa(vcc),
	.datab(\i1|pre_start~regout ),
	.datac(\start~combout ),
	.datad(\i1|Add0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i1|cnt[0]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i1|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i1|cnt[1] .lut_mask = "c300";
defparam \i1|cnt[1] .operation_mode = "normal";
defparam \i1|cnt[1] .output_mode = "reg_only";
defparam \i1|cnt[1] .register_cascade_mode = "off";
defparam \i1|cnt[1] .sum_lutc_input = "datac";
defparam \i1|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \i1|Add0~12 (
// Equation(s):
// \i1|Add0~12_combout  = (\i1|cnt [2] $ ((\i1|Add0~8 )))
// \i1|Add0~14  = CARRY(((!\i1|cnt [2] & !\i1|Add0~8 )))
// \i1|Add0~14COUT1_44  = CARRY(((!\i1|cnt [2] & !\i1|Add0~8COUT1_43 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i1|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i1|Add0~8 ),
	.cin1(\i1|Add0~8COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i1|Add0~12_combout ),
	.regout(),
	.cout(),
	.cout0(\i1|Add0~14 ),
	.cout1(\i1|Add0~14COUT1_44 ));
// synopsys translate_off
defparam \i1|Add0~12 .cin0_used = "true";
defparam \i1|Add0~12 .cin1_used = "true";
defparam \i1|Add0~12 .lut_mask = "3c03";
defparam \i1|Add0~12 .operation_mode = "arithmetic";
defparam \i1|Add0~12 .output_mode = "comb_only";
defparam \i1|Add0~12 .register_cascade_mode = "off";
defparam \i1|Add0~12 .sum_lutc_input = "cin";
defparam \i1|Add0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \i1|cnt[2] (
// Equation(s):
// \i1|cnt [2] = DFFEAS(((\i1|pre_start~regout  $ (\start~combout )) # (!\i1|Add0~12_combout )), GLOBAL(\impulse_in~combout ), VCC, , \i1|cnt[0]~0 , , , , )

	.clk(\impulse_in~combout ),
	.dataa(vcc),
	.datab(\i1|pre_start~regout ),
	.datac(\start~combout ),
	.datad(\i1|Add0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i1|cnt[0]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i1|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i1|cnt[2] .lut_mask = "3cff";
defparam \i1|cnt[2] .operation_mode = "normal";
defparam \i1|cnt[2] .output_mode = "reg_only";
defparam \i1|cnt[2] .register_cascade_mode = "off";
defparam \i1|cnt[2] .sum_lutc_input = "datac";
defparam \i1|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \i1|Add0~18 (
// Equation(s):
// \i1|Add0~18_combout  = \i1|cnt [3] $ ((((\i1|Add0~14 ))))
// \i1|Add0~20  = 

	.clk(gnd),
	.dataa(\i1|cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i1|Add0~14 ),
	.cin1(\i1|Add0~14COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i1|Add0~18_combout ),
	.regout(),
	.cout(\i1|Add0~20 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i1|Add0~18 .cin0_used = "true";
defparam \i1|Add0~18 .cin1_used = "true";
defparam \i1|Add0~18 .lut_mask = "5a5f";
defparam \i1|Add0~18 .operation_mode = "arithmetic";
defparam \i1|Add0~18 .output_mode = "comb_only";
defparam \i1|Add0~18 .register_cascade_mode = "off";
defparam \i1|Add0~18 .sum_lutc_input = "cin";
defparam \i1|Add0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \i1|cnt[3] (
// Equation(s):
// \i1|cnt [3] = DFFEAS(((\i1|Add0~18_combout  & (\i1|pre_start~regout  $ (!\start~combout )))), GLOBAL(\impulse_in~combout ), VCC, , \i1|cnt[0]~0 , , , , )

	.clk(\impulse_in~combout ),
	.dataa(vcc),
	.datab(\i1|pre_start~regout ),
	.datac(\start~combout ),
	.datad(\i1|Add0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i1|cnt[0]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i1|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i1|cnt[3] .lut_mask = "c300";
defparam \i1|cnt[3] .operation_mode = "normal";
defparam \i1|cnt[3] .output_mode = "reg_only";
defparam \i1|cnt[3] .register_cascade_mode = "off";
defparam \i1|cnt[3] .sum_lutc_input = "datac";
defparam \i1|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \i1|Add0~24 (
// Equation(s):
// \i1|Add0~24_combout  = (\i1|cnt [4] $ ((!(!\i1|Add0~20  & GND) # (\i1|Add0~20  & VCC))))
// \i1|Add0~26  = CARRY(((\i1|cnt [4] & !\i1|Add0~20 )))
// \i1|Add0~26COUT1_46  = CARRY(((\i1|cnt [4] & !\i1|Add0~20 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i1|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\i1|Add0~20 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i1|Add0~24_combout ),
	.regout(),
	.cout(),
	.cout0(\i1|Add0~26 ),
	.cout1(\i1|Add0~26COUT1_46 ));
// synopsys translate_off
defparam \i1|Add0~24 .cin_used = "true";
defparam \i1|Add0~24 .lut_mask = "c30c";
defparam \i1|Add0~24 .operation_mode = "arithmetic";
defparam \i1|Add0~24 .output_mode = "comb_only";
defparam \i1|Add0~24 .register_cascade_mode = "off";
defparam \i1|Add0~24 .sum_lutc_input = "cin";
defparam \i1|Add0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \i1|cnt[4] (
// Equation(s):
// \i1|cnt [4] = DFFEAS(((\i1|Add0~24_combout  & (\start~combout  $ (!\i1|pre_start~regout )))), GLOBAL(\impulse_in~combout ), VCC, , \i1|cnt[0]~0 , , , , )

	.clk(\impulse_in~combout ),
	.dataa(vcc),
	.datab(\start~combout ),
	.datac(\i1|pre_start~regout ),
	.datad(\i1|Add0~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i1|cnt[0]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i1|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i1|cnt[4] .lut_mask = "c300";
defparam \i1|cnt[4] .operation_mode = "normal";
defparam \i1|cnt[4] .output_mode = "reg_only";
defparam \i1|cnt[4] .register_cascade_mode = "off";
defparam \i1|cnt[4] .sum_lutc_input = "datac";
defparam \i1|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \i1|Add0~30 (
// Equation(s):
// \i1|Add0~30_combout  = \i1|cnt [5] $ (((((!\i1|Add0~20  & \i1|Add0~26 ) # (\i1|Add0~20  & \i1|Add0~26COUT1_46 )))))

	.clk(gnd),
	.dataa(\i1|cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\i1|Add0~20 ),
	.cin0(\i1|Add0~26 ),
	.cin1(\i1|Add0~26COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i1|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i1|Add0~30 .cin0_used = "true";
defparam \i1|Add0~30 .cin1_used = "true";
defparam \i1|Add0~30 .cin_used = "true";
defparam \i1|Add0~30 .lut_mask = "5a5a";
defparam \i1|Add0~30 .operation_mode = "normal";
defparam \i1|Add0~30 .output_mode = "comb_only";
defparam \i1|Add0~30 .register_cascade_mode = "off";
defparam \i1|Add0~30 .sum_lutc_input = "cin";
defparam \i1|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \i1|cnt[5] (
// Equation(s):
// \i1|cnt [5] = DFFEAS(((\i1|Add0~30_combout  & (\i1|pre_start~regout  $ (!\start~combout )))), GLOBAL(\impulse_in~combout ), VCC, , \i1|cnt[0]~0 , , , , )

	.clk(\impulse_in~combout ),
	.dataa(\i1|pre_start~regout ),
	.datab(vcc),
	.datac(\i1|Add0~30_combout ),
	.datad(\start~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i1|cnt[0]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i1|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i1|cnt[5] .lut_mask = "a050";
defparam \i1|cnt[5] .operation_mode = "normal";
defparam \i1|cnt[5] .output_mode = "reg_only";
defparam \i1|cnt[5] .register_cascade_mode = "off";
defparam \i1|cnt[5] .sum_lutc_input = "datac";
defparam \i1|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \i1|clk_out~0 (
// Equation(s):
// \i1|clk_out~0_combout  = (!\i1|cnt [4] & (!\i1|cnt [5] & (\i1|cnt [2] & !\i1|cnt [3])))

	.clk(gnd),
	.dataa(\i1|cnt [4]),
	.datab(\i1|cnt [5]),
	.datac(\i1|cnt [2]),
	.datad(\i1|cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i1|clk_out~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i1|clk_out~0 .lut_mask = "0010";
defparam \i1|clk_out~0 .operation_mode = "normal";
defparam \i1|clk_out~0 .output_mode = "comb_only";
defparam \i1|clk_out~0 .register_cascade_mode = "off";
defparam \i1|clk_out~0 .sum_lutc_input = "datac";
defparam \i1|clk_out~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \i1|cnt[0] (
// Equation(s):
// \i1|cnt [0] = DFFEAS(((\i1|Add0~0_combout  & (\i1|pre_start~regout  $ (!\start~combout )))), GLOBAL(\impulse_in~combout ), VCC, , \i1|cnt[0]~0 , , , , )

	.clk(\impulse_in~combout ),
	.dataa(vcc),
	.datab(\i1|pre_start~regout ),
	.datac(\start~combout ),
	.datad(\i1|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i1|cnt[0]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i1|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i1|cnt[0] .lut_mask = "c300";
defparam \i1|cnt[0] .operation_mode = "normal";
defparam \i1|cnt[0] .output_mode = "reg_only";
defparam \i1|cnt[0] .register_cascade_mode = "off";
defparam \i1|cnt[0] .sum_lutc_input = "datac";
defparam \i1|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \i1|clk_out~1 (
// Equation(s):
// \i1|clk_out~1_combout  = ((\i1|cnt [1] & ((!\i1|cnt [0]))) # (!\i1|cnt [1] & (\i1|clk_out~regout )))

	.clk(gnd),
	.dataa(\i1|clk_out~regout ),
	.datab(vcc),
	.datac(\i1|cnt [0]),
	.datad(\i1|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i1|clk_out~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i1|clk_out~1 .lut_mask = "0faa";
defparam \i1|clk_out~1 .operation_mode = "normal";
defparam \i1|clk_out~1 .output_mode = "comb_only";
defparam \i1|clk_out~1 .register_cascade_mode = "off";
defparam \i1|clk_out~1 .sum_lutc_input = "datac";
defparam \i1|clk_out~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \i1|clk_out (
// Equation(s):
// \i1|clk_out~regout  = DFFEAS((\i1|clk_out~0_combout  & (\i1|clk_out~1_combout  & (\start~combout  $ (!\i1|pre_start~regout )))), GLOBAL(\impulse_in~combout ), VCC, , \i1|cnt[0]~0 , , , , )

	.clk(\impulse_in~combout ),
	.dataa(\i1|clk_out~0_combout ),
	.datab(\start~combout ),
	.datac(\i1|pre_start~regout ),
	.datad(\i1|clk_out~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i1|cnt[0]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i1|clk_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i1|clk_out .lut_mask = "8200";
defparam \i1|clk_out .operation_mode = "normal";
defparam \i1|clk_out .output_mode = "reg_only";
defparam \i1|clk_out .register_cascade_mode = "off";
defparam \i1|clk_out .sum_lutc_input = "datac";
defparam \i1|clk_out .synch_mode = "off";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \start_out~I (
	.datain(\start~combout ),
	.oe(vcc),
	.combout(),
	.padio(start_out));
// synopsys translate_off
defparam \start_out~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk_in~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(clk_in));
// synopsys translate_off
defparam \clk_in~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[0]~I (
	.datain(\i1|cnt [0]),
	.oe(vcc),
	.combout(),
	.padio(test[0]));
// synopsys translate_off
defparam \test[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[1]~I (
	.datain(\i1|cnt [1]),
	.oe(vcc),
	.combout(),
	.padio(test[1]));
// synopsys translate_off
defparam \test[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[2]~I (
	.datain(!\i1|cnt [2]),
	.oe(vcc),
	.combout(),
	.padio(test[2]));
// synopsys translate_off
defparam \test[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[3]~I (
	.datain(\i1|cnt [3]),
	.oe(vcc),
	.combout(),
	.padio(test[3]));
// synopsys translate_off
defparam \test[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[4]~I (
	.datain(\i1|cnt [4]),
	.oe(vcc),
	.combout(),
	.padio(test[4]));
// synopsys translate_off
defparam \test[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[5]~I (
	.datain(\i1|cnt [5]),
	.oe(vcc),
	.combout(),
	.padio(test[5]));
// synopsys translate_off
defparam \test[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \clk~I (
	.datain(\i1|clk_out~regout ),
	.oe(vcc),
	.combout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "output";
// synopsys translate_on

endmodule
