/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [12:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  reg [2:0] celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [18:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_3z ? celloutsig_0_0z[1] : celloutsig_0_3z;
  assign celloutsig_1_8z = celloutsig_1_3z ? celloutsig_1_0z : celloutsig_1_7z;
  assign celloutsig_1_18z = celloutsig_1_8z ? celloutsig_1_8z : celloutsig_1_15z;
  assign celloutsig_0_11z = celloutsig_0_6z ? celloutsig_0_5z : celloutsig_0_4z;
  assign celloutsig_0_23z = celloutsig_0_8z ? celloutsig_0_15z : in_data[9];
  assign celloutsig_0_27z = celloutsig_0_15z ? celloutsig_0_1z : in_data[32];
  assign celloutsig_1_7z = ~(in_data[173] | celloutsig_1_1z[12]);
  assign celloutsig_1_19z = ~(celloutsig_1_7z | celloutsig_1_11z);
  assign celloutsig_0_22z = ~(celloutsig_0_21z | celloutsig_0_4z);
  assign celloutsig_1_11z = ~celloutsig_1_3z;
  assign celloutsig_1_15z = ~celloutsig_1_7z;
  assign celloutsig_0_16z = ~celloutsig_0_15z;
  assign celloutsig_0_46z = ~((celloutsig_0_24z[8] | celloutsig_0_30z) & (celloutsig_0_41z[2] | celloutsig_0_9z));
  assign celloutsig_0_8z = ~((celloutsig_0_5z | in_data[91]) & (celloutsig_0_4z | celloutsig_0_4z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[11] | in_data[68]) & (celloutsig_0_1z | in_data[13]));
  assign celloutsig_0_30z = ~((celloutsig_0_16z | celloutsig_0_1z) & (celloutsig_0_8z | celloutsig_0_27z));
  assign celloutsig_0_45z = celloutsig_0_6z | celloutsig_0_16z;
  assign celloutsig_0_12z = celloutsig_0_11z | celloutsig_0_0z[3];
  assign celloutsig_0_1z = in_data[82] | in_data[28];
  assign celloutsig_1_3z = ~(celloutsig_1_0z ^ celloutsig_1_1z[0]);
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_0z } === { in_data[90:78], celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_0z[8:6], celloutsig_0_5z, celloutsig_0_2z } === { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[105:97] > in_data[132:124];
  assign celloutsig_0_15z = & celloutsig_0_0z[12:2];
  assign celloutsig_0_21z = & { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z[6:5] };
  assign celloutsig_0_9z = | { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_5z = ~^ { in_data[95:85], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_0z[2], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z } >> { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_0z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[29:17];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_41z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_41z = { 1'h1, celloutsig_0_24z[7], celloutsig_0_8z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 19'h00000;
    else if (!clkin_data[32]) celloutsig_1_1z = { in_data[160:144], celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_24z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_24z = { celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_22z, 1'h1, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
