verilog work "four_bit_reg.v"
