# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Feb 23 2025 14:32:37

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_Segment1_A
			6.2.2::Path details for port: o_Segment1_B
			6.2.3::Path details for port: o_Segment1_C
			6.2.4::Path details for port: o_Segment1_D
			6.2.5::Path details for port: o_Segment1_E
			6.2.6::Path details for port: o_Segment1_F
			6.2.7::Path details for port: o_Segment1_G
			6.2.8::Path details for port: o_Segment2_A
			6.2.9::Path details for port: o_Segment2_B
			6.2.10::Path details for port: o_Segment2_C
			6.2.11::Path details for port: o_Segment2_D
			6.2.12::Path details for port: o_Segment2_E
			6.2.13::Path details for port: o_Segment2_F
			6.2.14::Path details for port: o_Segment2_G
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_Segment1_A
			6.5.2::Path details for port: o_Segment1_B
			6.5.3::Path details for port: o_Segment1_C
			6.5.4::Path details for port: o_Segment1_D
			6.5.5::Path details for port: o_Segment1_E
			6.5.6::Path details for port: o_Segment1_F
			6.5.7::Path details for port: o_Segment1_G
			6.5.8::Path details for port: o_Segment2_A
			6.5.9::Path details for port: o_Segment2_B
			6.5.10::Path details for port: o_Segment2_C
			6.5.11::Path details for port: o_Segment2_D
			6.5.12::Path details for port: o_Segment2_E
			6.5.13::Path details for port: o_Segment2_F
			6.5.14::Path details for port: o_Segment2_G
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 205.75 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            35140       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       3873         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
o_Segment1_A  i_Clk       8327          i_Clk:R                
o_Segment1_B  i_Clk       8327          i_Clk:R                
o_Segment1_C  i_Clk       8327          i_Clk:R                
o_Segment1_D  i_Clk       8390          i_Clk:R                
o_Segment1_E  i_Clk       8186          i_Clk:R                
o_Segment1_F  i_Clk       8327          i_Clk:R                
o_Segment1_G  i_Clk       8327          i_Clk:R                
o_Segment2_A  i_Clk       8390          i_Clk:R                
o_Segment2_B  i_Clk       8186          i_Clk:R                
o_Segment2_C  i_Clk       8186          i_Clk:R                
o_Segment2_D  i_Clk       8390          i_Clk:R                
o_Segment2_E  i_Clk       8390          i_Clk:R                
o_Segment2_F  i_Clk       8327          i_Clk:R                
o_Segment2_G  i_Clk       8390          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -912        i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
o_Segment1_A  i_Clk       7907                  i_Clk:R                
o_Segment1_B  i_Clk       7907                  i_Clk:R                
o_Segment1_C  i_Clk       7907                  i_Clk:R                
o_Segment1_D  i_Clk       7928                  i_Clk:R                
o_Segment1_E  i_Clk       7739                  i_Clk:R                
o_Segment1_F  i_Clk       7907                  i_Clk:R                
o_Segment1_G  i_Clk       7907                  i_Clk:R                
o_Segment2_A  i_Clk       7935                  i_Clk:R                
o_Segment2_B  i_Clk       7739                  i_Clk:R                
o_Segment2_C  i_Clk       7739                  i_Clk:R                
o_Segment2_D  i_Clk       7935                  i_Clk:R                
o_Segment2_E  i_Clk       7935                  i_Clk:R                
o_Segment2_F  i_Clk       7907                  i_Clk:R                
o_Segment2_G  i_Clk       7935                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 205.75 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_8_LC_1_10_7/sr
Capture Clock    : Debounce_Inst.r_count_8_LC_1_10_7/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__209/I                                                   SRMux                          0              6575  35140  RISE       1
I__209/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_8_LC_1_10_7/sr
Capture Clock    : Debounce_Inst.r_count_8_LC_1_10_7/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__209/I                                                   SRMux                          0              6575  35140  RISE       1
I__209/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 3873


Data Path Delay                6051
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3873

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                                 Project_7_Segment_Top      0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT                                 IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__167/I                                                   Odrv12                     0      1127               RISE  1       
I__167/O                                                   Odrv12                     491    1618               RISE  1       
I__168/I                                                   Span12Mux_v                0      1618               RISE  1       
I__168/O                                                   Span12Mux_v                491    2109               RISE  1       
I__169/I                                                   Sp12to4                    0      2109               RISE  1       
I__169/O                                                   Sp12to4                    428    2537               RISE  1       
I__171/I                                                   Span4Mux_h                 0      2537               RISE  1       
I__171/O                                                   Span4Mux_h                 302    2838               RISE  1       
I__173/I                                                   Span4Mux_v                 0      2838               RISE  1       
I__173/O                                                   Span4Mux_v                 351    3189               RISE  1       
I__175/I                                                   LocalMux                   0      3189               RISE  1       
I__175/O                                                   LocalMux                   330    3519               RISE  1       
I__176/I                                                   InMux                      0      3519               RISE  1       
I__176/O                                                   InMux                      259    3778               RISE  1       
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in0                LogicCell40_SEQ_MODE_0000  0      3778               RISE  1       
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000  449    4227               RISE  1       
I__123/I                                                   LocalMux                   0      4227               RISE  1       
I__123/O                                                   LocalMux                   330    4557               RISE  1       
I__124/I                                                   IoInMux                    0      4557               RISE  1       
I__124/O                                                   IoInMux                    259    4816               RISE  1       
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4816               RISE  1       
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    5433               RISE  18      
I__207/I                                                   gio2CtrlBuf                0      5433               RISE  1       
I__207/O                                                   gio2CtrlBuf                0      5433               RISE  1       
I__208/I                                                   GlobalMux                  0      5433               RISE  1       
I__208/O                                                   GlobalMux                  154    5588               RISE  1       
I__209/I                                                   SRMux                      0      5588               RISE  1       
I__209/O                                                   SRMux                      463    6051               RISE  1       
Debounce_Inst.r_count_8_LC_1_10_7/sr                       LogicCell40_SEQ_MODE_1000  0      6051               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__391/I                                            ClkMux                     0      2073               RISE  1       
I__391/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Inst.r_count_8_LC_1_10_7/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__400/I                                            ClkMux                     0      2073               RISE  1       
I__400/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__374/I                                             Odrv12                     0      2921               RISE  1       
I__374/O                                             Odrv12                     491    3412               RISE  1       
I__375/I                                             LocalMux                   0      3412               RISE  1       
I__375/O                                             LocalMux                   330    3742               RISE  1       
I__376/I                                             IoInMux                    0      3742               RISE  1       
I__376/O                                             IoInMux                    259    4001               RISE  1       
o_Segment1_A_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment1_A_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment1_A_obuf_iopad/DIN                          IO_PAD                     0      6239               FALL  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2088   8327               FALL  1       
o_Segment1_A                                         Project_7_Segment_Top      0      8327               FALL  1       

6.2.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__400/I                                            ClkMux                     0      2073               RISE  1       
I__400/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__377/I                                             Odrv12                     0      2921               RISE  1       
I__377/O                                             Odrv12                     491    3412               RISE  1       
I__378/I                                             LocalMux                   0      3412               RISE  1       
I__378/O                                             LocalMux                   330    3742               RISE  1       
I__379/I                                             IoInMux                    0      3742               RISE  1       
I__379/O                                             IoInMux                    259    4001               RISE  1       
o_Segment1_B_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment1_B_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment1_B_obuf_iopad/DIN                          IO_PAD                     0      6239               FALL  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2088   8327               FALL  1       
o_Segment1_B                                         Project_7_Segment_Top      0      8327               FALL  1       

6.2.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__402/I                                            ClkMux                     0      2073               RISE  1       
I__402/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__479/I                                             Odrv12                     0      2921               RISE  1       
I__479/O                                             Odrv12                     491    3412               RISE  1       
I__480/I                                             LocalMux                   0      3412               RISE  1       
I__480/O                                             LocalMux                   330    3742               RISE  1       
I__481/I                                             IoInMux                    0      3742               RISE  1       
I__481/O                                             IoInMux                    259    4001               RISE  1       
o_Segment1_C_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment1_C_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment1_C_obuf_iopad/DIN                          IO_PAD                     0      6239               FALL  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2088   8327               FALL  1       
o_Segment1_C                                         Project_7_Segment_Top      0      8327               FALL  1       

6.2.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__402/I                                            ClkMux                     0      2073               RISE  1       
I__402/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__482/I                                             Odrv4                      0      2921               RISE  1       
I__482/O                                             Odrv4                      351    3272               RISE  1       
I__483/I                                             Span4Mux_s0_v              0      3272               RISE  1       
I__483/O                                             Span4Mux_s0_v              203    3475               RISE  1       
I__484/I                                             LocalMux                   0      3475               RISE  1       
I__484/O                                             LocalMux                   330    3805               RISE  1       
I__485/I                                             IoInMux                    0      3805               RISE  1       
I__485/O                                             IoInMux                    259    4065               RISE  1       
o_Segment1_D_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment1_D_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment1_D_obuf_iopad/DIN                          IO_PAD                     0      6302               FALL  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2088   8390               FALL  1       
o_Segment1_D                                         Project_7_Segment_Top      0      8390               FALL  1       

6.2.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8186


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5265
---------------------------- ------
Clock To Out Delay             8186

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__402/I                                            ClkMux                     0      2073               RISE  1       
I__402/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__403/I                                             Odrv4                      0      2921               RISE  1       
I__403/O                                             Odrv4                      351    3272               RISE  1       
I__404/I                                             LocalMux                   0      3272               RISE  1       
I__404/O                                             LocalMux                   330    3602               RISE  1       
I__405/I                                             IoInMux                    0      3602               RISE  1       
I__405/O                                             IoInMux                    259    3861               RISE  1       
o_Segment1_E_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      3861               RISE  1       
o_Segment1_E_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2237   6098               FALL  1       
o_Segment1_E_obuf_iopad/DIN                          IO_PAD                     0      6098               FALL  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2088   8186               FALL  1       
o_Segment1_E                                         Project_7_Segment_Top      0      8186               FALL  1       

6.2.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__401/I                                            ClkMux                     0      2073               RISE  1       
I__401/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__371/I                                             Odrv12                     0      2921               RISE  1       
I__371/O                                             Odrv12                     491    3412               RISE  1       
I__372/I                                             LocalMux                   0      3412               RISE  1       
I__372/O                                             LocalMux                   330    3742               RISE  1       
I__373/I                                             IoInMux                    0      3742               RISE  1       
I__373/O                                             IoInMux                    259    4001               RISE  1       
o_Segment1_F_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment1_F_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment1_F_obuf_iopad/DIN                          IO_PAD                     0      6239               FALL  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2088   8327               FALL  1       
o_Segment1_F                                         Project_7_Segment_Top      0      8327               FALL  1       

6.2.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__401/I                                            ClkMux                     0      2073               RISE  1       
I__401/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__368/I                                             Odrv12                     0      2921               RISE  1       
I__368/O                                             Odrv12                     491    3412               RISE  1       
I__369/I                                             LocalMux                   0      3412               RISE  1       
I__369/O                                             LocalMux                   330    3742               RISE  1       
I__370/I                                             IoInMux                    0      3742               RISE  1       
I__370/O                                             IoInMux                    259    4001               RISE  1       
o_Segment1_G_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment1_G_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment1_G_obuf_iopad/DIN                          IO_PAD                     0      6239               FALL  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2088   8327               FALL  1       
o_Segment1_G                                         Project_7_Segment_Top      0      8327               FALL  1       

6.2.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__399/I                                            ClkMux                     0      2073               RISE  1       
I__399/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__350/I                                           Odrv4                      0      2921               RISE  1       
I__350/O                                           Odrv4                      351    3272               RISE  1       
I__351/I                                           Span4Mux_s1_v              0      3272               RISE  1       
I__351/O                                           Span4Mux_s1_v              203    3475               RISE  1       
I__352/I                                           LocalMux                   0      3475               RISE  1       
I__352/O                                           LocalMux                   330    3805               RISE  1       
I__353/I                                           IoInMux                    0      3805               RISE  1       
I__353/O                                           IoInMux                    259    4065               RISE  1       
o_Segment2_A_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment2_A_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment2_A_obuf_iopad/DIN                        IO_PAD                     0      6302               FALL  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   8390               FALL  1       
o_Segment2_A                                       Project_7_Segment_Top      0      8390               FALL  1       

6.2.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8186


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5265
---------------------------- ------
Clock To Out Delay             8186

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__399/I                                            ClkMux                     0      2073               RISE  1       
I__399/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__336/I                                           Odrv4                      0      2921               RISE  1       
I__336/O                                           Odrv4                      351    3272               RISE  1       
I__337/I                                           LocalMux                   0      3272               RISE  1       
I__337/O                                           LocalMux                   330    3602               RISE  1       
I__338/I                                           IoInMux                    0      3602               RISE  1       
I__338/O                                           IoInMux                    259    3861               RISE  1       
o_Segment2_B_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      3861               RISE  1       
o_Segment2_B_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   6098               FALL  1       
o_Segment2_B_obuf_iopad/DIN                        IO_PAD                     0      6098               FALL  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   8186               FALL  1       
o_Segment2_B                                       Project_7_Segment_Top      0      8186               FALL  1       

6.2.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8186


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5265
---------------------------- ------
Clock To Out Delay             8186

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__399/I                                            ClkMux                     0      2073               RISE  1       
I__399/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__347/I                                           Odrv4                      0      2921               RISE  1       
I__347/O                                           Odrv4                      351    3272               RISE  1       
I__348/I                                           LocalMux                   0      3272               RISE  1       
I__348/O                                           LocalMux                   330    3602               RISE  1       
I__349/I                                           IoInMux                    0      3602               RISE  1       
I__349/O                                           IoInMux                    259    3861               RISE  1       
o_Segment2_C_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      3861               RISE  1       
o_Segment2_C_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   6098               FALL  1       
o_Segment2_C_obuf_iopad/DIN                        IO_PAD                     0      6098               FALL  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   8186               FALL  1       
o_Segment2_C                                       Project_7_Segment_Top      0      8186               FALL  1       

6.2.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__399/I                                            ClkMux                     0      2073               RISE  1       
I__399/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__268/I                                           Odrv4                      0      2921               RISE  1       
I__268/O                                           Odrv4                      351    3272               RISE  1       
I__269/I                                           Span4Mux_s1_v              0      3272               RISE  1       
I__269/O                                           Span4Mux_s1_v              203    3475               RISE  1       
I__270/I                                           LocalMux                   0      3475               RISE  1       
I__270/O                                           LocalMux                   330    3805               RISE  1       
I__271/I                                           IoInMux                    0      3805               RISE  1       
I__271/O                                           IoInMux                    259    4065               RISE  1       
o_Segment2_D_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment2_D_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment2_D_obuf_iopad/DIN                        IO_PAD                     0      6302               FALL  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   8390               FALL  1       
o_Segment2_D                                       Project_7_Segment_Top      0      8390               FALL  1       

6.2.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__399/I                                            ClkMux                     0      2073               RISE  1       
I__399/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__343/I                                           Odrv4                      0      2921               RISE  1       
I__343/O                                           Odrv4                      351    3272               RISE  1       
I__344/I                                           Span4Mux_s1_v              0      3272               RISE  1       
I__344/O                                           Span4Mux_s1_v              203    3475               RISE  1       
I__345/I                                           LocalMux                   0      3475               RISE  1       
I__345/O                                           LocalMux                   330    3805               RISE  1       
I__346/I                                           IoInMux                    0      3805               RISE  1       
I__346/O                                           IoInMux                    259    4065               RISE  1       
o_Segment2_E_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment2_E_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment2_E_obuf_iopad/DIN                        IO_PAD                     0      6302               FALL  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   8390               FALL  1       
o_Segment2_E                                       Project_7_Segment_Top      0      8390               FALL  1       

6.2.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__397/I                                            ClkMux                     0      2073               RISE  1       
I__397/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__354/I                                           Odrv12                     0      2921               RISE  1       
I__354/O                                           Odrv12                     491    3412               RISE  1       
I__355/I                                           LocalMux                   0      3412               RISE  1       
I__355/O                                           LocalMux                   330    3742               RISE  1       
I__356/I                                           IoInMux                    0      3742               RISE  1       
I__356/O                                           IoInMux                    259    4001               RISE  1       
o_Segment2_F_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment2_F_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment2_F_obuf_iopad/DIN                        IO_PAD                     0      6239               FALL  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   8327               FALL  1       
o_Segment2_F                                       Project_7_Segment_Top      0      8327               FALL  1       

6.2.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__399/I                                            ClkMux                     0      2073               RISE  1       
I__399/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__339/I                                           Odrv4                      0      2921               RISE  1       
I__339/O                                           Odrv4                      351    3272               RISE  1       
I__340/I                                           Span4Mux_s1_v              0      3272               RISE  1       
I__340/O                                           Span4Mux_s1_v              203    3475               RISE  1       
I__341/I                                           LocalMux                   0      3475               RISE  1       
I__341/O                                           LocalMux                   330    3805               RISE  1       
I__342/I                                           IoInMux                    0      3805               RISE  1       
I__342/O                                           IoInMux                    259    4065               RISE  1       
o_Segment2_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment2_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment2_G_obuf_iopad/DIN                        IO_PAD                     0      6302               FALL  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   8390               FALL  1       
o_Segment2_G                                       Project_7_Segment_Top      0      8390               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -912


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -3293
---------------------------- ------
Hold Time                      -912

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           Project_7_Segment_Top      0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__167/I                             Odrv12                     0      923                FALL  1       
I__167/O                             Odrv12                     540    1463               FALL  1       
I__168/I                             Span12Mux_v                0      1463               FALL  1       
I__168/O                             Span12Mux_v                540    2003               FALL  1       
I__169/I                             Sp12to4                    0      2003               FALL  1       
I__169/O                             Sp12to4                    449    2452               FALL  1       
I__170/I                             Span4Mux_h                 0      2452               FALL  1       
I__170/O                             Span4Mux_h                 316    2767               FALL  1       
I__172/I                             LocalMux                   0      2767               FALL  1       
I__172/O                             LocalMux                   309    3076               FALL  1       
I__174/I                             InMux                      0      3076               FALL  1       
I__174/O                             InMux                      217    3293               FALL  1       
Debounce_Inst.r_state_LC_2_10_3/in0  LogicCell40_SEQ_MODE_1000  0      3293               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__394/I                                            ClkMux                     0      2073               RISE  1       
I__394/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__400/I                                            ClkMux                     0      2073               RISE  1       
I__400/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__374/I                                             Odrv12                     0      2921               FALL  1       
I__374/O                                             Odrv12                     540    3461               FALL  1       
I__375/I                                             LocalMux                   0      3461               FALL  1       
I__375/O                                             LocalMux                   309    3770               FALL  1       
I__376/I                                             IoInMux                    0      3770               FALL  1       
I__376/O                                             IoInMux                    217    3987               FALL  1       
o_Segment1_A_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment1_A_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment1_A_obuf_iopad/DIN                          IO_PAD                     0      5993               RISE  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out               IO_PAD                     1914   7907               RISE  1       
o_Segment1_A                                         Project_7_Segment_Top      0      7907               RISE  1       

6.5.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__400/I                                            ClkMux                     0      2073               RISE  1       
I__400/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__377/I                                             Odrv12                     0      2921               FALL  1       
I__377/O                                             Odrv12                     540    3461               FALL  1       
I__378/I                                             LocalMux                   0      3461               FALL  1       
I__378/O                                             LocalMux                   309    3770               FALL  1       
I__379/I                                             IoInMux                    0      3770               FALL  1       
I__379/O                                             IoInMux                    217    3987               FALL  1       
o_Segment1_B_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment1_B_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment1_B_obuf_iopad/DIN                          IO_PAD                     0      5993               RISE  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out               IO_PAD                     1914   7907               RISE  1       
o_Segment1_B                                         Project_7_Segment_Top      0      7907               RISE  1       

6.5.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__402/I                                            ClkMux                     0      2073               RISE  1       
I__402/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__479/I                                             Odrv12                     0      2921               FALL  1       
I__479/O                                             Odrv12                     540    3461               FALL  1       
I__480/I                                             LocalMux                   0      3461               FALL  1       
I__480/O                                             LocalMux                   309    3770               FALL  1       
I__481/I                                             IoInMux                    0      3770               FALL  1       
I__481/O                                             IoInMux                    217    3987               FALL  1       
o_Segment1_C_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment1_C_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment1_C_obuf_iopad/DIN                          IO_PAD                     0      5993               RISE  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out               IO_PAD                     1914   7907               RISE  1       
o_Segment1_C                                         Project_7_Segment_Top      0      7907               RISE  1       

6.5.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7928


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5007
---------------------------- ------
Clock To Out Delay             7928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__402/I                                            ClkMux                     0      2073               RISE  1       
I__402/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__482/I                                             Odrv4                      0      2921               FALL  1       
I__482/O                                             Odrv4                      372    3293               FALL  1       
I__483/I                                             Span4Mux_s0_v              0      3293               FALL  1       
I__483/O                                             Span4Mux_s0_v              189    3482               FALL  1       
I__484/I                                             LocalMux                   0      3482               FALL  1       
I__484/O                                             LocalMux                   309    3791               FALL  1       
I__485/I                                             IoInMux                    0      3791               FALL  1       
I__485/O                                             IoInMux                    217    4008               FALL  1       
o_Segment1_D_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      4008               FALL  1       
o_Segment1_D_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   6014               RISE  1       
o_Segment1_D_obuf_iopad/DIN                          IO_PAD                     0      6014               RISE  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out               IO_PAD                     1914   7928               RISE  1       
o_Segment1_D                                         Project_7_Segment_Top      0      7928               RISE  1       

6.5.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7739


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4818
---------------------------- ------
Clock To Out Delay             7739

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__402/I                                            ClkMux                     0      2073               RISE  1       
I__402/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__403/I                                             Odrv4                      0      2921               FALL  1       
I__403/O                                             Odrv4                      372    3293               FALL  1       
I__404/I                                             LocalMux                   0      3293               FALL  1       
I__404/O                                             LocalMux                   309    3602               FALL  1       
I__405/I                                             IoInMux                    0      3602               FALL  1       
I__405/O                                             IoInMux                    217    3819               FALL  1       
o_Segment1_E_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      3819               FALL  1       
o_Segment1_E_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   5825               RISE  1       
o_Segment1_E_obuf_iopad/DIN                          IO_PAD                     0      5825               RISE  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out               IO_PAD                     1914   7739               RISE  1       
o_Segment1_E                                         Project_7_Segment_Top      0      7739               RISE  1       

6.5.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__401/I                                            ClkMux                     0      2073               RISE  1       
I__401/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__371/I                                             Odrv12                     0      2921               FALL  1       
I__371/O                                             Odrv12                     540    3461               FALL  1       
I__372/I                                             LocalMux                   0      3461               FALL  1       
I__372/O                                             LocalMux                   309    3770               FALL  1       
I__373/I                                             IoInMux                    0      3770               FALL  1       
I__373/O                                             IoInMux                    217    3987               FALL  1       
o_Segment1_F_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment1_F_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment1_F_obuf_iopad/DIN                          IO_PAD                     0      5993               RISE  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out               IO_PAD                     1914   7907               RISE  1       
o_Segment1_F                                         Project_7_Segment_Top      0      7907               RISE  1       

6.5.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__401/I                                            ClkMux                     0      2073               RISE  1       
I__401/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__368/I                                             Odrv12                     0      2921               FALL  1       
I__368/O                                             Odrv12                     540    3461               FALL  1       
I__369/I                                             LocalMux                   0      3461               FALL  1       
I__369/O                                             LocalMux                   309    3770               FALL  1       
I__370/I                                             IoInMux                    0      3770               FALL  1       
I__370/O                                             IoInMux                    217    3987               FALL  1       
o_Segment1_G_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment1_G_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment1_G_obuf_iopad/DIN                          IO_PAD                     0      5993               RISE  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out               IO_PAD                     1914   7907               RISE  1       
o_Segment1_G                                         Project_7_Segment_Top      0      7907               RISE  1       

6.5.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7935


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5014
---------------------------- ------
Clock To Out Delay             7935

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__399/I                                            ClkMux                     0      2073               RISE  1       
I__399/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__350/I                                           Odrv4                      0      2921               FALL  1       
I__350/O                                           Odrv4                      372    3293               FALL  1       
I__351/I                                           Span4Mux_s1_v              0      3293               FALL  1       
I__351/O                                           Span4Mux_s1_v              196    3489               FALL  1       
I__352/I                                           LocalMux                   0      3489               FALL  1       
I__352/O                                           LocalMux                   309    3798               FALL  1       
I__353/I                                           IoInMux                    0      3798               FALL  1       
I__353/O                                           IoInMux                    217    4015               FALL  1       
o_Segment2_A_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4015               FALL  1       
o_Segment2_A_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   6021               RISE  1       
o_Segment2_A_obuf_iopad/DIN                        IO_PAD                     0      6021               RISE  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   7935               RISE  1       
o_Segment2_A                                       Project_7_Segment_Top      0      7935               RISE  1       

6.5.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7739


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4818
---------------------------- ------
Clock To Out Delay             7739

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__399/I                                            ClkMux                     0      2073               RISE  1       
I__399/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__336/I                                           Odrv4                      0      2921               FALL  1       
I__336/O                                           Odrv4                      372    3293               FALL  1       
I__337/I                                           LocalMux                   0      3293               FALL  1       
I__337/O                                           LocalMux                   309    3602               FALL  1       
I__338/I                                           IoInMux                    0      3602               FALL  1       
I__338/O                                           IoInMux                    217    3819               FALL  1       
o_Segment2_B_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      3819               FALL  1       
o_Segment2_B_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   5825               RISE  1       
o_Segment2_B_obuf_iopad/DIN                        IO_PAD                     0      5825               RISE  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   7739               RISE  1       
o_Segment2_B                                       Project_7_Segment_Top      0      7739               RISE  1       

6.5.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7739


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4818
---------------------------- ------
Clock To Out Delay             7739

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__399/I                                            ClkMux                     0      2073               RISE  1       
I__399/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__347/I                                           Odrv4                      0      2921               FALL  1       
I__347/O                                           Odrv4                      372    3293               FALL  1       
I__348/I                                           LocalMux                   0      3293               FALL  1       
I__348/O                                           LocalMux                   309    3602               FALL  1       
I__349/I                                           IoInMux                    0      3602               FALL  1       
I__349/O                                           IoInMux                    217    3819               FALL  1       
o_Segment2_C_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      3819               FALL  1       
o_Segment2_C_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   5825               RISE  1       
o_Segment2_C_obuf_iopad/DIN                        IO_PAD                     0      5825               RISE  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   7739               RISE  1       
o_Segment2_C                                       Project_7_Segment_Top      0      7739               RISE  1       

6.5.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7935


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5014
---------------------------- ------
Clock To Out Delay             7935

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__399/I                                            ClkMux                     0      2073               RISE  1       
I__399/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__268/I                                           Odrv4                      0      2921               FALL  1       
I__268/O                                           Odrv4                      372    3293               FALL  1       
I__269/I                                           Span4Mux_s1_v              0      3293               FALL  1       
I__269/O                                           Span4Mux_s1_v              196    3489               FALL  1       
I__270/I                                           LocalMux                   0      3489               FALL  1       
I__270/O                                           LocalMux                   309    3798               FALL  1       
I__271/I                                           IoInMux                    0      3798               FALL  1       
I__271/O                                           IoInMux                    217    4015               FALL  1       
o_Segment2_D_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4015               FALL  1       
o_Segment2_D_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   6021               RISE  1       
o_Segment2_D_obuf_iopad/DIN                        IO_PAD                     0      6021               RISE  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   7935               RISE  1       
o_Segment2_D                                       Project_7_Segment_Top      0      7935               RISE  1       

6.5.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7935


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5014
---------------------------- ------
Clock To Out Delay             7935

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__399/I                                            ClkMux                     0      2073               RISE  1       
I__399/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__343/I                                           Odrv4                      0      2921               FALL  1       
I__343/O                                           Odrv4                      372    3293               FALL  1       
I__344/I                                           Span4Mux_s1_v              0      3293               FALL  1       
I__344/O                                           Span4Mux_s1_v              196    3489               FALL  1       
I__345/I                                           LocalMux                   0      3489               FALL  1       
I__345/O                                           LocalMux                   309    3798               FALL  1       
I__346/I                                           IoInMux                    0      3798               FALL  1       
I__346/O                                           IoInMux                    217    4015               FALL  1       
o_Segment2_E_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4015               FALL  1       
o_Segment2_E_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   6021               RISE  1       
o_Segment2_E_obuf_iopad/DIN                        IO_PAD                     0      6021               RISE  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   7935               RISE  1       
o_Segment2_E                                       Project_7_Segment_Top      0      7935               RISE  1       

6.5.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__397/I                                            ClkMux                     0      2073               RISE  1       
I__397/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__354/I                                           Odrv12                     0      2921               FALL  1       
I__354/O                                           Odrv12                     540    3461               FALL  1       
I__355/I                                           LocalMux                   0      3461               FALL  1       
I__355/O                                           LocalMux                   309    3770               FALL  1       
I__356/I                                           IoInMux                    0      3770               FALL  1       
I__356/O                                           IoInMux                    217    3987               FALL  1       
o_Segment2_F_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment2_F_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment2_F_obuf_iopad/DIN                        IO_PAD                     0      5993               RISE  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   7907               RISE  1       
o_Segment2_F                                       Project_7_Segment_Top      0      7907               RISE  1       

6.5.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7935


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5014
---------------------------- ------
Clock To Out Delay             7935

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__389/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__389/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__390/I                                            GlobalMux                  0      1918               RISE  1       
I__390/O                                            GlobalMux                  154    2073               RISE  1       
I__399/I                                            ClkMux                     0      2073               RISE  1       
I__399/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__339/I                                           Odrv4                      0      2921               FALL  1       
I__339/O                                           Odrv4                      372    3293               FALL  1       
I__340/I                                           Span4Mux_s1_v              0      3293               FALL  1       
I__340/O                                           Span4Mux_s1_v              196    3489               FALL  1       
I__341/I                                           LocalMux                   0      3489               FALL  1       
I__341/O                                           LocalMux                   309    3798               FALL  1       
I__342/I                                           IoInMux                    0      3798               FALL  1       
I__342/O                                           IoInMux                    217    4015               FALL  1       
o_Segment2_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4015               FALL  1       
o_Segment2_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   6021               RISE  1       
o_Segment2_G_obuf_iopad/DIN                        IO_PAD                     0      6021               RISE  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   7935               RISE  1       
o_Segment2_G                                       Project_7_Segment_Top      0      7935               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_8_LC_1_10_7/sr
Capture Clock    : Debounce_Inst.r_count_8_LC_1_10_7/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__209/I                                                   SRMux                          0              6575  35140  RISE       1
I__209/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_7_LC_1_10_6/sr
Capture Clock    : Debounce_Inst.r_count_7_LC_1_10_6/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__209/I                                                   SRMux                          0              6575  35140  RISE       1
I__209/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_6_LC_1_10_5/sr
Capture Clock    : Debounce_Inst.r_count_6_LC_1_10_5/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__209/I                                                   SRMux                          0              6575  35140  RISE       1
I__209/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_5_LC_1_10_4/sr
Capture Clock    : Debounce_Inst.r_count_5_LC_1_10_4/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__209/I                                                   SRMux                          0              6575  35140  RISE       1
I__209/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_4_LC_1_10_3/sr
Capture Clock    : Debounce_Inst.r_count_4_LC_1_10_3/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__209/I                                                   SRMux                          0              6575  35140  RISE       1
I__209/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_3_LC_1_10_2/sr
Capture Clock    : Debounce_Inst.r_count_3_LC_1_10_2/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__209/I                                                   SRMux                          0              6575  35140  RISE       1
I__209/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_2_LC_1_10_1/sr
Capture Clock    : Debounce_Inst.r_count_2_LC_1_10_1/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__209/I                                                   SRMux                          0              6575  35140  RISE       1
I__209/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_0_LC_2_9_2/sr
Capture Clock    : Debounce_Inst.r_count_0_LC_2_9_2/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__210/I                                                   SRMux                          0              6575  35140  RISE       1
I__210/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_0_LC_2_9_2/sr                        LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_9_1/sr
Capture Clock    : Debounce_Inst.r_count_1_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__210/I                                                   SRMux                          0              6575  35140  RISE       1
I__210/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/sr                        LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_16_LC_1_11_7/sr
Capture Clock    : Debounce_Inst.r_count_16_LC_1_11_7/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__211/I                                                   SRMux                          0              6575  35140  RISE       1
I__211/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_16_LC_1_11_7/sr                      LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_1_11_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_15_LC_1_11_6/sr
Capture Clock    : Debounce_Inst.r_count_15_LC_1_11_6/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__211/I                                                   SRMux                          0              6575  35140  RISE       1
I__211/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_15_LC_1_11_6/sr                      LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_1_11_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_14_LC_1_11_5/sr
Capture Clock    : Debounce_Inst.r_count_14_LC_1_11_5/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__211/I                                                   SRMux                          0              6575  35140  RISE       1
I__211/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/sr                      LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_13_LC_1_11_4/sr
Capture Clock    : Debounce_Inst.r_count_13_LC_1_11_4/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__211/I                                                   SRMux                          0              6575  35140  RISE       1
I__211/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/sr                      LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_12_LC_1_11_3/sr
Capture Clock    : Debounce_Inst.r_count_12_LC_1_11_3/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__211/I                                                   SRMux                          0              6575  35140  RISE       1
I__211/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/sr                      LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_11_LC_1_11_2/sr
Capture Clock    : Debounce_Inst.r_count_11_LC_1_11_2/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__211/I                                                   SRMux                          0              6575  35140  RISE       1
I__211/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/sr                      LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_10_LC_1_11_1/sr
Capture Clock    : Debounce_Inst.r_count_10_LC_1_11_1/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__211/I                                                   SRMux                          0              6575  35140  RISE       1
I__211/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/sr                      LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_9_LC_1_11_0/sr
Capture Clock    : Debounce_Inst.r_count_9_LC_1_11_0/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__211/I                                                   SRMux                          0              6575  35140  RISE       1
I__211/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_17_LC_1_12_0/sr
Capture Clock    : Debounce_Inst.r_count_17_LC_1_12_0/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout                   LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__261/I                                                   LocalMux                       0              2921  35140  RISE       1
I__261/O                                                   LocalMux                     330              3251  35140  RISE       1
I__263/I                                                   InMux                          0              3251  35140  RISE       1
I__263/O                                                   InMux                        259              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/in0            LogicCell40_SEQ_MODE_0000      0              3510  35140  RISE       1
Debounce_Inst.r_count_RNI2BKF1_17_LC_2_11_7/lcout          LogicCell40_SEQ_MODE_0000    449              3959  35140  RISE       1
I__238/I                                                   Odrv4                          0              3959  35140  RISE       1
I__238/O                                                   Odrv4                        351              4310  35140  RISE       1
I__239/I                                                   LocalMux                       0              4310  35140  RISE       1
I__239/O                                                   LocalMux                     330              4640  35140  RISE       1
I__240/I                                                   InMux                          0              4640  35140  RISE       1
I__240/O                                                   InMux                        259              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__123/I                                                   LocalMux                       0              5215  35140  RISE       1
I__123/O                                                   LocalMux                     330              5544  35140  RISE       1
I__124/I                                                   IoInMux                        0              5544  35140  RISE       1
I__124/O                                                   IoInMux                      259              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__207/I                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__207/O                                                   gio2CtrlBuf                    0              6421  35140  RISE       1
I__208/I                                                   GlobalMux                      0              6421  35140  RISE       1
I__208/O                                                   GlobalMux                    154              6575  35140  RISE       1
I__212/I                                                   SRMux                          0              6575  35140  RISE       1
I__212/O                                                   SRMux                        463              7038  35140  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/sr                      LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_17_LC_1_12_0/in3
Capture Clock    : Debounce_Inst.r_count_17_LC_1_12_0/clk
Setup Constraint : 40000p
Path slack       : 35792p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_count_3_LC_1_10_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_count_4_LC_1_10_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_count_5_LC_1_10_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_count_6_LC_1_10_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_count_7_LC_1_10_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_count_8_LC_1_10_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_count_9_LC_1_11_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Inst.r_count_10_LC_1_11_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Inst.r_count_11_LC_1_11_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Inst.r_count_12_LC_1_11_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Inst.r_count_13_LC_1_11_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Inst.r_count_14_LC_1_11_5/carryin            LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/carryout           LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
Debounce_Inst.r_count_15_LC_1_11_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
Debounce_Inst.r_count_15_LC_1_11_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
Debounce_Inst.r_count_16_LC_1_11_7/carryin            LogicCell40_SEQ_MODE_1000      0              5734  35792  RISE       1
Debounce_Inst.r_count_16_LC_1_11_7/carryout           LogicCell40_SEQ_MODE_1000    126              5860  35792  RISE       1
IN_MUX_bfv_1_12_0_/carryinitin                        ICE_CARRY_IN_MUX               0              5860  35792  RISE       1
IN_MUX_bfv_1_12_0_/carryinitout                       ICE_CARRY_IN_MUX             196              6056  35792  RISE       1
I__219/I                                              InMux                          0              6056  35792  RISE       1
I__219/O                                              InMux                        259              6316  35792  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/in3                LogicCell40_SEQ_MODE_1000      0              6316  35792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_16_LC_1_11_7/in3
Capture Clock    : Debounce_Inst.r_count_16_LC_1_11_7/clk
Setup Constraint : 40000p
Path slack       : 36115p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_count_3_LC_1_10_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_count_4_LC_1_10_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_count_5_LC_1_10_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_count_6_LC_1_10_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_count_7_LC_1_10_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_count_8_LC_1_10_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_count_9_LC_1_11_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Inst.r_count_10_LC_1_11_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Inst.r_count_11_LC_1_11_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Inst.r_count_12_LC_1_11_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Inst.r_count_13_LC_1_11_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Inst.r_count_14_LC_1_11_5/carryin            LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/carryout           LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
Debounce_Inst.r_count_15_LC_1_11_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
Debounce_Inst.r_count_15_LC_1_11_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
I__220/I                                              InMux                          0              5734  36115  RISE       1
I__220/O                                              InMux                        259              5993  36115  RISE       1
Debounce_Inst.r_count_16_LC_1_11_7/in3                LogicCell40_SEQ_MODE_1000      0              5993  36115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_1_11_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : r_Count_2_3_LC_4_12_3/in3
Capture Clock    : r_Count_2_3_LC_4_12_3/clk
Setup Constraint : 40000p
Path slack       : 36150p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5958
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__308/I                            LocalMux                       0              2921  36150  RISE       1
I__308/O                            LocalMux                     330              3251  36150  RISE       1
I__310/I                            InMux                          0              3251  36150  RISE       1
I__310/O                            InMux                        259              3510  36150  RISE       1
r_Count_RNIEET6_3_LC_2_12_2/in0     LogicCell40_SEQ_MODE_0000      0              3510  36150  RISE       1
r_Count_RNIEET6_3_LC_2_12_2/ltout   LogicCell40_SEQ_MODE_0000    386              3896  36150  FALL       1
I__231/I                            CascadeMux                     0              3896  36150  FALL       1
I__231/O                            CascadeMux                     0              3896  36150  FALL       1
r_Switch_1_RNI31GV_LC_2_12_3/in2    LogicCell40_SEQ_MODE_0000      0              3896  36150  FALL       1
r_Switch_1_RNI31GV_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_0000    379              4275  36150  RISE       2
I__383/I                            Odrv4                          0              4275  36150  RISE       1
I__383/O                            Odrv4                        351              4626  36150  RISE       1
I__384/I                            LocalMux                       0              4626  36150  RISE       1
I__384/O                            LocalMux                     330              4955  36150  RISE       1
I__386/I                            InMux                          0              4955  36150  RISE       1
I__386/O                            InMux                        259              5215  36150  RISE       1
I__388/I                            CascadeMux                     0              5215  36150  RISE       1
I__388/O                            CascadeMux                     0              5215  36150  RISE       1
r_Count_2_0_LC_4_12_0/in2           LogicCell40_SEQ_MODE_1010      0              5215  36150  RISE       1
r_Count_2_0_LC_4_12_0/carryout      LogicCell40_SEQ_MODE_1010    231              5446  36150  RISE       2
r_Count_2_1_LC_4_12_1/carryin       LogicCell40_SEQ_MODE_1010      0              5446  36150  RISE       1
r_Count_2_1_LC_4_12_1/carryout      LogicCell40_SEQ_MODE_1010    126              5572  36150  RISE       2
r_Count_2_2_LC_4_12_2/carryin       LogicCell40_SEQ_MODE_1010      0              5572  36150  RISE       1
r_Count_2_2_LC_4_12_2/carryout      LogicCell40_SEQ_MODE_1010    126              5699  36150  RISE       1
I__380/I                            InMux                          0              5699  36150  RISE       1
I__380/O                            InMux                        259              5958  36150  RISE       1
r_Count_2_3_LC_4_12_3/in3           LogicCell40_SEQ_MODE_1010      0              5958  36150  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_3_LC_1_10_2/lcout
Path End         : Debounce_Inst.r_state_LC_2_10_3/in3
Capture Clock    : Debounce_Inst.r_state_LC_2_10_3/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_3_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921  36044  RISE       2
I__112/I                                    Odrv4                          0              2921  36241  RISE       1
I__112/O                                    Odrv4                        351              3272  36241  RISE       1
I__114/I                                    LocalMux                       0              3272  36241  RISE       1
I__114/O                                    LocalMux                     330              3602  36241  RISE       1
I__116/I                                    InMux                          0              3602  36241  RISE       1
I__116/O                                    InMux                        259              3861  36241  RISE       1
I__117/I                                    CascadeMux                     0              3861  36241  RISE       1
I__117/O                                    CascadeMux                     0              3861  36241  RISE       1
Debounce_Inst.r_state_RNO_4_LC_1_9_2/in2    LogicCell40_SEQ_MODE_0000      0              3861  36241  RISE       1
Debounce_Inst.r_state_RNO_4_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36241  RISE       1
I__89/I                                     LocalMux                       0              4240  36241  RISE       1
I__89/O                                     LocalMux                     330              4570  36241  RISE       1
I__90/I                                     InMux                          0              4570  36241  RISE       1
I__90/O                                     InMux                        259              4829  36241  RISE       1
Debounce_Inst.r_state_RNO_1_LC_1_9_4/in0    LogicCell40_SEQ_MODE_0000      0              4829  36241  RISE       1
Debounce_Inst.r_state_RNO_1_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_0000    449              5278  36241  RISE       1
I__164/I                                    LocalMux                       0              5278  36241  RISE       1
I__164/O                                    LocalMux                     330              5608  36241  RISE       1
I__165/I                                    InMux                          0              5608  36241  RISE       1
I__165/O                                    InMux                        259              5867  36241  RISE       1
Debounce_Inst.r_state_LC_2_10_3/in3         LogicCell40_SEQ_MODE_1000      0              5867  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_15_LC_1_11_6/in3
Capture Clock    : Debounce_Inst.r_count_15_LC_1_11_6/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_count_3_LC_1_10_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_count_4_LC_1_10_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_count_5_LC_1_10_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_count_6_LC_1_10_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_count_7_LC_1_10_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_count_8_LC_1_10_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_count_9_LC_1_11_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Inst.r_count_10_LC_1_11_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Inst.r_count_11_LC_1_11_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Inst.r_count_12_LC_1_11_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Inst.r_count_13_LC_1_11_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
Debounce_Inst.r_count_14_LC_1_11_5/carryin            LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/carryout           LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
I__127/I                                              InMux                          0              5608  36241  RISE       1
I__127/O                                              InMux                        259              5867  36241  RISE       1
Debounce_Inst.r_count_15_LC_1_11_6/in3                LogicCell40_SEQ_MODE_1000      0              5867  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_1_11_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : r_Count_2_2_LC_4_12_2/in3
Capture Clock    : r_Count_2_2_LC_4_12_2/clk
Setup Constraint : 40000p
Path slack       : 36276p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__308/I                            LocalMux                       0              2921  36150  RISE       1
I__308/O                            LocalMux                     330              3251  36150  RISE       1
I__310/I                            InMux                          0              3251  36150  RISE       1
I__310/O                            InMux                        259              3510  36150  RISE       1
r_Count_RNIEET6_3_LC_2_12_2/in0     LogicCell40_SEQ_MODE_0000      0              3510  36150  RISE       1
r_Count_RNIEET6_3_LC_2_12_2/ltout   LogicCell40_SEQ_MODE_0000    386              3896  36150  FALL       1
I__231/I                            CascadeMux                     0              3896  36150  FALL       1
I__231/O                            CascadeMux                     0              3896  36150  FALL       1
r_Switch_1_RNI31GV_LC_2_12_3/in2    LogicCell40_SEQ_MODE_0000      0              3896  36150  FALL       1
r_Switch_1_RNI31GV_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_0000    379              4275  36150  RISE       2
I__383/I                            Odrv4                          0              4275  36150  RISE       1
I__383/O                            Odrv4                        351              4626  36150  RISE       1
I__384/I                            LocalMux                       0              4626  36150  RISE       1
I__384/O                            LocalMux                     330              4955  36150  RISE       1
I__386/I                            InMux                          0              4955  36150  RISE       1
I__386/O                            InMux                        259              5215  36150  RISE       1
I__388/I                            CascadeMux                     0              5215  36150  RISE       1
I__388/O                            CascadeMux                     0              5215  36150  RISE       1
r_Count_2_0_LC_4_12_0/in2           LogicCell40_SEQ_MODE_1010      0              5215  36150  RISE       1
r_Count_2_0_LC_4_12_0/carryout      LogicCell40_SEQ_MODE_1010    231              5446  36150  RISE       2
r_Count_2_1_LC_4_12_1/carryin       LogicCell40_SEQ_MODE_1010      0              5446  36150  RISE       1
r_Count_2_1_LC_4_12_1/carryout      LogicCell40_SEQ_MODE_1010    126              5572  36150  RISE       2
I__381/I                            InMux                          0              5572  36276  RISE       1
I__381/O                            InMux                        259              5832  36276  RISE       1
r_Count_2_2_LC_4_12_2/in3           LogicCell40_SEQ_MODE_1010      0              5832  36276  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_14_LC_1_11_5/in3
Capture Clock    : Debounce_Inst.r_count_14_LC_1_11_5/clk
Setup Constraint : 40000p
Path slack       : 36367p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_count_3_LC_1_10_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_count_4_LC_1_10_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_count_5_LC_1_10_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_count_6_LC_1_10_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_count_7_LC_1_10_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_count_8_LC_1_10_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_count_9_LC_1_11_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Inst.r_count_10_LC_1_11_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Inst.r_count_11_LC_1_11_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Inst.r_count_12_LC_1_11_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
Debounce_Inst.r_count_13_LC_1_11_4/carryin            LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/carryout           LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
I__128/I                                              InMux                          0              5481  36367  RISE       1
I__128/O                                              InMux                        259              5741  36367  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/in3                LogicCell40_SEQ_MODE_1000      0              5741  36367  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : r_Count_2_1_LC_4_12_1/in3
Capture Clock    : r_Count_2_1_LC_4_12_1/clk
Setup Constraint : 40000p
Path slack       : 36402p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__308/I                            LocalMux                       0              2921  36150  RISE       1
I__308/O                            LocalMux                     330              3251  36150  RISE       1
I__310/I                            InMux                          0              3251  36150  RISE       1
I__310/O                            InMux                        259              3510  36150  RISE       1
r_Count_RNIEET6_3_LC_2_12_2/in0     LogicCell40_SEQ_MODE_0000      0              3510  36150  RISE       1
r_Count_RNIEET6_3_LC_2_12_2/ltout   LogicCell40_SEQ_MODE_0000    386              3896  36150  FALL       1
I__231/I                            CascadeMux                     0              3896  36150  FALL       1
I__231/O                            CascadeMux                     0              3896  36150  FALL       1
r_Switch_1_RNI31GV_LC_2_12_3/in2    LogicCell40_SEQ_MODE_0000      0              3896  36150  FALL       1
r_Switch_1_RNI31GV_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_0000    379              4275  36150  RISE       2
I__383/I                            Odrv4                          0              4275  36150  RISE       1
I__383/O                            Odrv4                        351              4626  36150  RISE       1
I__384/I                            LocalMux                       0              4626  36150  RISE       1
I__384/O                            LocalMux                     330              4955  36150  RISE       1
I__386/I                            InMux                          0              4955  36150  RISE       1
I__386/O                            InMux                        259              5215  36150  RISE       1
I__388/I                            CascadeMux                     0              5215  36150  RISE       1
I__388/O                            CascadeMux                     0              5215  36150  RISE       1
r_Count_2_0_LC_4_12_0/in2           LogicCell40_SEQ_MODE_1010      0              5215  36150  RISE       1
r_Count_2_0_LC_4_12_0/carryout      LogicCell40_SEQ_MODE_1010    231              5446  36150  RISE       2
I__382/I                            InMux                          0              5446  36402  RISE       1
I__382/O                            InMux                        259              5706  36402  RISE       1
r_Count_2_1_LC_4_12_1/in3           LogicCell40_SEQ_MODE_1010      0              5706  36402  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : r_Count_2_3_LC_4_12_3/sr
Capture Clock    : r_Count_2_3_LC_4_12_3/clk
Setup Constraint : 40000p
Path slack       : 36446p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                             LogicCell40_SEQ_MODE_1010    540              2921  36446  RISE       9
I__406/I                                                LocalMux                       0              2921  36446  RISE       1
I__406/O                                                LocalMux                     330              3251  36446  RISE       1
I__411/I                                                InMux                          0              3251  36446  RISE       1
I__411/O                                                InMux                        259              3510  36446  RISE       1
p_Switch_Count_r_count_219_cry_1_c_LC_5_12_0/in1        LogicCell40_SEQ_MODE_0000      0              3510  36446  RISE       1
p_Switch_Count_r_count_219_cry_1_c_LC_5_12_0/carryout   LogicCell40_SEQ_MODE_0000    259              3770  36446  RISE       1
p_Switch_Count_r_count_219_cry_2_c_LC_5_12_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770  36446  RISE       1
p_Switch_Count_r_count_219_cry_2_c_LC_5_12_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896  36446  RISE       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896  36446  RISE       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022  36446  RISE       1
I__492/I                                                InMux                          0              4022  36446  RISE       1
I__492/O                                                InMux                        259              4282  36446  RISE       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/in3    LogicCell40_SEQ_MODE_0000      0              4282  36446  RISE       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_0000    288              4570  36446  FALL       4
I__489/I                                                Odrv12                         0              4570  36446  FALL       1
I__489/O                                                Odrv12                       540              5110  36446  FALL       1
I__490/I                                                LocalMux                       0              5110  36446  FALL       1
I__490/O                                                LocalMux                     309              5418  36446  FALL       1
I__491/I                                                SRMux                          0              5418  36446  FALL       1
I__491/O                                                SRMux                        358              5776  36446  FALL       1
r_Count_2_3_LC_4_12_3/sr                                LogicCell40_SEQ_MODE_1010      0              5776  36446  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : r_Count_2_2_LC_4_12_2/sr
Capture Clock    : r_Count_2_2_LC_4_12_2/clk
Setup Constraint : 40000p
Path slack       : 36446p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                             LogicCell40_SEQ_MODE_1010    540              2921  36446  RISE       9
I__406/I                                                LocalMux                       0              2921  36446  RISE       1
I__406/O                                                LocalMux                     330              3251  36446  RISE       1
I__411/I                                                InMux                          0              3251  36446  RISE       1
I__411/O                                                InMux                        259              3510  36446  RISE       1
p_Switch_Count_r_count_219_cry_1_c_LC_5_12_0/in1        LogicCell40_SEQ_MODE_0000      0              3510  36446  RISE       1
p_Switch_Count_r_count_219_cry_1_c_LC_5_12_0/carryout   LogicCell40_SEQ_MODE_0000    259              3770  36446  RISE       1
p_Switch_Count_r_count_219_cry_2_c_LC_5_12_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770  36446  RISE       1
p_Switch_Count_r_count_219_cry_2_c_LC_5_12_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896  36446  RISE       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896  36446  RISE       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022  36446  RISE       1
I__492/I                                                InMux                          0              4022  36446  RISE       1
I__492/O                                                InMux                        259              4282  36446  RISE       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/in3    LogicCell40_SEQ_MODE_0000      0              4282  36446  RISE       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_0000    288              4570  36446  FALL       4
I__489/I                                                Odrv12                         0              4570  36446  FALL       1
I__489/O                                                Odrv12                       540              5110  36446  FALL       1
I__490/I                                                LocalMux                       0              5110  36446  FALL       1
I__490/O                                                LocalMux                     309              5418  36446  FALL       1
I__491/I                                                SRMux                          0              5418  36446  FALL       1
I__491/O                                                SRMux                        358              5776  36446  FALL       1
r_Count_2_2_LC_4_12_2/sr                                LogicCell40_SEQ_MODE_1010      0              5776  36446  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : r_Count_2_1_LC_4_12_1/sr
Capture Clock    : r_Count_2_1_LC_4_12_1/clk
Setup Constraint : 40000p
Path slack       : 36446p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                             LogicCell40_SEQ_MODE_1010    540              2921  36446  RISE       9
I__406/I                                                LocalMux                       0              2921  36446  RISE       1
I__406/O                                                LocalMux                     330              3251  36446  RISE       1
I__411/I                                                InMux                          0              3251  36446  RISE       1
I__411/O                                                InMux                        259              3510  36446  RISE       1
p_Switch_Count_r_count_219_cry_1_c_LC_5_12_0/in1        LogicCell40_SEQ_MODE_0000      0              3510  36446  RISE       1
p_Switch_Count_r_count_219_cry_1_c_LC_5_12_0/carryout   LogicCell40_SEQ_MODE_0000    259              3770  36446  RISE       1
p_Switch_Count_r_count_219_cry_2_c_LC_5_12_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770  36446  RISE       1
p_Switch_Count_r_count_219_cry_2_c_LC_5_12_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896  36446  RISE       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896  36446  RISE       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022  36446  RISE       1
I__492/I                                                InMux                          0              4022  36446  RISE       1
I__492/O                                                InMux                        259              4282  36446  RISE       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/in3    LogicCell40_SEQ_MODE_0000      0              4282  36446  RISE       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_0000    288              4570  36446  FALL       4
I__489/I                                                Odrv12                         0              4570  36446  FALL       1
I__489/O                                                Odrv12                       540              5110  36446  FALL       1
I__490/I                                                LocalMux                       0              5110  36446  FALL       1
I__490/O                                                LocalMux                     309              5418  36446  FALL       1
I__491/I                                                SRMux                          0              5418  36446  FALL       1
I__491/O                                                SRMux                        358              5776  36446  FALL       1
r_Count_2_1_LC_4_12_1/sr                                LogicCell40_SEQ_MODE_1010      0              5776  36446  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : r_Count_2_0_LC_4_12_0/sr
Capture Clock    : r_Count_2_0_LC_4_12_0/clk
Setup Constraint : 40000p
Path slack       : 36446p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)           42222

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                             LogicCell40_SEQ_MODE_1010    540              2921  36446  RISE       9
I__406/I                                                LocalMux                       0              2921  36446  RISE       1
I__406/O                                                LocalMux                     330              3251  36446  RISE       1
I__411/I                                                InMux                          0              3251  36446  RISE       1
I__411/O                                                InMux                        259              3510  36446  RISE       1
p_Switch_Count_r_count_219_cry_1_c_LC_5_12_0/in1        LogicCell40_SEQ_MODE_0000      0              3510  36446  RISE       1
p_Switch_Count_r_count_219_cry_1_c_LC_5_12_0/carryout   LogicCell40_SEQ_MODE_0000    259              3770  36446  RISE       1
p_Switch_Count_r_count_219_cry_2_c_LC_5_12_1/carryin    LogicCell40_SEQ_MODE_0000      0              3770  36446  RISE       1
p_Switch_Count_r_count_219_cry_2_c_LC_5_12_1/carryout   LogicCell40_SEQ_MODE_0000    126              3896  36446  RISE       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/carryin    LogicCell40_SEQ_MODE_0000      0              3896  36446  RISE       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/carryout   LogicCell40_SEQ_MODE_0000    126              4022  36446  RISE       1
I__492/I                                                InMux                          0              4022  36446  RISE       1
I__492/O                                                InMux                        259              4282  36446  RISE       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/in3    LogicCell40_SEQ_MODE_0000      0              4282  36446  RISE       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_0000    288              4570  36446  FALL       4
I__489/I                                                Odrv12                         0              4570  36446  FALL       1
I__489/O                                                Odrv12                       540              5110  36446  FALL       1
I__490/I                                                LocalMux                       0              5110  36446  FALL       1
I__490/O                                                LocalMux                     309              5418  36446  FALL       1
I__491/I                                                SRMux                          0              5418  36446  FALL       1
I__491/O                                                SRMux                        358              5776  36446  FALL       1
r_Count_2_0_LC_4_12_0/sr                                LogicCell40_SEQ_MODE_1010      0              5776  36446  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_13_LC_1_11_4/in3
Capture Clock    : Debounce_Inst.r_count_13_LC_1_11_4/clk
Setup Constraint : 40000p
Path slack       : 36493p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_count_3_LC_1_10_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_count_4_LC_1_10_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_count_5_LC_1_10_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_count_6_LC_1_10_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_count_7_LC_1_10_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_count_8_LC_1_10_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_count_9_LC_1_11_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Inst.r_count_10_LC_1_11_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Inst.r_count_11_LC_1_11_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
Debounce_Inst.r_count_12_LC_1_11_3/carryin            LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/carryout           LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
I__129/I                                              InMux                          0              5355  36493  RISE       1
I__129/O                                              InMux                        259              5615  36493  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/in3                LogicCell40_SEQ_MODE_1000      0              5615  36493  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_12_LC_1_11_3/in3
Capture Clock    : Debounce_Inst.r_count_12_LC_1_11_3/clk
Setup Constraint : 40000p
Path slack       : 36620p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_count_3_LC_1_10_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_count_4_LC_1_10_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_count_5_LC_1_10_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_count_6_LC_1_10_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_count_7_LC_1_10_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_count_8_LC_1_10_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_count_9_LC_1_11_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Inst.r_count_10_LC_1_11_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
Debounce_Inst.r_count_11_LC_1_11_2/carryin            LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/carryout           LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
I__130/I                                              InMux                          0              5229  36620  RISE       1
I__130/O                                              InMux                        259              5488  36620  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/in3                LogicCell40_SEQ_MODE_1000      0              5488  36620  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_11_LC_1_11_2/in3
Capture Clock    : Debounce_Inst.r_count_11_LC_1_11_2/clk
Setup Constraint : 40000p
Path slack       : 36746p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_count_3_LC_1_10_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_count_4_LC_1_10_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_count_5_LC_1_10_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_count_6_LC_1_10_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_count_7_LC_1_10_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_count_8_LC_1_10_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_count_9_LC_1_11_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
Debounce_Inst.r_count_10_LC_1_11_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
I__131/I                                              InMux                          0              5103  36746  RISE       1
I__131/O                                              InMux                        259              5362  36746  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/in3                LogicCell40_SEQ_MODE_1000      0              5362  36746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : r_Count_2_0_LC_4_12_0/in2
Capture Clock    : r_Count_2_0_LC_4_12_0/clk
Setup Constraint : 40000p
Path slack       : 36795p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__308/I                            LocalMux                       0              2921  36150  RISE       1
I__308/O                            LocalMux                     330              3251  36150  RISE       1
I__310/I                            InMux                          0              3251  36150  RISE       1
I__310/O                            InMux                        259              3510  36150  RISE       1
r_Count_RNIEET6_3_LC_2_12_2/in0     LogicCell40_SEQ_MODE_0000      0              3510  36150  RISE       1
r_Count_RNIEET6_3_LC_2_12_2/ltout   LogicCell40_SEQ_MODE_0000    386              3896  36150  FALL       1
I__231/I                            CascadeMux                     0              3896  36150  FALL       1
I__231/O                            CascadeMux                     0              3896  36150  FALL       1
r_Switch_1_RNI31GV_LC_2_12_3/in2    LogicCell40_SEQ_MODE_0000      0              3896  36150  FALL       1
r_Switch_1_RNI31GV_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_0000    379              4275  36150  RISE       2
I__383/I                            Odrv4                          0              4275  36150  RISE       1
I__383/O                            Odrv4                        351              4626  36150  RISE       1
I__384/I                            LocalMux                       0              4626  36150  RISE       1
I__384/O                            LocalMux                     330              4955  36150  RISE       1
I__386/I                            InMux                          0              4955  36150  RISE       1
I__386/O                            InMux                        259              5215  36150  RISE       1
I__388/I                            CascadeMux                     0              5215  36150  RISE       1
I__388/O                            CascadeMux                     0              5215  36150  RISE       1
r_Count_2_0_LC_4_12_0/in2           LogicCell40_SEQ_MODE_1010      0              5215  36795  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_10_LC_1_11_1/in3
Capture Clock    : Debounce_Inst.r_count_10_LC_1_11_1/clk
Setup Constraint : 40000p
Path slack       : 36872p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_count_3_LC_1_10_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_count_4_LC_1_10_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_count_5_LC_1_10_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_count_6_LC_1_10_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_count_7_LC_1_10_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_count_8_LC_1_10_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
Debounce_Inst.r_count_9_LC_1_11_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
I__132/I                                              InMux                          0              4976  36872  RISE       1
I__132/O                                              InMux                        259              5236  36872  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/in3                LogicCell40_SEQ_MODE_1000      0              5236  36872  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : r_Count_2_0_LC_4_12_0/in3
Capture Clock    : r_Count_2_0_LC_4_12_0/clk
Setup Constraint : 40000p
Path slack       : 36893p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__308/I                            LocalMux                       0              2921  36150  RISE       1
I__308/O                            LocalMux                     330              3251  36150  RISE       1
I__310/I                            InMux                          0              3251  36150  RISE       1
I__310/O                            InMux                        259              3510  36150  RISE       1
r_Count_RNIEET6_3_LC_2_12_2/in0     LogicCell40_SEQ_MODE_0000      0              3510  36150  RISE       1
r_Count_RNIEET6_3_LC_2_12_2/ltout   LogicCell40_SEQ_MODE_0000    386              3896  36150  FALL       1
I__231/I                            CascadeMux                     0              3896  36150  FALL       1
I__231/O                            CascadeMux                     0              3896  36150  FALL       1
r_Switch_1_RNI31GV_LC_2_12_3/in2    LogicCell40_SEQ_MODE_0000      0              3896  36150  FALL       1
r_Switch_1_RNI31GV_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_0000    379              4275  36150  RISE       2
I__383/I                            Odrv4                          0              4275  36150  RISE       1
I__383/O                            Odrv4                        351              4626  36150  RISE       1
I__385/I                            LocalMux                       0              4626  36893  RISE       1
I__385/O                            LocalMux                     330              4955  36893  RISE       1
I__387/I                            InMux                          0              4955  36893  RISE       1
I__387/O                            InMux                        259              5215  36893  RISE       1
r_Count_2_0_LC_4_12_0/in3           LogicCell40_SEQ_MODE_1010      0              5215  36893  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_9_LC_1_11_0/in3
Capture Clock    : Debounce_Inst.r_count_9_LC_1_11_0/clk
Setup Constraint : 40000p
Path slack       : 36998p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_count_3_LC_1_10_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_count_4_LC_1_10_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_count_5_LC_1_10_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_count_6_LC_1_10_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_count_7_LC_1_10_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
Debounce_Inst.r_count_8_LC_1_10_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
I__133/I                                              InMux                          0              4850  36998  RISE       1
I__133/O                                              InMux                        259              5110  36998  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/in3                 LogicCell40_SEQ_MODE_1000      0              5110  36998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_14_LC_1_11_5/lcout
Path End         : Debounce_Inst.r_state_LC_2_10_3/in2
Capture Clock    : Debounce_Inst.r_state_LC_2_10_3/clk
Setup Constraint : 40000p
Path slack       : 37146p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_14_LC_1_11_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921  35210  RISE       3
I__248/I                                     LocalMux                       0              2921  35210  RISE       1
I__248/O                                     LocalMux                     330              3251  35210  RISE       1
I__251/I                                     InMux                          0              3251  37146  RISE       1
I__251/O                                     InMux                        259              3510  37146  RISE       1
Debounce_Inst.r_state_RNO_2_LC_2_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3510  37146  RISE       1
Debounce_Inst.r_state_RNO_2_LC_2_11_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37146  RISE       1
I__266/I                                     LocalMux                       0              3910  37146  RISE       1
I__266/O                                     LocalMux                     330              4240  37146  RISE       1
I__267/I                                     InMux                          0              4240  37146  RISE       1
I__267/O                                     InMux                        259              4499  37146  RISE       1
Debounce_Inst.r_state_RNO_0_LC_2_10_2/in0    LogicCell40_SEQ_MODE_0000      0              4499  37146  RISE       1
Debounce_Inst.r_state_RNO_0_LC_2_10_2/ltout  LogicCell40_SEQ_MODE_0000    365              4864  37146  RISE       1
I__166/I                                     CascadeMux                     0              4864  37146  RISE       1
I__166/O                                     CascadeMux                     0              4864  37146  RISE       1
Debounce_Inst.r_state_LC_2_10_3/in2          LogicCell40_SEQ_MODE_1000      0              4864  37146  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_8_LC_1_10_7/in3
Capture Clock    : Debounce_Inst.r_count_8_LC_1_10_7/clk
Setup Constraint : 40000p
Path slack       : 37321p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_count_3_LC_1_10_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_count_4_LC_1_10_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_count_5_LC_1_10_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_count_6_LC_1_10_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
Debounce_Inst.r_count_7_LC_1_10_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
I__134/I                                              InMux                          0              4527  37321  RISE       1
I__134/O                                              InMux                        259              4787  37321  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/in3                 LogicCell40_SEQ_MODE_1000      0              4787  37321  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : r_Count_1_LC_2_12_5/in1
Capture Clock    : r_Count_1_LC_2_12_5/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__308/I                           LocalMux                       0              2921  36150  RISE       1
I__308/O                           LocalMux                     330              3251  36150  RISE       1
I__310/I                           InMux                          0              3251  36150  RISE       1
I__310/O                           InMux                        259              3510  36150  RISE       1
r_Count_RNIEET6_3_LC_2_12_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  36150  RISE       1
r_Count_RNIEET6_3_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37433  RISE       2
I__364/I                           LocalMux                       0              3959  37433  RISE       1
I__364/O                           LocalMux                     330              4289  37433  RISE       1
I__365/I                           InMux                          0              4289  37433  RISE       1
I__365/O                           InMux                        259              4548  37433  RISE       1
r_Count_1_LC_2_12_5/in1            LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_7_LC_1_10_6/in3
Capture Clock    : Debounce_Inst.r_count_7_LC_1_10_6/clk
Setup Constraint : 40000p
Path slack       : 37447p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_count_3_LC_1_10_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_count_4_LC_1_10_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_count_5_LC_1_10_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
Debounce_Inst.r_count_6_LC_1_10_5/carryin             LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/carryout            LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
I__135/I                                              InMux                          0              4401  37447  RISE       1
I__135/O                                              InMux                        259              4661  37447  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/in3                 LogicCell40_SEQ_MODE_1000      0              4661  37447  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : r_Count_3_LC_2_12_0/in2
Capture Clock    : r_Count_3_LC_2_12_0/clk
Setup Constraint : 40000p
Path slack       : 37462p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__308/I                           LocalMux                       0              2921  36150  RISE       1
I__308/O                           LocalMux                     330              3251  36150  RISE       1
I__310/I                           InMux                          0              3251  36150  RISE       1
I__310/O                           InMux                        259              3510  36150  RISE       1
r_Count_RNIEET6_3_LC_2_12_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  36150  RISE       1
r_Count_RNIEET6_3_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37433  RISE       2
I__364/I                           LocalMux                       0              3959  37433  RISE       1
I__364/O                           LocalMux                     330              4289  37433  RISE       1
I__366/I                           InMux                          0              4289  37461  RISE       1
I__366/O                           InMux                        259              4548  37461  RISE       1
I__367/I                           CascadeMux                     0              4548  37461  RISE       1
I__367/O                           CascadeMux                     0              4548  37461  RISE       1
r_Count_3_LC_2_12_0/in2            LogicCell40_SEQ_MODE_1000      0              4548  37461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_2_11_6/lcout
Path End         : r_Count_0_LC_2_12_6/in1
Capture Clock    : r_Count_0_LC_2_12_6/clk
Setup Constraint : 40000p
Path slack       : 37483p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__396/I                                            ClkMux                         0              2073  RISE       1
I__396/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_2_11_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36465  RISE       2
I__233/I                            LocalMux                       0              2921  37482  RISE       1
I__233/O                            LocalMux                     330              3251  37482  RISE       1
I__235/I                            InMux                          0              3251  37482  RISE       1
I__235/O                            InMux                        259              3510  37482  RISE       1
r_Switch_1_RNILIIO_LC_2_11_5/in1    LogicCell40_SEQ_MODE_0000      0              3510  37482  RISE       1
r_Switch_1_RNILIIO_LC_2_11_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37482  RISE       4
I__357/I                            LocalMux                       0              3910  37482  RISE       1
I__357/O                            LocalMux                     330              4240  37482  RISE       1
I__359/I                            InMux                          0              4240  37482  RISE       1
I__359/O                            InMux                        259              4499  37482  RISE       1
r_Count_0_LC_2_12_6/in1             LogicCell40_SEQ_MODE_1000      0              4499  37482  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_2_11_6/lcout
Path End         : r_Count_3_LC_2_12_0/in1
Capture Clock    : r_Count_3_LC_2_12_0/clk
Setup Constraint : 40000p
Path slack       : 37483p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__396/I                                            ClkMux                         0              2073  RISE       1
I__396/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_2_11_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36465  RISE       2
I__233/I                            LocalMux                       0              2921  37482  RISE       1
I__233/O                            LocalMux                     330              3251  37482  RISE       1
I__235/I                            InMux                          0              3251  37482  RISE       1
I__235/O                            InMux                        259              3510  37482  RISE       1
r_Switch_1_RNILIIO_LC_2_11_5/in1    LogicCell40_SEQ_MODE_0000      0              3510  37482  RISE       1
r_Switch_1_RNILIIO_LC_2_11_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37482  RISE       4
I__357/I                            LocalMux                       0              3910  37482  RISE       1
I__357/O                            LocalMux                     330              4240  37482  RISE       1
I__360/I                            InMux                          0              4240  37482  RISE       1
I__360/O                            InMux                        259              4499  37482  RISE       1
r_Count_3_LC_2_12_0/in1             LogicCell40_SEQ_MODE_1000      0              4499  37482  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_2_11_6/lcout
Path End         : r_Count_2_LC_2_12_4/in2
Capture Clock    : r_Count_2_LC_2_12_4/clk
Setup Constraint : 40000p
Path slack       : 37511p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__396/I                                            ClkMux                         0              2073  RISE       1
I__396/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_2_11_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36465  RISE       2
I__233/I                            LocalMux                       0              2921  37482  RISE       1
I__233/O                            LocalMux                     330              3251  37482  RISE       1
I__235/I                            InMux                          0              3251  37482  RISE       1
I__235/O                            InMux                        259              3510  37482  RISE       1
r_Switch_1_RNILIIO_LC_2_11_5/in1    LogicCell40_SEQ_MODE_0000      0              3510  37482  RISE       1
r_Switch_1_RNILIIO_LC_2_11_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37482  RISE       4
I__358/I                            LocalMux                       0              3910  37510  RISE       1
I__358/O                            LocalMux                     330              4240  37510  RISE       1
I__362/I                            InMux                          0              4240  37510  RISE       1
I__362/O                            InMux                        259              4499  37510  RISE       1
I__363/I                            CascadeMux                     0              4499  37510  RISE       1
I__363/O                            CascadeMux                     0              4499  37510  RISE       1
r_Count_2_LC_2_12_4/in2             LogicCell40_SEQ_MODE_1000      0              4499  37510  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : r_Count_3_LC_2_12_0/in3
Capture Clock    : r_Count_3_LC_2_12_0/clk
Setup Constraint : 40000p
Path slack       : 37560p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921  36262  RISE      12
I__321/I                         LocalMux                       0              2921  36262  RISE       1
I__321/O                         LocalMux                     330              3251  36262  RISE       1
I__324/I                         InMux                          0              3251  37559  RISE       1
I__324/O                         InMux                        259              3510  37559  RISE       1
r_Count_RNO_0_3_LC_2_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3510  37559  RISE       1
r_Count_RNO_0_3_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37559  RISE       1
I__236/I                         LocalMux                       0              3959  37559  RISE       1
I__236/O                         LocalMux                     330              4289  37559  RISE       1
I__237/I                         InMux                          0              4289  37559  RISE       1
I__237/O                         InMux                        259              4548  37559  RISE       1
r_Count_3_LC_2_12_0/in3          LogicCell40_SEQ_MODE_1000      0              4548  37559  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_6_LC_1_10_5/in3
Capture Clock    : Debounce_Inst.r_count_6_LC_1_10_5/clk
Setup Constraint : 40000p
Path slack       : 37574p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_count_3_LC_1_10_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_count_4_LC_1_10_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
Debounce_Inst.r_count_5_LC_1_10_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
I__91/I                                               InMux                          0              4275  37573  RISE       1
I__91/O                                               InMux                        259              4534  37573  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/in3                 LogicCell40_SEQ_MODE_1000      0              4534  37573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_2_11_6/lcout
Path End         : r_Count_1_LC_2_12_5/in3
Capture Clock    : r_Count_1_LC_2_12_5/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__396/I                                            ClkMux                         0              2073  RISE       1
I__396/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_2_11_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36465  RISE       2
I__233/I                            LocalMux                       0              2921  37482  RISE       1
I__233/O                            LocalMux                     330              3251  37482  RISE       1
I__235/I                            InMux                          0              3251  37482  RISE       1
I__235/O                            InMux                        259              3510  37482  RISE       1
r_Switch_1_RNILIIO_LC_2_11_5/in1    LogicCell40_SEQ_MODE_0000      0              3510  37482  RISE       1
r_Switch_1_RNILIIO_LC_2_11_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37482  RISE       4
I__358/I                            LocalMux                       0              3910  37510  RISE       1
I__358/O                            LocalMux                     330              4240  37510  RISE       1
I__361/I                            InMux                          0              4240  37608  RISE       1
I__361/O                            InMux                        259              4499  37608  RISE       1
r_Count_1_LC_2_12_5/in3             LogicCell40_SEQ_MODE_1000      0              4499  37608  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_5_LC_1_10_4/in3
Capture Clock    : Debounce_Inst.r_count_5_LC_1_10_4/clk
Setup Constraint : 40000p
Path slack       : 37700p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_count_3_LC_1_10_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
Debounce_Inst.r_count_4_LC_1_10_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
I__99/I                                               InMux                          0              4149  37700  RISE       1
I__99/O                                               InMux                        259              4408  37700  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/in3                 LogicCell40_SEQ_MODE_1000      0              4408  37700  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_4_LC_1_10_3/in3
Capture Clock    : Debounce_Inst.r_count_4_LC_1_10_3/clk
Setup Constraint : 40000p
Path slack       : 37826p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
Debounce_Inst.r_count_3_LC_1_10_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
I__105/I                                              InMux                          0              4022  37826  RISE       1
I__105/O                                              InMux                        259              4282  37826  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/in3                 LogicCell40_SEQ_MODE_1000      0              4282  37826  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_3_LC_1_10_2/in3
Capture Clock    : Debounce_Inst.r_count_3_LC_1_10_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
I__111/I                                              InMux                          0              3896  37952  RISE       1
I__111/O                                              InMux                        259              4156  37952  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/in3                 LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk
Setup Constraint : 40000p
Path slack       : 38009p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36192  RISE       9
I__273/I                                         Odrv12                         0              2921  38008  RISE       1
I__273/O                                         Odrv12                       491              3412  38008  RISE       1
I__277/I                                         LocalMux                       0              3412  38008  RISE       1
I__277/O                                         LocalMux                     330              3742  38008  RISE       1
I__279/I                                         InMux                          0              3742  38008  RISE       1
I__279/O                                         InMux                        259              4001  38008  RISE       1
I__285/I                                         CascadeMux                     0              4001  38008  RISE       1
I__285/O                                         CascadeMux                     0              4001  38008  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in2  LogicCell40_SEQ_MODE_1000      0              4001  38008  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk
Setup Constraint : 40000p
Path slack       : 38009p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36192  RISE       9
I__273/I                                         Odrv12                         0              2921  38008  RISE       1
I__273/O                                         Odrv12                       491              3412  38008  RISE       1
I__277/I                                         LocalMux                       0              3412  38008  RISE       1
I__277/O                                         LocalMux                     330              3742  38008  RISE       1
I__282/I                                         InMux                          0              3742  38008  RISE       1
I__282/O                                         InMux                        259              4001  38008  RISE       1
I__286/I                                         CascadeMux                     0              4001  38008  RISE       1
I__286/O                                         CascadeMux                     0              4001  38008  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in2  LogicCell40_SEQ_MODE_1000      0              4001  38008  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk
Setup Constraint : 40000p
Path slack       : 38009p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36192  RISE       9
I__273/I                                         Odrv12                         0              2921  38008  RISE       1
I__273/O                                         Odrv12                       491              3412  38008  RISE       1
I__277/I                                         LocalMux                       0              3412  38008  RISE       1
I__277/O                                         LocalMux                     330              3742  38008  RISE       1
I__283/I                                         InMux                          0              3742  38008  RISE       1
I__283/O                                         InMux                        259              4001  38008  RISE       1
I__287/I                                         CascadeMux                     0              4001  38008  RISE       1
I__287/O                                         CascadeMux                     0              4001  38008  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in2  LogicCell40_SEQ_MODE_1000      0              4001  38008  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36698  RISE       9
I__460/I                                           Odrv4                          0              2921  38050  RISE       1
I__460/O                                           Odrv4                        351              3272  38050  RISE       1
I__466/I                                           LocalMux                       0              3272  38050  RISE       1
I__466/O                                           LocalMux                     330              3602  38050  RISE       1
I__472/I                                           InMux                          0              3602  38050  RISE       1
I__472/O                                           InMux                        259              3861  38050  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__309/I                                         Odrv4                          0              2921  38050  RISE       1
I__309/O                                         Odrv4                        351              3272  38050  RISE       1
I__314/I                                         LocalMux                       0              3272  38050  RISE       1
I__314/O                                         LocalMux                     330              3602  38050  RISE       1
I__315/I                                         InMux                          0              3602  38050  RISE       1
I__315/O                                         InMux                        259              3861  38050  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__309/I                                         Odrv4                          0              2921  38050  RISE       1
I__309/O                                         Odrv4                        351              3272  38050  RISE       1
I__314/I                                         LocalMux                       0              3272  38050  RISE       1
I__314/O                                         LocalMux                     330              3602  38050  RISE       1
I__318/I                                         InMux                          0              3602  38050  RISE       1
I__318/O                                         InMux                        259              3861  38050  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__309/I                                         Odrv4                          0              2921  38050  RISE       1
I__309/O                                         Odrv4                        351              3272  38050  RISE       1
I__314/I                                         LocalMux                       0              3272  38050  RISE       1
I__314/O                                         LocalMux                     330              3602  38050  RISE       1
I__319/I                                         InMux                          0              3602  38050  RISE       1
I__319/O                                         InMux                        259              3861  38050  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36262  RISE      12
I__322/I                                         Odrv4                          0              2921  38050  RISE       1
I__322/O                                         Odrv4                        351              3272  38050  RISE       1
I__329/I                                         LocalMux                       0              3272  38050  RISE       1
I__329/O                                         LocalMux                     330              3602  38050  RISE       1
I__331/I                                         InMux                          0              3602  38050  RISE       1
I__331/O                                         InMux                        259              3861  38050  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36262  RISE      12
I__322/I                                         Odrv4                          0              2921  38050  RISE       1
I__322/O                                         Odrv4                        351              3272  38050  RISE       1
I__329/I                                         LocalMux                       0              3272  38050  RISE       1
I__329/O                                         LocalMux                     330              3602  38050  RISE       1
I__332/I                                         InMux                          0              3602  38050  RISE       1
I__332/O                                         InMux                        259              3861  38050  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36262  RISE      12
I__322/I                                         Odrv4                          0              2921  38050  RISE       1
I__322/O                                         Odrv4                        351              3272  38050  RISE       1
I__329/I                                         LocalMux                       0              3272  38050  RISE       1
I__329/O                                         LocalMux                     330              3602  38050  RISE       1
I__335/I                                         InMux                          0              3602  38050  RISE       1
I__335/O                                         InMux                        259              3861  38050  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36446  RISE       9
I__410/I                                           Odrv4                          0              2921  38050  RISE       1
I__410/O                                           Odrv4                        351              3272  38050  RISE       1
I__416/I                                           LocalMux                       0              3272  38050  RISE       1
I__416/O                                           LocalMux                     330              3602  38050  RISE       1
I__420/I                                           InMux                          0              3602  38050  RISE       1
I__420/O                                           InMux                        259              3861  38050  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36698  RISE       9
I__461/I                                           Odrv4                          0              2921  38050  RISE       1
I__461/O                                           Odrv4                        351              3272  38050  RISE       1
I__467/I                                           LocalMux                       0              3272  38050  RISE       1
I__467/O                                           LocalMux                     330              3602  38050  RISE       1
I__474/I                                           InMux                          0              3602  38050  RISE       1
I__474/O                                           InMux                        259              3861  38050  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36698  RISE       9
I__460/I                                           Odrv4                          0              2921  38050  RISE       1
I__460/O                                           Odrv4                        351              3272  38050  RISE       1
I__466/I                                           LocalMux                       0              3272  38050  RISE       1
I__466/O                                           LocalMux                     330              3602  38050  RISE       1
I__473/I                                           InMux                          0              3602  38050  RISE       1
I__473/O                                           InMux                        259              3861  38050  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36698  RISE       9
I__461/I                                           Odrv4                          0              2921  38050  RISE       1
I__461/O                                           Odrv4                        351              3272  38050  RISE       1
I__467/I                                           LocalMux                       0              3272  38050  RISE       1
I__467/O                                           LocalMux                     330              3602  38050  RISE       1
I__475/I                                           InMux                          0              3602  38050  RISE       1
I__475/O                                           InMux                        259              3861  38050  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_2_LC_1_10_1/in3
Capture Clock    : Debounce_Inst.r_count_2_LC_1_10_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout                LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__214/I                                              LocalMux                       0              2921  35792  RISE       1
I__214/O                                              LocalMux                     330              3251  35792  RISE       1
I__217/I                                              InMux                          0              3251  35792  RISE       1
I__217/O                                              InMux                        259              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
I__118/I                                              InMux                          0              3770  38078  RISE       1
I__118/O                                              InMux                        259              4029  38078  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/in3                 LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36192  RISE       9
I__273/I                                         Odrv12                         0              2921  38008  RISE       1
I__273/O                                         Odrv12                       491              3412  38008  RISE       1
I__277/I                                         LocalMux                       0              3412  38008  RISE       1
I__277/O                                         LocalMux                     330              3742  38008  RISE       1
I__280/I                                         InMux                          0              3742  38106  RISE       1
I__280/O                                         InMux                        259              4001  38106  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36192  RISE       9
I__273/I                                         Odrv12                         0              2921  38008  RISE       1
I__273/O                                         Odrv12                       491              3412  38008  RISE       1
I__277/I                                         LocalMux                       0              3412  38008  RISE       1
I__277/O                                         LocalMux                     330              3742  38008  RISE       1
I__281/I                                         InMux                          0              3742  38106  RISE       1
I__281/O                                         InMux                        259              4001  38106  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36192  RISE       9
I__273/I                                         Odrv12                         0              2921  38008  RISE       1
I__273/O                                         Odrv12                       491              3412  38008  RISE       1
I__277/I                                         LocalMux                       0              3412  38008  RISE       1
I__277/O                                         LocalMux                     330              3742  38008  RISE       1
I__284/I                                         InMux                          0              3742  38106  RISE       1
I__284/O                                         InMux                        259              4001  38106  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36572  RISE       9
I__445/I                                           Odrv4                          0              2921  38120  RISE       1
I__445/O                                           Odrv4                        351              3272  38120  RISE       1
I__451/I                                           LocalMux                       0              3272  38120  RISE       1
I__451/O                                           LocalMux                     330              3602  38120  RISE       1
I__454/I                                           InMux                          0              3602  38120  RISE       1
I__454/O                                           InMux                        259              3861  38120  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  37826  RISE       8
I__425/I                                           Odrv4                          0              2921  38120  RISE       1
I__425/O                                           Odrv4                        351              3272  38120  RISE       1
I__430/I                                           LocalMux                       0              3272  38120  RISE       1
I__430/O                                           LocalMux                     330              3602  38120  RISE       1
I__435/I                                           InMux                          0              3602  38120  RISE       1
I__435/O                                           InMux                        259              3861  38120  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36572  RISE       9
I__446/I                                           Odrv4                          0              2921  38120  RISE       1
I__446/O                                           Odrv4                        351              3272  38120  RISE       1
I__452/I                                           LocalMux                       0              3272  38120  RISE       1
I__452/O                                           LocalMux                     330              3602  38120  RISE       1
I__456/I                                           InMux                          0              3602  38120  RISE       1
I__456/O                                           InMux                        259              3861  38120  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__309/I                                         Odrv4                          0              2921  38050  RISE       1
I__309/O                                         Odrv4                        351              3272  38050  RISE       1
I__314/I                                         LocalMux                       0              3272  38050  RISE       1
I__314/O                                         LocalMux                     330              3602  38050  RISE       1
I__316/I                                         InMux                          0              3602  38120  RISE       1
I__316/O                                         InMux                        259              3861  38120  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__309/I                                         Odrv4                          0              2921  38050  RISE       1
I__309/O                                         Odrv4                        351              3272  38050  RISE       1
I__314/I                                         LocalMux                       0              3272  38050  RISE       1
I__314/O                                         LocalMux                     330              3602  38050  RISE       1
I__317/I                                         InMux                          0              3602  38120  RISE       1
I__317/O                                         InMux                        259              3861  38120  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__309/I                                         Odrv4                          0              2921  38050  RISE       1
I__309/O                                         Odrv4                        351              3272  38050  RISE       1
I__314/I                                         LocalMux                       0              3272  38050  RISE       1
I__314/O                                         LocalMux                     330              3602  38050  RISE       1
I__320/I                                         InMux                          0              3602  38120  RISE       1
I__320/O                                         InMux                        259              3861  38120  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36262  RISE      12
I__322/I                                         Odrv4                          0              2921  38050  RISE       1
I__322/O                                         Odrv4                        351              3272  38050  RISE       1
I__329/I                                         LocalMux                       0              3272  38050  RISE       1
I__329/O                                         LocalMux                     330              3602  38050  RISE       1
I__330/I                                         InMux                          0              3602  38120  RISE       1
I__330/O                                         InMux                        259              3861  38120  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36262  RISE      12
I__322/I                                         Odrv4                          0              2921  38050  RISE       1
I__322/O                                         Odrv4                        351              3272  38050  RISE       1
I__329/I                                         LocalMux                       0              3272  38050  RISE       1
I__329/O                                         LocalMux                     330              3602  38050  RISE       1
I__333/I                                         InMux                          0              3602  38120  RISE       1
I__333/O                                         InMux                        259              3861  38120  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36262  RISE      12
I__322/I                                         Odrv4                          0              2921  38050  RISE       1
I__322/O                                         Odrv4                        351              3272  38050  RISE       1
I__329/I                                         LocalMux                       0              3272  38050  RISE       1
I__329/O                                         LocalMux                     330              3602  38050  RISE       1
I__334/I                                         InMux                          0              3602  38120  RISE       1
I__334/O                                         InMux                        259              3861  38120  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36572  RISE       9
I__445/I                                           Odrv4                          0              2921  38120  RISE       1
I__445/O                                           Odrv4                        351              3272  38120  RISE       1
I__451/I                                           LocalMux                       0              3272  38120  RISE       1
I__451/O                                           LocalMux                     330              3602  38120  RISE       1
I__455/I                                           InMux                          0              3602  38120  RISE       1
I__455/O                                           InMux                        259              3861  38120  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36572  RISE       9
I__446/I                                           Odrv4                          0              2921  38120  RISE       1
I__446/O                                           Odrv4                        351              3272  38120  RISE       1
I__452/I                                           LocalMux                       0              3272  38120  RISE       1
I__452/O                                           LocalMux                     330              3602  38120  RISE       1
I__457/I                                           InMux                          0              3602  38120  RISE       1
I__457/O                                           InMux                        259              3861  38120  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36157  RISE      11
I__289/I                                         Odrv4                          0              2921  38148  RISE       1
I__289/O                                         Odrv4                        351              3272  38148  RISE       1
I__295/I                                         LocalMux                       0              3272  38148  RISE       1
I__295/O                                         LocalMux                     330              3602  38148  RISE       1
I__300/I                                         InMux                          0              3602  38148  RISE       1
I__300/O                                         InMux                        259              3861  38148  RISE       1
I__305/I                                         CascadeMux                     0              3861  38148  RISE       1
I__305/O                                         CascadeMux                     0              3861  38148  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36157  RISE      11
I__289/I                                         Odrv4                          0              2921  38148  RISE       1
I__289/O                                         Odrv4                        351              3272  38148  RISE       1
I__295/I                                         LocalMux                       0              3272  38148  RISE       1
I__295/O                                         LocalMux                     330              3602  38148  RISE       1
I__301/I                                         InMux                          0              3602  38148  RISE       1
I__301/O                                         InMux                        259              3861  38148  RISE       1
I__306/I                                         CascadeMux                     0              3861  38148  RISE       1
I__306/O                                         CascadeMux                     0              3861  38148  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36157  RISE      11
I__289/I                                         Odrv4                          0              2921  38148  RISE       1
I__289/O                                         Odrv4                        351              3272  38148  RISE       1
I__295/I                                         LocalMux                       0              3272  38148  RISE       1
I__295/O                                         LocalMux                     330              3602  38148  RISE       1
I__304/I                                         InMux                          0              3602  38148  RISE       1
I__304/O                                         InMux                        259              3861  38148  RISE       1
I__307/I                                         CascadeMux                     0              3861  38148  RISE       1
I__307/O                                         CascadeMux                     0              3861  38148  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  37826  RISE       8
I__424/I                                           Odrv4                          0              2921  38148  RISE       1
I__424/O                                           Odrv4                        351              3272  38148  RISE       1
I__429/I                                           LocalMux                       0              3272  38148  RISE       1
I__429/O                                           LocalMux                     330              3602  38148  RISE       1
I__432/I                                           InMux                          0              3602  38148  RISE       1
I__432/O                                           InMux                        259              3861  38148  RISE       1
I__437/I                                           CascadeMux                     0              3861  38148  RISE       1
I__437/O                                           CascadeMux                     0              3861  38148  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  37826  RISE       8
I__424/I                                           Odrv4                          0              2921  38148  RISE       1
I__424/O                                           Odrv4                        351              3272  38148  RISE       1
I__429/I                                           LocalMux                       0              3272  38148  RISE       1
I__429/O                                           LocalMux                     330              3602  38148  RISE       1
I__433/I                                           InMux                          0              3602  38148  RISE       1
I__433/O                                           InMux                        259              3861  38148  RISE       1
I__438/I                                           CascadeMux                     0              3861  38148  RISE       1
I__438/O                                           CascadeMux                     0              3861  38148  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  37826  RISE       8
I__425/I                                           Odrv4                          0              2921  38120  RISE       1
I__425/O                                           Odrv4                        351              3272  38120  RISE       1
I__430/I                                           LocalMux                       0              3272  38120  RISE       1
I__430/O                                           LocalMux                     330              3602  38120  RISE       1
I__434/I                                           InMux                          0              3602  38148  RISE       1
I__434/O                                           InMux                        259              3861  38148  RISE       1
I__439/I                                           CascadeMux                     0              3861  38148  RISE       1
I__439/O                                           CascadeMux                     0              3861  38148  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  37826  RISE       8
I__425/I                                           Odrv4                          0              2921  38120  RISE       1
I__425/O                                           Odrv4                        351              3272  38120  RISE       1
I__430/I                                           LocalMux                       0              3272  38120  RISE       1
I__430/O                                           LocalMux                     330              3602  38120  RISE       1
I__436/I                                           InMux                          0              3602  38148  RISE       1
I__436/O                                           InMux                        259              3861  38148  RISE       1
I__440/I                                           CascadeMux                     0              3861  38148  RISE       1
I__440/O                                           CascadeMux                     0              3861  38148  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36698  RISE       9
I__461/I                                           Odrv4                          0              2921  38050  RISE       1
I__461/O                                           Odrv4                        351              3272  38050  RISE       1
I__468/I                                           LocalMux                       0              3272  38148  RISE       1
I__468/O                                           LocalMux                     330              3602  38148  RISE       1
I__476/I                                           InMux                          0              3602  38148  RISE       1
I__476/O                                           InMux                        259              3861  38148  RISE       1
I__478/I                                           CascadeMux                     0              3861  38148  RISE       1
I__478/O                                           CascadeMux                     0              3861  38148  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36157  RISE      11
I__289/I                                         Odrv4                          0              2921  38148  RISE       1
I__289/O                                         Odrv4                        351              3272  38148  RISE       1
I__295/I                                         LocalMux                       0              3272  38148  RISE       1
I__295/O                                         LocalMux                     330              3602  38148  RISE       1
I__299/I                                         InMux                          0              3602  38247  RISE       1
I__299/O                                         InMux                        259              3861  38247  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36157  RISE      11
I__289/I                                         Odrv4                          0              2921  38148  RISE       1
I__289/O                                         Odrv4                        351              3272  38148  RISE       1
I__295/I                                         LocalMux                       0              3272  38148  RISE       1
I__295/O                                         LocalMux                     330              3602  38148  RISE       1
I__302/I                                         InMux                          0              3602  38247  RISE       1
I__302/O                                         InMux                        259              3861  38247  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36157  RISE      11
I__289/I                                         Odrv4                          0              2921  38148  RISE       1
I__289/O                                         Odrv4                        351              3272  38148  RISE       1
I__295/I                                         LocalMux                       0              3272  38148  RISE       1
I__295/O                                         LocalMux                     330              3602  38148  RISE       1
I__303/I                                         InMux                          0              3602  38247  RISE       1
I__303/O                                         InMux                        259              3861  38247  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36446  RISE       9
I__409/I                                           Odrv4                          0              2921  38247  RISE       1
I__409/O                                           Odrv4                        351              3272  38247  RISE       1
I__415/I                                           LocalMux                       0              3272  38247  RISE       1
I__415/O                                           LocalMux                     330              3602  38247  RISE       1
I__417/I                                           InMux                          0              3602  38247  RISE       1
I__417/O                                           InMux                        259              3861  38247  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36446  RISE       9
I__409/I                                           Odrv4                          0              2921  38247  RISE       1
I__409/O                                           Odrv4                        351              3272  38247  RISE       1
I__415/I                                           LocalMux                       0              3272  38247  RISE       1
I__415/O                                           LocalMux                     330              3602  38247  RISE       1
I__418/I                                           InMux                          0              3602  38247  RISE       1
I__418/O                                           InMux                        259              3861  38247  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36446  RISE       9
I__410/I                                           Odrv4                          0              2921  38050  RISE       1
I__410/O                                           Odrv4                        351              3272  38050  RISE       1
I__416/I                                           LocalMux                       0              3272  38050  RISE       1
I__416/O                                           LocalMux                     330              3602  38050  RISE       1
I__419/I                                           InMux                          0              3602  38247  RISE       1
I__419/O                                           InMux                        259              3861  38247  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36446  RISE       9
I__410/I                                           Odrv4                          0              2921  38050  RISE       1
I__410/O                                           Odrv4                        351              3272  38050  RISE       1
I__416/I                                           LocalMux                       0              3272  38050  RISE       1
I__416/O                                           LocalMux                     330              3602  38050  RISE       1
I__421/I                                           InMux                          0              3602  38247  RISE       1
I__421/O                                           InMux                        259              3861  38247  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36572  RISE       9
I__446/I                                           Odrv4                          0              2921  38120  RISE       1
I__446/O                                           Odrv4                        351              3272  38120  RISE       1
I__453/I                                           LocalMux                       0              3272  38247  RISE       1
I__453/O                                           LocalMux                     330              3602  38247  RISE       1
I__458/I                                           InMux                          0              3602  38247  RISE       1
I__458/O                                           InMux                        259              3861  38247  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : r_Switch_1_LC_2_11_6/in0
Capture Clock    : r_Switch_1_LC_2_11_6/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36248  RISE       5
I__223/I                               LocalMux                       0              2921  37566  RISE       1
I__223/O                               LocalMux                     330              3251  37566  RISE       1
I__228/I                               InMux                          0              3251  38401  RISE       1
I__228/O                               InMux                        259              3510  38401  RISE       1
r_Switch_1_LC_2_11_6/in0               LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__396/I                                            ClkMux                         0              2073  RISE       1
I__396/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_9_2/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_9_1/in0
Capture Clock    : Debounce_Inst.r_count_1_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35820  RISE       4
I__193/I                                LocalMux                       0              2921  38401  RISE       1
I__193/O                                LocalMux                     330              3251  38401  RISE       1
I__197/I                                InMux                          0              3251  38401  RISE       1
I__197/O                                InMux                        259              3510  38401  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : r_Count_3_LC_2_12_0/in0
Capture Clock    : r_Count_3_LC_2_12_0/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36192  RISE       9
I__272/I                   LocalMux                       0              2921  36192  RISE       1
I__272/O                   LocalMux                     330              3251  36192  RISE       1
I__276/I                   InMux                          0              3251  38401  RISE       1
I__276/O                   InMux                        259              3510  38401  RISE       1
r_Count_3_LC_2_12_0/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : r_Count_2_LC_2_12_4/in0
Capture Clock    : r_Count_2_LC_2_12_4/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__308/I                   LocalMux                       0              2921  36150  RISE       1
I__308/O                   LocalMux                     330              3251  36150  RISE       1
I__313/I                   InMux                          0              3251  38401  RISE       1
I__313/O                   InMux                        259              3510  38401  RISE       1
r_Count_2_LC_2_12_4/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36262  RISE      12
I__321/I                                         LocalMux                       0              2921  36262  RISE       1
I__321/O                                         LocalMux                     330              3251  36262  RISE       1
I__325/I                                         InMux                          0              3251  38401  RISE       1
I__325/O                                         InMux                        259              3510  38401  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : r_Count_1_LC_2_12_5/in0
Capture Clock    : r_Count_1_LC_2_12_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36262  RISE      12
I__321/I                   LocalMux                       0              2921  36262  RISE       1
I__321/O                   LocalMux                     330              3251  36262  RISE       1
I__328/I                   InMux                          0              3251  38401  RISE       1
I__328/O                   InMux                        259              3510  38401  RISE       1
r_Count_1_LC_2_12_5/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36446  RISE       9
I__408/I                                           LocalMux                       0              2921  38401  RISE       1
I__408/O                                           LocalMux                     330              3251  38401  RISE       1
I__414/I                                           InMux                          0              3251  38401  RISE       1
I__414/O                                           InMux                        259              3510  38401  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36698  RISE       9
I__462/I                                           LocalMux                       0              2921  38401  RISE       1
I__462/O                                           LocalMux                     330              3251  38401  RISE       1
I__469/I                                           InMux                          0              3251  38401  RISE       1
I__469/O                                           InMux                        259              3510  38401  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_16_LC_1_11_7/lcout
Path End         : Debounce_Inst.r_count_16_LC_1_11_7/in1
Capture Clock    : Debounce_Inst.r_count_16_LC_1_11_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_1_11_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_16_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35273  RISE       3
I__242/I                                  LocalMux                       0              2921  37882  RISE       1
I__242/O                                  LocalMux                     330              3251  37882  RISE       1
I__245/I                                  InMux                          0              3251  37882  RISE       1
I__245/O                                  InMux                        259              3510  37882  RISE       1
Debounce_Inst.r_count_16_LC_1_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_1_11_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_15_LC_1_11_6/lcout
Path End         : Debounce_Inst.r_count_15_LC_1_11_6/in1
Capture Clock    : Debounce_Inst.r_count_15_LC_1_11_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_1_11_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_15_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35189  RISE       3
I__255/I                                  LocalMux                       0              2921  37756  RISE       1
I__255/O                                  LocalMux                     330              3251  37756  RISE       1
I__258/I                                  InMux                          0              3251  37756  RISE       1
I__258/O                                  InMux                        259              3510  37756  RISE       1
Debounce_Inst.r_count_15_LC_1_11_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_1_11_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_13_LC_1_11_4/lcout
Path End         : Debounce_Inst.r_count_13_LC_1_11_4/in1
Capture Clock    : Debounce_Inst.r_count_13_LC_1_11_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_13_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35729  RISE       3
I__202/I                                  LocalMux                       0              2921  37503  RISE       1
I__202/O                                  LocalMux                     330              3251  37503  RISE       1
I__205/I                                  InMux                          0              3251  37503  RISE       1
I__205/O                                  InMux                        259              3510  37503  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_1_11_3/lcout
Path End         : Debounce_Inst.r_count_12_LC_1_11_3/in1
Capture Clock    : Debounce_Inst.r_count_12_LC_1_11_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35736  RISE       3
I__185/I                                  LocalMux                       0              2921  37377  RISE       1
I__185/O                                  LocalMux                     330              3251  37377  RISE       1
I__188/I                                  InMux                          0              3251  37377  RISE       1
I__188/O                                  InMux                        259              3510  37377  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_11_LC_1_11_2/lcout
Path End         : Debounce_Inst.r_count_11_LC_1_11_2/in1
Capture Clock    : Debounce_Inst.r_count_11_LC_1_11_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_11_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35224  RISE       3
I__145/I                                  LocalMux                       0              2921  37251  RISE       1
I__145/O                                  LocalMux                     330              3251  37251  RISE       1
I__148/I                                  InMux                          0              3251  37251  RISE       1
I__148/O                                  InMux                        259              3510  37251  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_10_LC_1_11_1/lcout
Path End         : Debounce_Inst.r_count_10_LC_1_11_1/in1
Capture Clock    : Debounce_Inst.r_count_10_LC_1_11_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_10_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__159/I                                  LocalMux                       0              2921  37124  RISE       1
I__159/O                                  LocalMux                     330              3251  37124  RISE       1
I__162/I                                  InMux                          0              3251  37124  RISE       1
I__162/O                                  InMux                        259              3510  37124  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_1_11_0/lcout
Path End         : Debounce_Inst.r_count_9_LC_1_11_0/in1
Capture Clock    : Debounce_Inst.r_count_9_LC_1_11_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35203  RISE       3
I__153/I                                 LocalMux                       0              2921  36998  RISE       1
I__153/O                                 LocalMux                     330              3251  36998  RISE       1
I__156/I                                 InMux                          0              3251  36998  RISE       1
I__156/O                                 InMux                        259              3510  36998  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_8_LC_1_10_7/lcout
Path End         : Debounce_Inst.r_count_8_LC_1_10_7/in1
Capture Clock    : Debounce_Inst.r_count_8_LC_1_10_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_8_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35287  RISE       3
I__140/I                                 LocalMux                       0              2921  36676  RISE       1
I__140/O                                 LocalMux                     330              3251  36676  RISE       1
I__143/I                                 InMux                          0              3251  36676  RISE       1
I__143/O                                 InMux                        259              3510  36676  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_7_LC_1_10_6/lcout
Path End         : Debounce_Inst.r_count_7_LC_1_10_6/in1
Capture Clock    : Debounce_Inst.r_count_7_LC_1_10_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_7_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35848  RISE       3
I__178/I                                 LocalMux                       0              2921  36549  RISE       1
I__178/O                                 LocalMux                     330              3251  36549  RISE       1
I__181/I                                 InMux                          0              3251  36549  RISE       1
I__181/O                                 InMux                        259              3510  36549  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_6_LC_1_10_5/lcout
Path End         : Debounce_Inst.r_count_6_LC_1_10_5/in1
Capture Clock    : Debounce_Inst.r_count_6_LC_1_10_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_6_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35778  RISE       3
I__93/I                                  LocalMux                       0              2921  36423  RISE       1
I__93/O                                  LocalMux                     330              3251  36423  RISE       1
I__96/I                                  InMux                          0              3251  36423  RISE       1
I__96/O                                  InMux                        259              3510  36423  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_1_10_4/lcout
Path End         : Debounce_Inst.r_count_5_LC_1_10_4/in1
Capture Clock    : Debounce_Inst.r_count_5_LC_1_10_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35736  RISE       3
I__101/I                                 LocalMux                       0              2921  36297  RISE       1
I__101/O                                 LocalMux                     330              3251  36297  RISE       1
I__104/I                                 InMux                          0              3251  36297  RISE       1
I__104/O                                 InMux                        259              3510  36297  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_4_LC_1_10_3/lcout
Path End         : Debounce_Inst.r_count_4_LC_1_10_3/in1
Capture Clock    : Debounce_Inst.r_count_4_LC_1_10_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_4_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35743  RISE       3
I__107/I                                 LocalMux                       0              2921  36171  RISE       1
I__107/O                                 LocalMux                     330              3251  36171  RISE       1
I__110/I                                 InMux                          0              3251  36171  RISE       1
I__110/O                                 InMux                        259              3510  36171  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_2_LC_1_10_1/lcout
Path End         : Debounce_Inst.r_count_2_LC_1_10_1/in1
Capture Clock    : Debounce_Inst.r_count_2_LC_1_10_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_2_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35918  RISE       2
I__120/I                                 LocalMux                       0              2921  35918  RISE       1
I__120/O                                 LocalMux                     330              3251  35918  RISE       1
I__122/I                                 InMux                          0              3251  35918  RISE       1
I__122/O                                 InMux                        259              3510  35918  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_3_LC_1_10_2/lcout
Path End         : Debounce_Inst.r_count_3_LC_1_10_2/in1
Capture Clock    : Debounce_Inst.r_count_3_LC_1_10_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_3_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36044  RISE       2
I__113/I                                 LocalMux                       0              2921  36044  RISE       1
I__113/O                                 LocalMux                     330              3251  36044  RISE       1
I__115/I                                 InMux                          0              3251  36044  RISE       1
I__115/O                                 InMux                        259              3510  36044  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_state_LC_2_10_3/in1
Capture Clock    : Debounce_Inst.r_state_LC_2_10_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36248  RISE       5
I__224/I                               LocalMux                       0              2921  38471  RISE       1
I__224/O                               LocalMux                     330              3251  38471  RISE       1
I__229/I                               InMux                          0              3251  38471  RISE       1
I__229/O                               InMux                        259              3510  38471  RISE       1
Debounce_Inst.r_state_LC_2_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_14_LC_1_11_5/lcout
Path End         : Debounce_Inst.r_count_14_LC_1_11_5/in1
Capture Clock    : Debounce_Inst.r_count_14_LC_1_11_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_14_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35210  RISE       3
I__249/I                                  LocalMux                       0              2921  37629  RISE       1
I__249/O                                  LocalMux                     330              3251  37629  RISE       1
I__252/I                                  InMux                          0              3251  37629  RISE       1
I__252/O                                  InMux                        259              3510  37629  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_17_LC_1_12_0/in1
Capture Clock    : Debounce_Inst.r_count_17_LC_1_12_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__262/I                                  LocalMux                       0              2921  38471  RISE       1
I__262/O                                  LocalMux                     330              3251  38471  RISE       1
I__265/I                                  InMux                          0              3251  38471  RISE       1
I__265/O                                  InMux                        259              3510  38471  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : r_Count_2_LC_2_12_4/in1
Capture Clock    : r_Count_2_LC_2_12_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36157  RISE      11
I__288/I                   LocalMux                       0              2921  36157  RISE       1
I__288/O                   LocalMux                     330              3251  36157  RISE       1
I__292/I                   InMux                          0              3251  38471  RISE       1
I__292/O                   InMux                        259              3510  38471  RISE       1
r_Count_2_LC_2_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : r_Count_2_1_LC_4_12_1/in1
Capture Clock    : r_Count_2_1_LC_4_12_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36446  RISE       9
I__407/I                     LocalMux                       0              2921  37952  RISE       1
I__407/O                     LocalMux                     330              3251  37952  RISE       1
I__412/I                     InMux                          0              3251  37952  RISE       1
I__412/O                     InMux                        259              3510  37952  RISE       1
r_Count_2_1_LC_4_12_1/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : r_Count_2_0_LC_4_12_0/in1
Capture Clock    : r_Count_2_0_LC_4_12_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37826  RISE       8
I__422/I                     LocalMux                       0              2921  37826  RISE       1
I__422/O                     LocalMux                     330              3251  37826  RISE       1
I__426/I                     InMux                          0              3251  37826  RISE       1
I__426/O                     InMux                        259              3510  37826  RISE       1
r_Count_2_0_LC_4_12_0/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  37826  RISE       8
I__423/I                                           LocalMux                       0              2921  38471  RISE       1
I__423/O                                           LocalMux                     330              3251  38471  RISE       1
I__428/I                                           InMux                          0              3251  38471  RISE       1
I__428/O                                           InMux                        259              3510  38471  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : r_Count_2_2_LC_4_12_2/in1
Capture Clock    : r_Count_2_2_LC_4_12_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36572  RISE       9
I__442/I                     LocalMux                       0              2921  38078  RISE       1
I__442/O                     LocalMux                     330              3251  38078  RISE       1
I__448/I                     InMux                          0              3251  38078  RISE       1
I__448/O                     InMux                        259              3510  38078  RISE       1
r_Count_2_2_LC_4_12_2/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : r_Count_2_3_LC_4_12_3/in1
Capture Clock    : r_Count_2_3_LC_4_12_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36698  RISE       9
I__463/I                     LocalMux                       0              2921  38471  RISE       1
I__463/O                     LocalMux                     330              3251  38471  RISE       1
I__470/I                     InMux                          0              3251  38471  RISE       1
I__470/O                     InMux                        259              3510  38471  RISE       1
r_Count_2_3_LC_4_12_3/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36192  RISE       9
I__272/I                                         LocalMux                       0              2921  36192  RISE       1
I__272/O                                         LocalMux                     330              3251  36192  RISE       1
I__275/I                                         InMux                          0              3251  38471  RISE       1
I__275/O                                         InMux                        259              3510  38471  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36446  RISE       9
I__408/I                                           LocalMux                       0              2921  38401  RISE       1
I__408/O                                           LocalMux                     330              3251  38401  RISE       1
I__413/I                                           InMux                          0              3251  38471  RISE       1
I__413/O                                           InMux                        259              3510  38471  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36157  RISE      11
I__288/I                                         LocalMux                       0              2921  36157  RISE       1
I__288/O                                         LocalMux                     330              3251  36157  RISE       1
I__293/I                                         InMux                          0              3251  38499  RISE       1
I__293/O                                         InMux                        259              3510  38499  RISE       1
I__297/I                                         CascadeMux                     0              3510  38499  RISE       1
I__297/O                                         CascadeMux                     0              3510  38499  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : r_Count_1_LC_2_12_5/in2
Capture Clock    : r_Count_1_LC_2_12_5/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36157  RISE      11
I__288/I                   LocalMux                       0              2921  36157  RISE       1
I__288/O                   LocalMux                     330              3251  36157  RISE       1
I__294/I                   InMux                          0              3251  38499  RISE       1
I__294/O                   InMux                        259              3510  38499  RISE       1
I__298/I                   CascadeMux                     0              3510  38499  RISE       1
I__298/O                   CascadeMux                     0              3510  38499  RISE       1
r_Count_1_LC_2_12_5/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  37826  RISE       8
I__423/I                                           LocalMux                       0              2921  38471  RISE       1
I__423/O                                           LocalMux                     330              3251  38471  RISE       1
I__427/I                                           InMux                          0              3251  38499  RISE       1
I__427/O                                           InMux                        259              3510  38499  RISE       1
I__431/I                                           CascadeMux                     0              3510  38499  RISE       1
I__431/O                                           CascadeMux                     0              3510  38499  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36698  RISE       9
I__464/I                                           LocalMux                       0              2921  38499  RISE       1
I__464/O                                           LocalMux                     330              3251  38499  RISE       1
I__471/I                                           InMux                          0              3251  38499  RISE       1
I__471/O                                           InMux                        259              3510  38499  RISE       1
I__477/I                                           CascadeMux                     0              3510  38499  RISE       1
I__477/O                                           CascadeMux                     0              3510  38499  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_9_2/lcout
Path End         : Debounce_Inst.r_count_0_LC_2_9_2/in3
Capture Clock    : Debounce_Inst.r_count_0_LC_2_9_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35820  RISE       4
I__193/I                                LocalMux                       0              2921  38401  RISE       1
I__193/O                                LocalMux                     330              3251  38401  RISE       1
I__196/I                                InMux                          0              3251  38597  RISE       1
I__196/O                                InMux                        259              3510  38597  RISE       1
Debounce_Inst.r_count_0_LC_2_9_2/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_9_1/in3
Capture Clock    : Debounce_Inst.r_count_1_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__215/I                                LocalMux                       0              2921  38597  RISE       1
I__215/O                                LocalMux                     330              3251  38597  RISE       1
I__218/I                                InMux                          0              3251  38597  RISE       1
I__218/O                                InMux                        259              3510  38597  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE      10
I__308/I                                         LocalMux                       0              2921  36150  RISE       1
I__308/O                                         LocalMux                     330              3251  36150  RISE       1
I__312/I                                         InMux                          0              3251  38597  RISE       1
I__312/O                                         InMux                        259              3510  38597  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : r_Count_0_LC_2_12_6/in3
Capture Clock    : r_Count_0_LC_2_12_6/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36262  RISE      12
I__321/I                   LocalMux                       0              2921  36262  RISE       1
I__321/O                   LocalMux                     330              3251  36262  RISE       1
I__326/I                   InMux                          0              3251  38597  RISE       1
I__326/O                   InMux                        259              3510  38597  RISE       1
r_Count_0_LC_2_12_6/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : r_Count_2_LC_2_12_4/in3
Capture Clock    : r_Count_2_LC_2_12_4/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36262  RISE      12
I__321/I                   LocalMux                       0              2921  36262  RISE       1
I__321/O                   LocalMux                     330              3251  36262  RISE       1
I__327/I                   InMux                          0              3251  38597  RISE       1
I__327/O                   InMux                        259              3510  38597  RISE       1
r_Count_2_LC_2_12_4/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36572  RISE       9
I__443/I                                           LocalMux                       0              2921  38597  RISE       1
I__443/O                                           LocalMux                     330              3251  38597  RISE       1
I__449/I                                           InMux                          0              3251  38597  RISE       1
I__449/O                                           InMux                        259              3510  38597  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout                        LogicCell40_SEQ_MODE_1010    540              2921  36572  RISE       9
I__444/I                                           LocalMux                       0              2921  38597  RISE       1
I__444/O                                           LocalMux                     330              3251  38597  RISE       1
I__450/I                                           InMux                          0              3251  38597  RISE       1
I__450/O                                           InMux                        259              3510  38597  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : Debounce_Inst.r_state_LC_2_10_3/in0
Capture Clock    : Debounce_Inst.r_state_LC_2_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           Project_7_Segment_Top          0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__167/I                             Odrv12                         0               973   +INF  FALL       1
I__167/O                             Odrv12                       540              1513   +INF  FALL       1
I__168/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__168/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__169/I                             Sp12to4                        0              2053   +INF  FALL       1
I__169/O                             Sp12to4                      449              2502   +INF  FALL       1
I__170/I                             Span4Mux_h                     0              2502   +INF  FALL       1
I__170/O                             Span4Mux_h                   316              2817   +INF  FALL       1
I__172/I                             LocalMux                       0              2817   +INF  FALL       1
I__172/O                             LocalMux                     309              3126   +INF  FALL       1
I__174/I                             InMux                          0              3126   +INF  FALL       1
I__174/O                             InMux                        217              3343   +INF  FALL       1
Debounce_Inst.r_state_LC_2_10_3/in0  LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/lcout
Path End         : o_Segment1_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__403/I                                             Odrv4                          0              2921   +INF  RISE       1
I__403/O                                             Odrv4                        351              3272   +INF  RISE       1
I__404/I                                             LocalMux                       0              3272   +INF  RISE       1
I__404/O                                             LocalMux                     330              3602   +INF  RISE       1
I__405/I                                             IoInMux                        0              3602   +INF  RISE       1
I__405/O                                             IoInMux                      259              3861   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN                          IO_PAD                         0              6098   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2088              8186   +INF  FALL       1
o_Segment1_E                                         Project_7_Segment_Top          0              8186   +INF  FALL       1


++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/lcout
Path End         : o_Segment1_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__479/I                                             Odrv12                         0              2921   +INF  RISE       1
I__479/O                                             Odrv12                       491              3412   +INF  RISE       1
I__480/I                                             LocalMux                       0              3412   +INF  RISE       1
I__480/O                                             LocalMux                     330              3742   +INF  RISE       1
I__481/I                                             IoInMux                        0              3742   +INF  RISE       1
I__481/O                                             IoInMux                      259              4001   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN                          IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_C                                         Project_7_Segment_Top          0              8327   +INF  FALL       1


++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/lcout
Path End         : o_Segment1_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__482/I                                             Odrv4                          0              2921   +INF  RISE       1
I__482/O                                             Odrv4                        351              3272   +INF  RISE       1
I__483/I                                             Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__483/O                                             Span4Mux_s0_v                203              3475   +INF  RISE       1
I__484/I                                             LocalMux                       0              3475   +INF  RISE       1
I__484/O                                             LocalMux                     330              3805   +INF  RISE       1
I__485/I                                             IoInMux                        0              3805   +INF  RISE       1
I__485/O                                             IoInMux                      259              4065   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN                          IO_PAD                         0              6302   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2088              8390   +INF  FALL       1
o_Segment1_D                                         Project_7_Segment_Top          0              8390   +INF  FALL       1


++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/lcout
Path End         : o_Segment1_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__368/I                                             Odrv12                         0              2921   +INF  RISE       1
I__368/O                                             Odrv12                       491              3412   +INF  RISE       1
I__369/I                                             LocalMux                       0              3412   +INF  RISE       1
I__369/O                                             LocalMux                     330              3742   +INF  RISE       1
I__370/I                                             IoInMux                        0              3742   +INF  RISE       1
I__370/O                                             IoInMux                      259              4001   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN                          IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_G                                         Project_7_Segment_Top          0              8327   +INF  FALL       1


++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/lcout
Path End         : o_Segment1_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__371/I                                             Odrv12                         0              2921   +INF  RISE       1
I__371/O                                             Odrv12                       491              3412   +INF  RISE       1
I__372/I                                             LocalMux                       0              3412   +INF  RISE       1
I__372/O                                             LocalMux                     330              3742   +INF  RISE       1
I__373/I                                             IoInMux                        0              3742   +INF  RISE       1
I__373/O                                             IoInMux                      259              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN                          IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_F                                         Project_7_Segment_Top          0              8327   +INF  FALL       1


++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/lcout
Path End         : o_Segment1_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__374/I                                             Odrv12                         0              2921   +INF  RISE       1
I__374/O                                             Odrv12                       491              3412   +INF  RISE       1
I__375/I                                             LocalMux                       0              3412   +INF  RISE       1
I__375/O                                             LocalMux                     330              3742   +INF  RISE       1
I__376/I                                             IoInMux                        0              3742   +INF  RISE       1
I__376/O                                             IoInMux                      259              4001   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN                          IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_A                                         Project_7_Segment_Top          0              8327   +INF  FALL       1


++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/lcout
Path End         : o_Segment1_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__377/I                                             Odrv12                         0              2921   +INF  RISE       1
I__377/O                                             Odrv12                       491              3412   +INF  RISE       1
I__378/I                                             LocalMux                       0              3412   +INF  RISE       1
I__378/O                                             LocalMux                     330              3742   +INF  RISE       1
I__379/I                                             IoInMux                        0              3742   +INF  RISE       1
I__379/O                                             IoInMux                      259              4001   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN                          IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_B                                         Project_7_Segment_Top          0              8327   +INF  FALL       1


++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/lcout
Path End         : o_Segment2_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__268/I                                           Odrv4                          0              2921   +INF  RISE       1
I__268/O                                           Odrv4                        351              3272   +INF  RISE       1
I__269/I                                           Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__269/O                                           Span4Mux_s1_v                203              3475   +INF  RISE       1
I__270/I                                           LocalMux                       0              3475   +INF  RISE       1
I__270/O                                           LocalMux                     330              3805   +INF  RISE       1
I__271/I                                           IoInMux                        0              3805   +INF  RISE       1
I__271/O                                           IoInMux                      259              4065   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN                        IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_D                                       Project_7_Segment_Top          0              8390   +INF  FALL       1


++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/lcout
Path End         : o_Segment2_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__336/I                                           Odrv4                          0              2921   +INF  RISE       1
I__336/O                                           Odrv4                        351              3272   +INF  RISE       1
I__337/I                                           LocalMux                       0              3272   +INF  RISE       1
I__337/O                                           LocalMux                     330              3602   +INF  RISE       1
I__338/I                                           IoInMux                        0              3602   +INF  RISE       1
I__338/O                                           IoInMux                      259              3861   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN                        IO_PAD                         0              6098   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8186   +INF  FALL       1
o_Segment2_B                                       Project_7_Segment_Top          0              8186   +INF  FALL       1


++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/lcout
Path End         : o_Segment2_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__339/I                                           Odrv4                          0              2921   +INF  RISE       1
I__339/O                                           Odrv4                        351              3272   +INF  RISE       1
I__340/I                                           Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__340/O                                           Span4Mux_s1_v                203              3475   +INF  RISE       1
I__341/I                                           LocalMux                       0              3475   +INF  RISE       1
I__341/O                                           LocalMux                     330              3805   +INF  RISE       1
I__342/I                                           IoInMux                        0              3805   +INF  RISE       1
I__342/O                                           IoInMux                      259              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN                        IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_G                                       Project_7_Segment_Top          0              8390   +INF  FALL       1


++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/lcout
Path End         : o_Segment2_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__343/I                                           Odrv4                          0              2921   +INF  RISE       1
I__343/O                                           Odrv4                        351              3272   +INF  RISE       1
I__344/I                                           Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__344/O                                           Span4Mux_s1_v                203              3475   +INF  RISE       1
I__345/I                                           LocalMux                       0              3475   +INF  RISE       1
I__345/O                                           LocalMux                     330              3805   +INF  RISE       1
I__346/I                                           IoInMux                        0              3805   +INF  RISE       1
I__346/O                                           IoInMux                      259              4065   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN                        IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_E                                       Project_7_Segment_Top          0              8390   +INF  FALL       1


++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/lcout
Path End         : o_Segment2_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__347/I                                           Odrv4                          0              2921   +INF  RISE       1
I__347/O                                           Odrv4                        351              3272   +INF  RISE       1
I__348/I                                           LocalMux                       0              3272   +INF  RISE       1
I__348/O                                           LocalMux                     330              3602   +INF  RISE       1
I__349/I                                           IoInMux                        0              3602   +INF  RISE       1
I__349/O                                           IoInMux                      259              3861   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN                        IO_PAD                         0              6098   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8186   +INF  FALL       1
o_Segment2_C                                       Project_7_Segment_Top          0              8186   +INF  FALL       1


++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/lcout
Path End         : o_Segment2_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__350/I                                           Odrv4                          0              2921   +INF  RISE       1
I__350/O                                           Odrv4                        351              3272   +INF  RISE       1
I__351/I                                           Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__351/O                                           Span4Mux_s1_v                203              3475   +INF  RISE       1
I__352/I                                           LocalMux                       0              3475   +INF  RISE       1
I__352/O                                           LocalMux                     330              3805   +INF  RISE       1
I__353/I                                           IoInMux                        0              3805   +INF  RISE       1
I__353/O                                           IoInMux                      259              4065   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN                        IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_A                                       Project_7_Segment_Top          0              8390   +INF  FALL       1


++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/lcout
Path End         : o_Segment2_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__354/I                                           Odrv12                         0              2921   +INF  RISE       1
I__354/O                                           Odrv12                       491              3412   +INF  RISE       1
I__355/I                                           LocalMux                       0              3412   +INF  RISE       1
I__355/O                                           LocalMux                     330              3742   +INF  RISE       1
I__356/I                                           IoInMux                        0              3742   +INF  RISE       1
I__356/O                                           IoInMux                      259              4001   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN                        IO_PAD                         0              6239   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8327   +INF  FALL       1
o_Segment2_F                                       Project_7_Segment_Top          0              8327   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__462/I                                           LocalMux                       0              2921   1066  FALL       1
I__462/O                                           LocalMux                     309              3230   1066  FALL       1
I__469/I                                           InMux                          0              3230   1066  FALL       1
I__469/O                                           InMux                        217              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : r_Count_2_2_LC_4_12_2/in1
Capture Clock    : r_Count_2_2_LC_4_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__442/I                     LocalMux                       0              2921   1066  FALL       1
I__442/O                     LocalMux                     309              3230   1066  FALL       1
I__448/I                     InMux                          0              3230   1066  FALL       1
I__448/O                     InMux                        217              3447   1066  FALL       1
r_Count_2_2_LC_4_12_2/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : r_Count_2_1_LC_4_12_1/in1
Capture Clock    : r_Count_2_1_LC_4_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__407/I                     LocalMux                       0              2921   1066  FALL       1
I__407/O                     LocalMux                     309              3230   1066  FALL       1
I__412/I                     InMux                          0              3230   1066  FALL       1
I__412/O                     InMux                        217              3447   1066  FALL       1
r_Count_2_1_LC_4_12_1/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : r_Count_2_0_LC_4_12_0/in1
Capture Clock    : r_Count_2_0_LC_4_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       8
I__422/I                     LocalMux                       0              2921   1066  FALL       1
I__422/O                     LocalMux                     309              3230   1066  FALL       1
I__426/I                     InMux                          0              3230   1066  FALL       1
I__426/O                     InMux                        217              3447   1066  FALL       1
r_Count_2_0_LC_4_12_0/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__321/I                                         LocalMux                       0              2921   1066  FALL       1
I__321/O                                         LocalMux                     309              3230   1066  FALL       1
I__325/I                                         InMux                          0              3230   1066  FALL       1
I__325/O                                         InMux                        217              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : r_Count_2_LC_2_12_4/in1
Capture Clock    : r_Count_2_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__288/I                   LocalMux                       0              2921   1066  FALL       1
I__288/O                   LocalMux                     309              3230   1066  FALL       1
I__292/I                   InMux                          0              3230   1066  FALL       1
I__292/O                   InMux                        217              3447   1066  FALL       1
r_Count_2_LC_2_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__308/I                                         LocalMux                       0              2921   1066  FALL       1
I__308/O                                         LocalMux                     309              3230   1066  FALL       1
I__312/I                                         InMux                          0              3230   1066  FALL       1
I__312/O                                         InMux                        217              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__272/I                                         LocalMux                       0              2921   1066  FALL       1
I__272/O                                         LocalMux                     309              3230   1066  FALL       1
I__275/I                                         InMux                          0              3230   1066  FALL       1
I__275/O                                         InMux                        217              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : r_Switch_1_LC_2_11_6/in0
Capture Clock    : r_Switch_1_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__223/I                               LocalMux                       0              2921   1066  FALL       1
I__223/O                               LocalMux                     309              3230   1066  FALL       1
I__228/I                               InMux                          0              3230   1066  FALL       1
I__228/O                               InMux                        217              3447   1066  FALL       1
r_Switch_1_LC_2_11_6/in0               LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__396/I                                            ClkMux                         0              2073  RISE       1
I__396/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_9_2/lcout
Path End         : Debounce_Inst.r_count_0_LC_2_9_2/in3
Capture Clock    : Debounce_Inst.r_count_0_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__193/I                                LocalMux                       0              2921   1066  FALL       1
I__193/O                                LocalMux                     309              3230   1066  FALL       1
I__196/I                                InMux                          0              3230   1066  FALL       1
I__196/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_0_LC_2_9_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_9_1/in3
Capture Clock    : Debounce_Inst.r_count_1_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__215/I                                LocalMux                       0              2921   1066  FALL       1
I__215/O                                LocalMux                     309              3230   1066  FALL       1
I__218/I                                InMux                          0              3230   1066  FALL       1
I__218/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_1_LC_2_9_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_1_12_0/lcout
Path End         : Debounce_Inst.r_count_17_LC_1_12_0/in1
Capture Clock    : Debounce_Inst.r_count_17_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__262/I                                  LocalMux                       0              2921   1066  FALL       1
I__262/O                                  LocalMux                     309              3230   1066  FALL       1
I__265/I                                  InMux                          0              3230   1066  FALL       1
I__265/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_17_LC_1_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_16_LC_1_11_7/lcout
Path End         : Debounce_Inst.r_count_16_LC_1_11_7/in1
Capture Clock    : Debounce_Inst.r_count_16_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_1_11_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_16_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__242/I                                  LocalMux                       0              2921   1066  FALL       1
I__242/O                                  LocalMux                     309              3230   1066  FALL       1
I__245/I                                  InMux                          0              3230   1066  FALL       1
I__245/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_16_LC_1_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_1_11_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_15_LC_1_11_6/lcout
Path End         : Debounce_Inst.r_count_15_LC_1_11_6/in1
Capture Clock    : Debounce_Inst.r_count_15_LC_1_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_1_11_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_15_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__255/I                                  LocalMux                       0              2921   1066  FALL       1
I__255/O                                  LocalMux                     309              3230   1066  FALL       1
I__258/I                                  InMux                          0              3230   1066  FALL       1
I__258/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_15_LC_1_11_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_1_11_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_14_LC_1_11_5/lcout
Path End         : Debounce_Inst.r_count_14_LC_1_11_5/in1
Capture Clock    : Debounce_Inst.r_count_14_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_14_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__249/I                                  LocalMux                       0              2921   1066  FALL       1
I__249/O                                  LocalMux                     309              3230   1066  FALL       1
I__252/I                                  InMux                          0              3230   1066  FALL       1
I__252/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_14_LC_1_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_13_LC_1_11_4/lcout
Path End         : Debounce_Inst.r_count_13_LC_1_11_4/in1
Capture Clock    : Debounce_Inst.r_count_13_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_13_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__202/I                                  LocalMux                       0              2921   1066  FALL       1
I__202/O                                  LocalMux                     309              3230   1066  FALL       1
I__205/I                                  InMux                          0              3230   1066  FALL       1
I__205/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_13_LC_1_11_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_1_11_3/lcout
Path End         : Debounce_Inst.r_count_12_LC_1_11_3/in1
Capture Clock    : Debounce_Inst.r_count_12_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__185/I                                  LocalMux                       0              2921   1066  FALL       1
I__185/O                                  LocalMux                     309              3230   1066  FALL       1
I__188/I                                  InMux                          0              3230   1066  FALL       1
I__188/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_12_LC_1_11_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_11_LC_1_11_2/lcout
Path End         : Debounce_Inst.r_count_11_LC_1_11_2/in1
Capture Clock    : Debounce_Inst.r_count_11_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_11_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__145/I                                  LocalMux                       0              2921   1066  FALL       1
I__145/O                                  LocalMux                     309              3230   1066  FALL       1
I__148/I                                  InMux                          0              3230   1066  FALL       1
I__148/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_11_LC_1_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_10_LC_1_11_1/lcout
Path End         : Debounce_Inst.r_count_10_LC_1_11_1/in1
Capture Clock    : Debounce_Inst.r_count_10_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_10_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__159/I                                  LocalMux                       0              2921   1066  FALL       1
I__159/O                                  LocalMux                     309              3230   1066  FALL       1
I__162/I                                  InMux                          0              3230   1066  FALL       1
I__162/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_10_LC_1_11_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_1_11_0/lcout
Path End         : Debounce_Inst.r_count_9_LC_1_11_0/in1
Capture Clock    : Debounce_Inst.r_count_9_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__153/I                                 LocalMux                       0              2921   1066  FALL       1
I__153/O                                 LocalMux                     309              3230   1066  FALL       1
I__156/I                                 InMux                          0              3230   1066  FALL       1
I__156/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_9_LC_1_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_8_LC_1_10_7/lcout
Path End         : Debounce_Inst.r_count_8_LC_1_10_7/in1
Capture Clock    : Debounce_Inst.r_count_8_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_8_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__140/I                                 LocalMux                       0              2921   1066  FALL       1
I__140/O                                 LocalMux                     309              3230   1066  FALL       1
I__143/I                                 InMux                          0              3230   1066  FALL       1
I__143/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_8_LC_1_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_7_LC_1_10_6/lcout
Path End         : Debounce_Inst.r_count_7_LC_1_10_6/in1
Capture Clock    : Debounce_Inst.r_count_7_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_7_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__178/I                                 LocalMux                       0              2921   1066  FALL       1
I__178/O                                 LocalMux                     309              3230   1066  FALL       1
I__181/I                                 InMux                          0              3230   1066  FALL       1
I__181/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_7_LC_1_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_6_LC_1_10_5/lcout
Path End         : Debounce_Inst.r_count_6_LC_1_10_5/in1
Capture Clock    : Debounce_Inst.r_count_6_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_6_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__93/I                                  LocalMux                       0              2921   1066  FALL       1
I__93/O                                  LocalMux                     309              3230   1066  FALL       1
I__96/I                                  InMux                          0              3230   1066  FALL       1
I__96/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_6_LC_1_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_1_10_4/lcout
Path End         : Debounce_Inst.r_count_5_LC_1_10_4/in1
Capture Clock    : Debounce_Inst.r_count_5_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__101/I                                 LocalMux                       0              2921   1066  FALL       1
I__101/O                                 LocalMux                     309              3230   1066  FALL       1
I__104/I                                 InMux                          0              3230   1066  FALL       1
I__104/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_5_LC_1_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_4_LC_1_10_3/lcout
Path End         : Debounce_Inst.r_count_4_LC_1_10_3/in1
Capture Clock    : Debounce_Inst.r_count_4_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_4_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__107/I                                 LocalMux                       0              2921   1066  FALL       1
I__107/O                                 LocalMux                     309              3230   1066  FALL       1
I__110/I                                 InMux                          0              3230   1066  FALL       1
I__110/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_4_LC_1_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_3_LC_1_10_2/lcout
Path End         : Debounce_Inst.r_count_3_LC_1_10_2/in1
Capture Clock    : Debounce_Inst.r_count_3_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_3_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__113/I                                 LocalMux                       0              2921   1066  FALL       1
I__113/O                                 LocalMux                     309              3230   1066  FALL       1
I__115/I                                 InMux                          0              3230   1066  FALL       1
I__115/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_3_LC_1_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_2_LC_1_10_1/lcout
Path End         : Debounce_Inst.r_count_2_LC_1_10_1/in1
Capture Clock    : Debounce_Inst.r_count_2_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_2_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__120/I                                 LocalMux                       0              2921   1066  FALL       1
I__120/O                                 LocalMux                     309              3230   1066  FALL       1
I__122/I                                 InMux                          0              3230   1066  FALL       1
I__122/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_2_LC_1_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_9_2/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_9_1/in0
Capture Clock    : Debounce_Inst.r_count_1_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__193/I                                LocalMux                       0              2921   1066  FALL       1
I__193/O                                LocalMux                     309              3230   1066  FALL       1
I__197/I                                InMux                          0              3230   1066  FALL       1
I__197/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_1_LC_2_9_1/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_state_LC_2_10_3/in1
Capture Clock    : Debounce_Inst.r_state_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__224/I                               LocalMux                       0              2921   1066  FALL       1
I__224/O                               LocalMux                     309              3230   1066  FALL       1
I__229/I                               InMux                          0              3230   1066  FALL       1
I__229/O                               InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_state_LC_2_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : r_Count_3_LC_2_12_0/in0
Capture Clock    : r_Count_3_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__272/I                   LocalMux                       0              2921   1066  FALL       1
I__272/O                   LocalMux                     309              3230   1066  FALL       1
I__276/I                   InMux                          0              3230   1066  FALL       1
I__276/O                   InMux                        217              3447   1066  FALL       1
r_Count_3_LC_2_12_0/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__288/I                                         LocalMux                       0              2921   1066  FALL       1
I__288/O                                         LocalMux                     309              3230   1066  FALL       1
I__293/I                                         InMux                          0              3230   1066  FALL       1
I__293/O                                         InMux                        217              3447   1066  FALL       1
I__297/I                                         CascadeMux                     0              3447   1066  FALL       1
I__297/O                                         CascadeMux                     0              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : r_Count_1_LC_2_12_5/in2
Capture Clock    : r_Count_1_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__288/I                   LocalMux                       0              2921   1066  FALL       1
I__288/O                   LocalMux                     309              3230   1066  FALL       1
I__294/I                   InMux                          0              3230   1066  FALL       1
I__294/O                   InMux                        217              3447   1066  FALL       1
I__298/I                   CascadeMux                     0              3447   1066  FALL       1
I__298/O                   CascadeMux                     0              3447   1066  FALL       1
r_Count_1_LC_2_12_5/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : r_Count_2_LC_2_12_4/in0
Capture Clock    : r_Count_2_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__308/I                   LocalMux                       0              2921   1066  FALL       1
I__308/O                   LocalMux                     309              3230   1066  FALL       1
I__313/I                   InMux                          0              3230   1066  FALL       1
I__313/O                   InMux                        217              3447   1066  FALL       1
r_Count_2_LC_2_12_4/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : r_Count_0_LC_2_12_6/in3
Capture Clock    : r_Count_0_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__321/I                   LocalMux                       0              2921   1066  FALL       1
I__321/O                   LocalMux                     309              3230   1066  FALL       1
I__326/I                   InMux                          0              3230   1066  FALL       1
I__326/O                   InMux                        217              3447   1066  FALL       1
r_Count_0_LC_2_12_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : r_Count_2_LC_2_12_4/in3
Capture Clock    : r_Count_2_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__321/I                   LocalMux                       0              2921   1066  FALL       1
I__321/O                   LocalMux                     309              3230   1066  FALL       1
I__327/I                   InMux                          0              3230   1066  FALL       1
I__327/O                   InMux                        217              3447   1066  FALL       1
r_Count_2_LC_2_12_4/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : r_Count_1_LC_2_12_5/in0
Capture Clock    : r_Count_1_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__321/I                   LocalMux                       0              2921   1066  FALL       1
I__321/O                   LocalMux                     309              3230   1066  FALL       1
I__328/I                   InMux                          0              3230   1066  FALL       1
I__328/O                   InMux                        217              3447   1066  FALL       1
r_Count_1_LC_2_12_5/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__408/I                                           LocalMux                       0              2921   1066  FALL       1
I__408/O                                           LocalMux                     309              3230   1066  FALL       1
I__413/I                                           InMux                          0              3230   1066  FALL       1
I__413/O                                           InMux                        217              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__408/I                                           LocalMux                       0              2921   1066  FALL       1
I__408/O                                           LocalMux                     309              3230   1066  FALL       1
I__414/I                                           InMux                          0              3230   1066  FALL       1
I__414/O                                           InMux                        217              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       8
I__423/I                                           LocalMux                       0              2921   1066  FALL       1
I__423/O                                           LocalMux                     309              3230   1066  FALL       1
I__427/I                                           InMux                          0              3230   1066  FALL       1
I__427/O                                           InMux                        217              3447   1066  FALL       1
I__431/I                                           CascadeMux                     0              3447   1066  FALL       1
I__431/O                                           CascadeMux                     0              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       8
I__423/I                                           LocalMux                       0              2921   1066  FALL       1
I__423/O                                           LocalMux                     309              3230   1066  FALL       1
I__428/I                                           InMux                          0              3230   1066  FALL       1
I__428/O                                           InMux                        217              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__443/I                                           LocalMux                       0              2921   1066  FALL       1
I__443/O                                           LocalMux                     309              3230   1066  FALL       1
I__449/I                                           InMux                          0              3230   1066  FALL       1
I__449/O                                           InMux                        217              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__444/I                                           LocalMux                       0              2921   1066  FALL       1
I__444/O                                           LocalMux                     309              3230   1066  FALL       1
I__450/I                                           InMux                          0              3230   1066  FALL       1
I__450/O                                           InMux                        217              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : r_Count_2_3_LC_4_12_3/in1
Capture Clock    : r_Count_2_3_LC_4_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__463/I                     LocalMux                       0              2921   1066  FALL       1
I__463/O                     LocalMux                     309              3230   1066  FALL       1
I__470/I                     InMux                          0              3230   1066  FALL       1
I__470/O                     InMux                        217              3447   1066  FALL       1
r_Count_2_3_LC_4_12_3/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__464/I                                           LocalMux                       0              2921   1066  FALL       1
I__464/O                                           LocalMux                     309              3230   1066  FALL       1
I__471/I                                           InMux                          0              3230   1066  FALL       1
I__471/O                                           InMux                        217              3447   1066  FALL       1
I__477/I                                           CascadeMux                     0              3447   1066  FALL       1
I__477/O                                           CascadeMux                     0              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_7_LC_1_10_6/lcout
Path End         : Debounce_Inst.r_state_LC_2_10_3/in2
Capture Clock    : Debounce_Inst.r_state_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_7_LC_1_10_6/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__179/I                                     LocalMux                       0              2921   1333  FALL       1
I__179/O                                     LocalMux                     309              3230   1333  FALL       1
I__182/I                                     InMux                          0              3230   1333  FALL       1
I__182/O                                     InMux                        217              3447   1333  FALL       1
Debounce_Inst.r_state_RNO_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
Debounce_Inst.r_state_RNO_0_LC_2_10_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__166/I                                     CascadeMux                     0              3714   1333  RISE       1
I__166/O                                     CascadeMux                     0              3714   1333  RISE       1
Debounce_Inst.r_state_LC_2_10_3/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_9_2/lcout
Path End         : Debounce_Inst.r_count_2_LC_1_10_1/in3
Capture Clock    : Debounce_Inst.r_count_2_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_9_2/lcout                LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__192/I                                              LocalMux                       0              2921   1417  FALL       1
I__192/O                                              LocalMux                     309              3230   1417  FALL       1
I__195/I                                              InMux                          0              3230   1417  FALL       1
I__195/O                                              InMux                        217              3447   1417  FALL       1
I__199/I                                              CascadeMux                     0              3447   1417  FALL       1
I__199/O                                              CascadeMux                     0              3447   1417  FALL       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__118/I                                              InMux                          0              3581   1417  FALL       1
I__118/O                                              InMux                        217              3798   1417  FALL       1
Debounce_Inst.r_count_2_LC_1_10_1/in3                 LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__289/I                                         Odrv4                          0              2921   1438  FALL       1
I__289/O                                         Odrv4                        372              3293   1438  FALL       1
I__295/I                                         LocalMux                       0              3293   1438  FALL       1
I__295/O                                         LocalMux                     309              3602   1438  FALL       1
I__299/I                                         InMux                          0              3602   1438  FALL       1
I__299/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__289/I                                         Odrv4                          0              2921   1438  FALL       1
I__289/O                                         Odrv4                        372              3293   1438  FALL       1
I__295/I                                         LocalMux                       0              3293   1438  FALL       1
I__295/O                                         LocalMux                     309              3602   1438  FALL       1
I__300/I                                         InMux                          0              3602   1438  FALL       1
I__300/O                                         InMux                        217              3819   1438  FALL       1
I__305/I                                         CascadeMux                     0              3819   1438  FALL       1
I__305/O                                         CascadeMux                     0              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__289/I                                         Odrv4                          0              2921   1438  FALL       1
I__289/O                                         Odrv4                        372              3293   1438  FALL       1
I__295/I                                         LocalMux                       0              3293   1438  FALL       1
I__295/O                                         LocalMux                     309              3602   1438  FALL       1
I__301/I                                         InMux                          0              3602   1438  FALL       1
I__301/O                                         InMux                        217              3819   1438  FALL       1
I__306/I                                         CascadeMux                     0              3819   1438  FALL       1
I__306/O                                         CascadeMux                     0              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__289/I                                         Odrv4                          0              2921   1438  FALL       1
I__289/O                                         Odrv4                        372              3293   1438  FALL       1
I__295/I                                         LocalMux                       0              3293   1438  FALL       1
I__295/O                                         LocalMux                     309              3602   1438  FALL       1
I__302/I                                         InMux                          0              3602   1438  FALL       1
I__302/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__289/I                                         Odrv4                          0              2921   1438  FALL       1
I__289/O                                         Odrv4                        372              3293   1438  FALL       1
I__295/I                                         LocalMux                       0              3293   1438  FALL       1
I__295/O                                         LocalMux                     309              3602   1438  FALL       1
I__303/I                                         InMux                          0              3602   1438  FALL       1
I__303/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_2_12_5/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_2_12_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__289/I                                         Odrv4                          0              2921   1438  FALL       1
I__289/O                                         Odrv4                        372              3293   1438  FALL       1
I__295/I                                         LocalMux                       0              3293   1438  FALL       1
I__295/O                                         LocalMux                     309              3602   1438  FALL       1
I__304/I                                         InMux                          0              3602   1438  FALL       1
I__304/O                                         InMux                        217              3819   1438  FALL       1
I__307/I                                         CascadeMux                     0              3819   1438  FALL       1
I__307/O                                         CascadeMux                     0              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__309/I                                         Odrv4                          0              2921   1438  FALL       1
I__309/O                                         Odrv4                        372              3293   1438  FALL       1
I__314/I                                         LocalMux                       0              3293   1438  FALL       1
I__314/O                                         LocalMux                     309              3602   1438  FALL       1
I__315/I                                         InMux                          0              3602   1438  FALL       1
I__315/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__309/I                                         Odrv4                          0              2921   1438  FALL       1
I__309/O                                         Odrv4                        372              3293   1438  FALL       1
I__314/I                                         LocalMux                       0              3293   1438  FALL       1
I__314/O                                         LocalMux                     309              3602   1438  FALL       1
I__316/I                                         InMux                          0              3602   1438  FALL       1
I__316/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__309/I                                         Odrv4                          0              2921   1438  FALL       1
I__309/O                                         Odrv4                        372              3293   1438  FALL       1
I__314/I                                         LocalMux                       0              3293   1438  FALL       1
I__314/O                                         LocalMux                     309              3602   1438  FALL       1
I__317/I                                         InMux                          0              3602   1438  FALL       1
I__317/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__309/I                                         Odrv4                          0              2921   1438  FALL       1
I__309/O                                         Odrv4                        372              3293   1438  FALL       1
I__314/I                                         LocalMux                       0              3293   1438  FALL       1
I__314/O                                         LocalMux                     309              3602   1438  FALL       1
I__318/I                                         InMux                          0              3602   1438  FALL       1
I__318/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__309/I                                         Odrv4                          0              2921   1438  FALL       1
I__309/O                                         Odrv4                        372              3293   1438  FALL       1
I__314/I                                         LocalMux                       0              3293   1438  FALL       1
I__314/O                                         LocalMux                     309              3602   1438  FALL       1
I__319/I                                         InMux                          0              3602   1438  FALL       1
I__319/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__309/I                                         Odrv4                          0              2921   1438  FALL       1
I__309/O                                         Odrv4                        372              3293   1438  FALL       1
I__314/I                                         LocalMux                       0              3293   1438  FALL       1
I__314/O                                         LocalMux                     309              3602   1438  FALL       1
I__320/I                                         InMux                          0              3602   1438  FALL       1
I__320/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__322/I                                         Odrv4                          0              2921   1438  FALL       1
I__322/O                                         Odrv4                        372              3293   1438  FALL       1
I__329/I                                         LocalMux                       0              3293   1438  FALL       1
I__329/O                                         LocalMux                     309              3602   1438  FALL       1
I__330/I                                         InMux                          0              3602   1438  FALL       1
I__330/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__322/I                                         Odrv4                          0              2921   1438  FALL       1
I__322/O                                         Odrv4                        372              3293   1438  FALL       1
I__329/I                                         LocalMux                       0              3293   1438  FALL       1
I__329/O                                         LocalMux                     309              3602   1438  FALL       1
I__331/I                                         InMux                          0              3602   1438  FALL       1
I__331/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__322/I                                         Odrv4                          0              2921   1438  FALL       1
I__322/O                                         Odrv4                        372              3293   1438  FALL       1
I__329/I                                         LocalMux                       0              3293   1438  FALL       1
I__329/O                                         LocalMux                     309              3602   1438  FALL       1
I__332/I                                         InMux                          0              3602   1438  FALL       1
I__332/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__322/I                                         Odrv4                          0              2921   1438  FALL       1
I__322/O                                         Odrv4                        372              3293   1438  FALL       1
I__329/I                                         LocalMux                       0              3293   1438  FALL       1
I__329/O                                         LocalMux                     309              3602   1438  FALL       1
I__333/I                                         InMux                          0              3602   1438  FALL       1
I__333/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__322/I                                         Odrv4                          0              2921   1438  FALL       1
I__322/O                                         Odrv4                        372              3293   1438  FALL       1
I__329/I                                         LocalMux                       0              3293   1438  FALL       1
I__329/O                                         LocalMux                     309              3602   1438  FALL       1
I__334/I                                         InMux                          0              3602   1438  FALL       1
I__334/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__322/I                                         Odrv4                          0              2921   1438  FALL       1
I__322/O                                         Odrv4                        372              3293   1438  FALL       1
I__329/I                                         LocalMux                       0              3293   1438  FALL       1
I__329/O                                         LocalMux                     309              3602   1438  FALL       1
I__335/I                                         InMux                          0              3602   1438  FALL       1
I__335/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__409/I                                           Odrv4                          0              2921   1438  FALL       1
I__409/O                                           Odrv4                        372              3293   1438  FALL       1
I__415/I                                           LocalMux                       0              3293   1438  FALL       1
I__415/O                                           LocalMux                     309              3602   1438  FALL       1
I__417/I                                           InMux                          0              3602   1438  FALL       1
I__417/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__410/I                                           Odrv4                          0              2921   1438  FALL       1
I__410/O                                           Odrv4                        372              3293   1438  FALL       1
I__416/I                                           LocalMux                       0              3293   1438  FALL       1
I__416/O                                           LocalMux                     309              3602   1438  FALL       1
I__419/I                                           InMux                          0              3602   1438  FALL       1
I__419/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__409/I                                           Odrv4                          0              2921   1438  FALL       1
I__409/O                                           Odrv4                        372              3293   1438  FALL       1
I__415/I                                           LocalMux                       0              3293   1438  FALL       1
I__415/O                                           LocalMux                     309              3602   1438  FALL       1
I__418/I                                           InMux                          0              3602   1438  FALL       1
I__418/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__410/I                                           Odrv4                          0              2921   1438  FALL       1
I__410/O                                           Odrv4                        372              3293   1438  FALL       1
I__416/I                                           LocalMux                       0              3293   1438  FALL       1
I__416/O                                           LocalMux                     309              3602   1438  FALL       1
I__420/I                                           InMux                          0              3602   1438  FALL       1
I__420/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__410/I                                           Odrv4                          0              2921   1438  FALL       1
I__410/O                                           Odrv4                        372              3293   1438  FALL       1
I__416/I                                           LocalMux                       0              3293   1438  FALL       1
I__416/O                                           LocalMux                     309              3602   1438  FALL       1
I__421/I                                           InMux                          0              3602   1438  FALL       1
I__421/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       8
I__424/I                                           Odrv4                          0              2921   1438  FALL       1
I__424/O                                           Odrv4                        372              3293   1438  FALL       1
I__429/I                                           LocalMux                       0              3293   1438  FALL       1
I__429/O                                           LocalMux                     309              3602   1438  FALL       1
I__432/I                                           InMux                          0              3602   1438  FALL       1
I__432/O                                           InMux                        217              3819   1438  FALL       1
I__437/I                                           CascadeMux                     0              3819   1438  FALL       1
I__437/O                                           CascadeMux                     0              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       8
I__425/I                                           Odrv4                          0              2921   1438  FALL       1
I__425/O                                           Odrv4                        372              3293   1438  FALL       1
I__430/I                                           LocalMux                       0              3293   1438  FALL       1
I__430/O                                           LocalMux                     309              3602   1438  FALL       1
I__434/I                                           InMux                          0              3602   1438  FALL       1
I__434/O                                           InMux                        217              3819   1438  FALL       1
I__439/I                                           CascadeMux                     0              3819   1438  FALL       1
I__439/O                                           CascadeMux                     0              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       8
I__424/I                                           Odrv4                          0              2921   1438  FALL       1
I__424/O                                           Odrv4                        372              3293   1438  FALL       1
I__429/I                                           LocalMux                       0              3293   1438  FALL       1
I__429/O                                           LocalMux                     309              3602   1438  FALL       1
I__433/I                                           InMux                          0              3602   1438  FALL       1
I__433/O                                           InMux                        217              3819   1438  FALL       1
I__438/I                                           CascadeMux                     0              3819   1438  FALL       1
I__438/O                                           CascadeMux                     0              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       8
I__425/I                                           Odrv4                          0              2921   1438  FALL       1
I__425/O                                           Odrv4                        372              3293   1438  FALL       1
I__430/I                                           LocalMux                       0              3293   1438  FALL       1
I__430/O                                           LocalMux                     309              3602   1438  FALL       1
I__435/I                                           InMux                          0              3602   1438  FALL       1
I__435/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       8
I__425/I                                           Odrv4                          0              2921   1438  FALL       1
I__425/O                                           Odrv4                        372              3293   1438  FALL       1
I__430/I                                           LocalMux                       0              3293   1438  FALL       1
I__430/O                                           LocalMux                     309              3602   1438  FALL       1
I__436/I                                           InMux                          0              3602   1438  FALL       1
I__436/O                                           InMux                        217              3819   1438  FALL       1
I__440/I                                           CascadeMux                     0              3819   1438  FALL       1
I__440/O                                           CascadeMux                     0              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__445/I                                           Odrv4                          0              2921   1438  FALL       1
I__445/O                                           Odrv4                        372              3293   1438  FALL       1
I__451/I                                           LocalMux                       0              3293   1438  FALL       1
I__451/O                                           LocalMux                     309              3602   1438  FALL       1
I__454/I                                           InMux                          0              3602   1438  FALL       1
I__454/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__446/I                                           Odrv4                          0              2921   1438  FALL       1
I__446/O                                           Odrv4                        372              3293   1438  FALL       1
I__452/I                                           LocalMux                       0              3293   1438  FALL       1
I__452/O                                           LocalMux                     309              3602   1438  FALL       1
I__456/I                                           InMux                          0              3602   1438  FALL       1
I__456/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__446/I                                           Odrv4                          0              2921   1438  FALL       1
I__446/O                                           Odrv4                        372              3293   1438  FALL       1
I__453/I                                           LocalMux                       0              3293   1438  FALL       1
I__453/O                                           LocalMux                     309              3602   1438  FALL       1
I__458/I                                           InMux                          0              3602   1438  FALL       1
I__458/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__445/I                                           Odrv4                          0              2921   1438  FALL       1
I__445/O                                           Odrv4                        372              3293   1438  FALL       1
I__451/I                                           LocalMux                       0              3293   1438  FALL       1
I__451/O                                           LocalMux                     309              3602   1438  FALL       1
I__455/I                                           InMux                          0              3602   1438  FALL       1
I__455/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__446/I                                           Odrv4                          0              2921   1438  FALL       1
I__446/O                                           Odrv4                        372              3293   1438  FALL       1
I__452/I                                           LocalMux                       0              3293   1438  FALL       1
I__452/O                                           LocalMux                     309              3602   1438  FALL       1
I__457/I                                           InMux                          0              3602   1438  FALL       1
I__457/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__460/I                                           Odrv4                          0              2921   1438  FALL       1
I__460/O                                           Odrv4                        372              3293   1438  FALL       1
I__466/I                                           LocalMux                       0              3293   1438  FALL       1
I__466/O                                           LocalMux                     309              3602   1438  FALL       1
I__472/I                                           InMux                          0              3602   1438  FALL       1
I__472/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__461/I                                           Odrv4                          0              2921   1438  FALL       1
I__461/O                                           Odrv4                        372              3293   1438  FALL       1
I__467/I                                           LocalMux                       0              3293   1438  FALL       1
I__467/O                                           LocalMux                     309              3602   1438  FALL       1
I__474/I                                           InMux                          0              3602   1438  FALL       1
I__474/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__461/I                                           Odrv4                          0              2921   1438  FALL       1
I__461/O                                           Odrv4                        372              3293   1438  FALL       1
I__468/I                                           LocalMux                       0              3293   1438  FALL       1
I__468/O                                           LocalMux                     309              3602   1438  FALL       1
I__476/I                                           InMux                          0              3602   1438  FALL       1
I__476/O                                           InMux                        217              3819   1438  FALL       1
I__478/I                                           CascadeMux                     0              3819   1438  FALL       1
I__478/O                                           CascadeMux                     0              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__460/I                                           Odrv4                          0              2921   1438  FALL       1
I__460/O                                           Odrv4                        372              3293   1438  FALL       1
I__466/I                                           LocalMux                       0              3293   1438  FALL       1
I__466/O                                           LocalMux                     309              3602   1438  FALL       1
I__473/I                                           InMux                          0              3602   1438  FALL       1
I__473/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                        LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__461/I                                           Odrv4                          0              2921   1438  FALL       1
I__461/O                                           Odrv4                        372              3293   1438  FALL       1
I__467/I                                           LocalMux                       0              3293   1438  FALL       1
I__467/O                                           LocalMux                     309              3602   1438  FALL       1
I__475/I                                           InMux                          0              3602   1438  FALL       1
I__475/O                                           InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_2_9_2/lcout
Path End         : Debounce_Inst.r_count_3_LC_1_10_2/in3
Capture Clock    : Debounce_Inst.r_count_3_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_2_9_2/lcout                LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__192/I                                              LocalMux                       0              2921   1417  FALL       1
I__192/O                                              LocalMux                     309              3230   1417  FALL       1
I__195/I                                              InMux                          0              3230   1417  FALL       1
I__195/O                                              InMux                        217              3447   1417  FALL       1
I__199/I                                              CascadeMux                     0              3447   1417  FALL       1
I__199/O                                              CascadeMux                     0              3447   1417  FALL       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
Debounce_Inst.un2_r_count_cry_1_c_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
Debounce_Inst.r_count_2_LC_1_10_1/carryin             LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
Debounce_Inst.r_count_2_LC_1_10_1/carryout            LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__111/I                                              InMux                          0              3686   1522  FALL       1
I__111/O                                              InMux                        217              3903   1522  FALL       1
Debounce_Inst.r_count_3_LC_1_10_2/in3                 LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_2_LC_4_12_2/lcout
Path End         : r_Count_2_3_LC_4_12_3/in3
Capture Clock    : r_Count_2_3_LC_4_12_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_2_LC_4_12_2/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__442/I                        LocalMux                       0              2921   1066  FALL       1
I__442/O                        LocalMux                     309              3230   1066  FALL       1
I__448/I                        InMux                          0              3230   1066  FALL       1
I__448/O                        InMux                        217              3447   1066  FALL       1
r_Count_2_2_LC_4_12_2/in1       LogicCell40_SEQ_MODE_1010      0              3447   1529  FALL       1
r_Count_2_2_LC_4_12_2/carryout  LogicCell40_SEQ_MODE_1010    245              3693   1529  FALL       1
I__380/I                        InMux                          0              3693   1529  FALL       1
I__380/O                        InMux                        217              3910   1529  FALL       1
r_Count_2_3_LC_4_12_3/in3       LogicCell40_SEQ_MODE_1010      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_1_LC_4_12_1/lcout
Path End         : r_Count_2_2_LC_4_12_2/in3
Capture Clock    : r_Count_2_2_LC_4_12_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_1_LC_4_12_1/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__407/I                        LocalMux                       0              2921   1066  FALL       1
I__407/O                        LocalMux                     309              3230   1066  FALL       1
I__412/I                        InMux                          0              3230   1066  FALL       1
I__412/O                        InMux                        217              3447   1066  FALL       1
r_Count_2_1_LC_4_12_1/in1       LogicCell40_SEQ_MODE_1010      0              3447   1529  FALL       1
r_Count_2_1_LC_4_12_1/carryout  LogicCell40_SEQ_MODE_1010    245              3693   1529  FALL       2
I__381/I                        InMux                          0              3693   1529  FALL       1
I__381/O                        InMux                        217              3910   1529  FALL       1
r_Count_2_2_LC_4_12_2/in3       LogicCell40_SEQ_MODE_1010      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_0_LC_4_12_0/lcout
Path End         : r_Count_2_1_LC_4_12_1/in3
Capture Clock    : r_Count_2_1_LC_4_12_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_0_LC_4_12_0/lcout     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       8
I__422/I                        LocalMux                       0              2921   1066  FALL       1
I__422/O                        LocalMux                     309              3230   1066  FALL       1
I__426/I                        InMux                          0              3230   1066  FALL       1
I__426/O                        InMux                        217              3447   1066  FALL       1
r_Count_2_0_LC_4_12_0/in1       LogicCell40_SEQ_MODE_1010      0              3447   1529  FALL       1
r_Count_2_0_LC_4_12_0/carryout  LogicCell40_SEQ_MODE_1010    245              3693   1529  FALL       2
I__382/I                        InMux                          0              3693   1529  FALL       1
I__382/O                        InMux                        217              3910   1529  FALL       1
r_Count_2_1_LC_4_12_1/in3       LogicCell40_SEQ_MODE_1010      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_15_LC_1_11_6/lcout
Path End         : Debounce_Inst.r_count_16_LC_1_11_7/in3
Capture Clock    : Debounce_Inst.r_count_16_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_1_11_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_15_LC_1_11_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__255/I                                     LocalMux                       0              2921   1066  FALL       1
I__255/O                                     LocalMux                     309              3230   1066  FALL       1
I__258/I                                     InMux                          0              3230   1066  FALL       1
I__258/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_15_LC_1_11_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_15_LC_1_11_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__220/I                                     InMux                          0              3693   1529  FALL       1
I__220/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_16_LC_1_11_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_1_11_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_14_LC_1_11_5/lcout
Path End         : Debounce_Inst.r_count_15_LC_1_11_6/in3
Capture Clock    : Debounce_Inst.r_count_15_LC_1_11_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_14_LC_1_11_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__249/I                                     LocalMux                       0              2921   1066  FALL       1
I__249/O                                     LocalMux                     309              3230   1066  FALL       1
I__252/I                                     InMux                          0              3230   1066  FALL       1
I__252/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_14_LC_1_11_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_14_LC_1_11_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__127/I                                     InMux                          0              3693   1529  FALL       1
I__127/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_15_LC_1_11_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_1_11_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_13_LC_1_11_4/lcout
Path End         : Debounce_Inst.r_count_14_LC_1_11_5/in3
Capture Clock    : Debounce_Inst.r_count_14_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_13_LC_1_11_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__202/I                                     LocalMux                       0              2921   1066  FALL       1
I__202/O                                     LocalMux                     309              3230   1066  FALL       1
I__205/I                                     InMux                          0              3230   1066  FALL       1
I__205/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_13_LC_1_11_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_13_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__128/I                                     InMux                          0              3693   1529  FALL       1
I__128/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_14_LC_1_11_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_1_11_3/lcout
Path End         : Debounce_Inst.r_count_13_LC_1_11_4/in3
Capture Clock    : Debounce_Inst.r_count_13_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_1_11_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__185/I                                     LocalMux                       0              2921   1066  FALL       1
I__185/O                                     LocalMux                     309              3230   1066  FALL       1
I__188/I                                     InMux                          0              3230   1066  FALL       1
I__188/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_12_LC_1_11_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_12_LC_1_11_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__129/I                                     InMux                          0              3693   1529  FALL       1
I__129/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_13_LC_1_11_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_11_LC_1_11_2/lcout
Path End         : Debounce_Inst.r_count_12_LC_1_11_3/in3
Capture Clock    : Debounce_Inst.r_count_12_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_11_LC_1_11_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__145/I                                     LocalMux                       0              2921   1066  FALL       1
I__145/O                                     LocalMux                     309              3230   1066  FALL       1
I__148/I                                     InMux                          0              3230   1066  FALL       1
I__148/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_11_LC_1_11_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_11_LC_1_11_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__130/I                                     InMux                          0              3693   1529  FALL       1
I__130/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_12_LC_1_11_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_10_LC_1_11_1/lcout
Path End         : Debounce_Inst.r_count_11_LC_1_11_2/in3
Capture Clock    : Debounce_Inst.r_count_11_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_10_LC_1_11_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__159/I                                     LocalMux                       0              2921   1066  FALL       1
I__159/O                                     LocalMux                     309              3230   1066  FALL       1
I__162/I                                     InMux                          0              3230   1066  FALL       1
I__162/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_10_LC_1_11_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_10_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__131/I                                     InMux                          0              3693   1529  FALL       1
I__131/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_11_LC_1_11_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_1_11_0/lcout
Path End         : Debounce_Inst.r_count_10_LC_1_11_1/in3
Capture Clock    : Debounce_Inst.r_count_10_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_1_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__153/I                                    LocalMux                       0              2921   1066  FALL       1
I__153/O                                    LocalMux                     309              3230   1066  FALL       1
I__156/I                                    InMux                          0              3230   1066  FALL       1
I__156/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_9_LC_1_11_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_9_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__132/I                                    InMux                          0              3693   1529  FALL       1
I__132/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_10_LC_1_11_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_7_LC_1_10_6/lcout
Path End         : Debounce_Inst.r_count_8_LC_1_10_7/in3
Capture Clock    : Debounce_Inst.r_count_8_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_7_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__178/I                                    LocalMux                       0              2921   1066  FALL       1
I__178/O                                    LocalMux                     309              3230   1066  FALL       1
I__181/I                                    InMux                          0              3230   1066  FALL       1
I__181/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_7_LC_1_10_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_7_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__134/I                                    InMux                          0              3693   1529  FALL       1
I__134/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_8_LC_1_10_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_6_LC_1_10_5/lcout
Path End         : Debounce_Inst.r_count_7_LC_1_10_6/in3
Capture Clock    : Debounce_Inst.r_count_7_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_6_LC_1_10_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__93/I                                     LocalMux                       0              2921   1066  FALL       1
I__93/O                                     LocalMux                     309              3230   1066  FALL       1
I__96/I                                     InMux                          0              3230   1066  FALL       1
I__96/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_6_LC_1_10_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_6_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__135/I                                    InMux                          0              3693   1529  FALL       1
I__135/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_7_LC_1_10_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_1_10_4/lcout
Path End         : Debounce_Inst.r_count_6_LC_1_10_5/in3
Capture Clock    : Debounce_Inst.r_count_6_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_1_10_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__101/I                                    LocalMux                       0              2921   1066  FALL       1
I__101/O                                    LocalMux                     309              3230   1066  FALL       1
I__104/I                                    InMux                          0              3230   1066  FALL       1
I__104/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_5_LC_1_10_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_5_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__91/I                                     InMux                          0              3693   1529  FALL       1
I__91/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_6_LC_1_10_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_4_LC_1_10_3/lcout
Path End         : Debounce_Inst.r_count_5_LC_1_10_4/in3
Capture Clock    : Debounce_Inst.r_count_5_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_4_LC_1_10_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__107/I                                    LocalMux                       0              2921   1066  FALL       1
I__107/O                                    LocalMux                     309              3230   1066  FALL       1
I__110/I                                    InMux                          0              3230   1066  FALL       1
I__110/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_4_LC_1_10_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_4_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__99/I                                     InMux                          0              3693   1529  FALL       1
I__99/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_5_LC_1_10_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_3_LC_1_10_2/lcout
Path End         : Debounce_Inst.r_count_4_LC_1_10_3/in3
Capture Clock    : Debounce_Inst.r_count_4_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_3_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__113/I                                    LocalMux                       0              2921   1066  FALL       1
I__113/O                                    LocalMux                     309              3230   1066  FALL       1
I__115/I                                    InMux                          0              3230   1066  FALL       1
I__115/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_3_LC_1_10_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_3_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__105/I                                    InMux                          0              3693   1529  FALL       1
I__105/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_4_LC_1_10_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__273/I                                         Odrv12                         0              2921   1606  FALL       1
I__273/O                                         Odrv12                       540              3461   1606  FALL       1
I__277/I                                         LocalMux                       0              3461   1606  FALL       1
I__277/O                                         LocalMux                     309              3770   1606  FALL       1
I__279/I                                         InMux                          0              3770   1606  FALL       1
I__279/O                                         InMux                        217              3987   1606  FALL       1
I__285/I                                         CascadeMux                     0              3987   1606  FALL       1
I__285/O                                         CascadeMux                     0              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/in2  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__273/I                                         Odrv12                         0              2921   1606  FALL       1
I__273/O                                         Odrv12                       540              3461   1606  FALL       1
I__277/I                                         LocalMux                       0              3461   1606  FALL       1
I__277/O                                         LocalMux                     309              3770   1606  FALL       1
I__280/I                                         InMux                          0              3770   1606  FALL       1
I__280/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__273/I                                         Odrv12                         0              2921   1606  FALL       1
I__273/O                                         Odrv12                       540              3461   1606  FALL       1
I__277/I                                         LocalMux                       0              3461   1606  FALL       1
I__277/O                                         LocalMux                     309              3770   1606  FALL       1
I__281/I                                         InMux                          0              3770   1606  FALL       1
I__281/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__273/I                                         Odrv12                         0              2921   1606  FALL       1
I__273/O                                         Odrv12                       540              3461   1606  FALL       1
I__277/I                                         LocalMux                       0              3461   1606  FALL       1
I__277/O                                         LocalMux                     309              3770   1606  FALL       1
I__282/I                                         InMux                          0              3770   1606  FALL       1
I__282/O                                         InMux                        217              3987   1606  FALL       1
I__286/I                                         CascadeMux                     0              3987   1606  FALL       1
I__286/O                                         CascadeMux                     0              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/in2  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__273/I                                         Odrv12                         0              2921   1606  FALL       1
I__273/O                                         Odrv12                       540              3461   1606  FALL       1
I__277/I                                         LocalMux                       0              3461   1606  FALL       1
I__277/O                                         LocalMux                     309              3770   1606  FALL       1
I__283/I                                         InMux                          0              3770   1606  FALL       1
I__283/O                                         InMux                        217              3987   1606  FALL       1
I__287/I                                         CascadeMux                     0              3987   1606  FALL       1
I__287/O                                         CascadeMux                     0              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/in2  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_2_12_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_2_12_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__273/I                                         Odrv12                         0              2921   1606  FALL       1
I__273/O                                         Odrv12                       540              3461   1606  FALL       1
I__277/I                                         LocalMux                       0              3461   1606  FALL       1
I__277/O                                         LocalMux                     309              3770   1606  FALL       1
I__284/I                                         InMux                          0              3770   1606  FALL       1
I__284/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_16_LC_1_11_7/lcout
Path End         : Debounce_Inst.r_count_17_LC_1_12_0/in3
Capture Clock    : Debounce_Inst.r_count_17_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_1_11_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_16_LC_1_11_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__242/I                                     LocalMux                       0              2921   1066  FALL       1
I__242/O                                     LocalMux                     309              3230   1066  FALL       1
I__245/I                                     InMux                          0              3230   1066  FALL       1
I__245/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_16_LC_1_11_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Debounce_Inst.r_count_16_LC_1_11_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_1_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_1_12_0_/carryinitout              ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__219/I                                     InMux                          0              3868   1704  FALL       1
I__219/O                                     InMux                        217              4086   1704  FALL       1
Debounce_Inst.r_count_17_LC_1_12_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_8_LC_1_10_7/lcout
Path End         : Debounce_Inst.r_count_9_LC_1_11_0/in3
Capture Clock    : Debounce_Inst.r_count_9_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_8_LC_1_10_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__140/I                                    LocalMux                       0              2921   1066  FALL       1
I__140/O                                    LocalMux                     309              3230   1066  FALL       1
I__143/I                                    InMux                          0              3230   1066  FALL       1
I__143/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_8_LC_1_10_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Debounce_Inst.r_count_8_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_1_11_0_/carryinitin              ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_1_11_0_/carryinitout             ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__133/I                                    InMux                          0              3868   1704  FALL       1
I__133/O                                    InMux                        217              4086   1704  FALL       1
Debounce_Inst.r_count_9_LC_1_11_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : r_Count_0_LC_2_12_6/in1
Capture Clock    : r_Count_0_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__223/I                               LocalMux                       0              2921   1066  FALL       1
I__223/O                               LocalMux                     309              3230   1066  FALL       1
I__227/I                               InMux                          0              3230   1880  FALL       1
I__227/O                               InMux                        217              3447   1880  FALL       1
r_Switch_1_RNILIIO_LC_2_11_5/in3       LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r_Switch_1_RNILIIO_LC_2_11_5/lcout     LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__357/I                               LocalMux                       0              3735   1880  FALL       1
I__357/O                               LocalMux                     309              4044   1880  FALL       1
I__359/I                               InMux                          0              4044   1880  FALL       1
I__359/O                               InMux                        217              4261   1880  FALL       1
r_Count_0_LC_2_12_6/in1                LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : r_Count_1_LC_2_12_5/in3
Capture Clock    : r_Count_1_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__223/I                               LocalMux                       0              2921   1066  FALL       1
I__223/O                               LocalMux                     309              3230   1066  FALL       1
I__227/I                               InMux                          0              3230   1880  FALL       1
I__227/O                               InMux                        217              3447   1880  FALL       1
r_Switch_1_RNILIIO_LC_2_11_5/in3       LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r_Switch_1_RNILIIO_LC_2_11_5/lcout     LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__358/I                               LocalMux                       0              3735   1880  FALL       1
I__358/O                               LocalMux                     309              4044   1880  FALL       1
I__361/I                               InMux                          0              4044   1880  FALL       1
I__361/O                               InMux                        217              4261   1880  FALL       1
r_Count_1_LC_2_12_5/in3                LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : r_Count_3_LC_2_12_0/in1
Capture Clock    : r_Count_3_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__223/I                               LocalMux                       0              2921   1066  FALL       1
I__223/O                               LocalMux                     309              3230   1066  FALL       1
I__227/I                               InMux                          0              3230   1880  FALL       1
I__227/O                               InMux                        217              3447   1880  FALL       1
r_Switch_1_RNILIIO_LC_2_11_5/in3       LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r_Switch_1_RNILIIO_LC_2_11_5/lcout     LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__357/I                               LocalMux                       0              3735   1880  FALL       1
I__357/O                               LocalMux                     309              4044   1880  FALL       1
I__360/I                               InMux                          0              4044   1880  FALL       1
I__360/O                               InMux                        217              4261   1880  FALL       1
r_Count_3_LC_2_12_0/in1                LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : r_Count_2_LC_2_12_4/in2
Capture Clock    : r_Count_2_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__223/I                               LocalMux                       0              2921   1066  FALL       1
I__223/O                               LocalMux                     309              3230   1066  FALL       1
I__227/I                               InMux                          0              3230   1880  FALL       1
I__227/O                               InMux                        217              3447   1880  FALL       1
r_Switch_1_RNILIIO_LC_2_11_5/in3       LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r_Switch_1_RNILIIO_LC_2_11_5/lcout     LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__358/I                               LocalMux                       0              3735   1880  FALL       1
I__358/O                               LocalMux                     309              4044   1880  FALL       1
I__362/I                               InMux                          0              4044   1880  FALL       1
I__362/O                               InMux                        217              4261   1880  FALL       1
I__363/I                               CascadeMux                     0              4261   1880  FALL       1
I__363/O                               CascadeMux                     0              4261   1880  FALL       1
r_Count_2_LC_2_12_4/in2                LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_2_12_4/lcout
Path End         : r_Count_3_LC_2_12_0/in3
Capture Clock    : r_Count_3_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_2_12_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__308/I                         LocalMux                       0              2921   1066  FALL       1
I__308/O                         LocalMux                     309              3230   1066  FALL       1
I__311/I                         InMux                          0              3230   1880  FALL       1
I__311/O                         InMux                        217              3447   1880  FALL       1
r_Count_RNO_0_3_LC_2_12_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r_Count_RNO_0_3_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__236/I                         LocalMux                       0              3735   1880  FALL       1
I__236/O                         LocalMux                     309              4044   1880  FALL       1
I__237/I                         InMux                          0              4044   1880  FALL       1
I__237/O                         InMux                        217              4261   1880  FALL       1
r_Count_3_LC_2_12_0/in3          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : r_Count_1_LC_2_12_5/in1
Capture Clock    : r_Count_1_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__321/I                           LocalMux                       0              2921   1066  FALL       1
I__321/O                           LocalMux                     309              3230   1066  FALL       1
I__323/I                           InMux                          0              3230   1880  FALL       1
I__323/O                           InMux                        217              3447   1880  FALL       1
r_Count_RNIEET6_3_LC_2_12_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r_Count_RNIEET6_3_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__364/I                           LocalMux                       0              3735   1880  FALL       1
I__364/O                           LocalMux                     309              4044   1880  FALL       1
I__365/I                           InMux                          0              4044   1880  FALL       1
I__365/O                           InMux                        217              4261   1880  FALL       1
r_Count_1_LC_2_12_5/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_2_12_5/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_2_12_6/lcout
Path End         : r_Count_3_LC_2_12_0/in2
Capture Clock    : r_Count_3_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_2_12_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__321/I                           LocalMux                       0              2921   1066  FALL       1
I__321/O                           LocalMux                     309              3230   1066  FALL       1
I__323/I                           InMux                          0              3230   1880  FALL       1
I__323/O                           InMux                        217              3447   1880  FALL       1
r_Count_RNIEET6_3_LC_2_12_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r_Count_RNIEET6_3_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__364/I                           LocalMux                       0              3735   1880  FALL       1
I__364/O                           LocalMux                     309              4044   1880  FALL       1
I__366/I                           InMux                          0              4044   1880  FALL       1
I__366/O                           InMux                        217              4261   1880  FALL       1
I__367/I                           CascadeMux                     0              4261   1880  FALL       1
I__367/O                           CascadeMux                     0              4261   1880  FALL       1
r_Count_3_LC_2_12_0/in2            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_2_12_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_8_LC_1_10_7/lcout
Path End         : Debounce_Inst.r_state_LC_2_10_3/in3
Capture Clock    : Debounce_Inst.r_state_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_8_LC_1_10_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__139/I                                    LocalMux                       0              2921   2209  FALL       1
I__139/O                                    LocalMux                     309              3230   2209  FALL       1
I__142/I                                    InMux                          0              3230   2209  FALL       1
I__142/O                                    InMux                        217              3447   2209  FALL       1
Debounce_Inst.r_state_RNO_5_LC_1_9_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
Debounce_Inst.r_state_RNO_5_LC_1_9_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__88/I                                     CascadeMux                     0              3714   2209  RISE       1
I__88/O                                     CascadeMux                     0              3714   2209  RISE       1
Debounce_Inst.r_state_RNO_1_LC_1_9_4/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
Debounce_Inst.r_state_RNO_1_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       1
I__164/I                                    LocalMux                       0              4065   2209  FALL       1
I__164/O                                    LocalMux                     309              4373   2209  FALL       1
I__165/I                                    InMux                          0              4373   2209  FALL       1
I__165/O                                    InMux                        217              4591   2209  FALL       1
Debounce_Inst.r_state_LC_2_10_3/in3         LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_2_11_6/lcout
Path End         : r_Count_2_0_LC_4_12_0/in2
Capture Clock    : r_Count_2_0_LC_4_12_0/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__396/I                                            ClkMux                         0              2073  RISE       1
I__396/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_2_11_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1971  FALL       2
I__232/I                            LocalMux                       0              2921   2350  FALL       1
I__232/O                            LocalMux                     309              3230   2350  FALL       1
I__234/I                            InMux                          0              3230   2350  FALL       1
I__234/O                            InMux                        217              3447   2350  FALL       1
r_Switch_1_RNI31GV_LC_2_12_3/in0    LogicCell40_SEQ_MODE_0000      0              3447   2350  FALL       1
r_Switch_1_RNI31GV_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2350  FALL       2
I__383/I                            Odrv4                          0              3833   2350  FALL       1
I__383/O                            Odrv4                        372              4205   2350  FALL       1
I__384/I                            LocalMux                       0              4205   2350  FALL       1
I__384/O                            LocalMux                     309              4513   2350  FALL       1
I__386/I                            InMux                          0              4513   2350  FALL       1
I__386/O                            InMux                        217              4731   2350  FALL       1
I__388/I                            CascadeMux                     0              4731   2350  FALL       1
I__388/O                            CascadeMux                     0              4731   2350  FALL       1
r_Count_2_0_LC_4_12_0/in2           LogicCell40_SEQ_MODE_1010      0              4731   2350  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_2_11_6/lcout
Path End         : r_Count_2_0_LC_4_12_0/in3
Capture Clock    : r_Count_2_0_LC_4_12_0/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__396/I                                            ClkMux                         0              2073  RISE       1
I__396/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_2_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_2_11_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1971  FALL       2
I__232/I                            LocalMux                       0              2921   2350  FALL       1
I__232/O                            LocalMux                     309              3230   2350  FALL       1
I__234/I                            InMux                          0              3230   2350  FALL       1
I__234/O                            InMux                        217              3447   2350  FALL       1
r_Switch_1_RNI31GV_LC_2_12_3/in0    LogicCell40_SEQ_MODE_0000      0              3447   2350  FALL       1
r_Switch_1_RNI31GV_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2350  FALL       2
I__383/I                            Odrv4                          0              3833   2350  FALL       1
I__383/O                            Odrv4                        372              4205   2350  FALL       1
I__385/I                            LocalMux                       0              4205   2350  FALL       1
I__385/O                            LocalMux                     309              4513   2350  FALL       1
I__387/I                            InMux                          0              4513   2350  FALL       1
I__387/O                            InMux                        217              4731   2350  FALL       1
r_Count_2_0_LC_4_12_0/in3           LogicCell40_SEQ_MODE_1010      0              4731   2350  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : r_Count_2_3_LC_4_12_3/sr
Capture Clock    : r_Count_2_3_LC_4_12_3/clk
Hold Constraint  : 0p
Path slack       : 3023p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__459/I                                                LocalMux                       0              2921   3023  FALL       1
I__459/O                                                LocalMux                     309              3230   3023  FALL       1
I__465/I                                                InMux                          0              3230   3023  FALL       1
I__465/O                                                InMux                        217              3447   3023  FALL       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/in1        LogicCell40_SEQ_MODE_0000      0              3447   3023  FALL       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/carryout   LogicCell40_SEQ_MODE_0000    245              3693   3023  FALL       1
I__492/I                                                InMux                          0              3693   3023  FALL       1
I__492/O                                                InMux                        217              3910   3023  FALL       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/in3    LogicCell40_SEQ_MODE_0000      0              3910   3023  FALL       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_0000    288              4198   3023  FALL       4
I__489/I                                                Odrv12                         0              4198   3023  FALL       1
I__489/O                                                Odrv12                       540              4738   3023  FALL       1
I__490/I                                                LocalMux                       0              4738   3023  FALL       1
I__490/O                                                LocalMux                     309              5046   3023  FALL       1
I__491/I                                                SRMux                          0              5046   3023  FALL       1
I__491/O                                                SRMux                        358              5404   3023  FALL       1
r_Count_2_3_LC_4_12_3/sr                                LogicCell40_SEQ_MODE_1010      0              5404   3023  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : r_Count_2_2_LC_4_12_2/sr
Capture Clock    : r_Count_2_2_LC_4_12_2/clk
Hold Constraint  : 0p
Path slack       : 3023p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__459/I                                                LocalMux                       0              2921   3023  FALL       1
I__459/O                                                LocalMux                     309              3230   3023  FALL       1
I__465/I                                                InMux                          0              3230   3023  FALL       1
I__465/O                                                InMux                        217              3447   3023  FALL       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/in1        LogicCell40_SEQ_MODE_0000      0              3447   3023  FALL       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/carryout   LogicCell40_SEQ_MODE_0000    245              3693   3023  FALL       1
I__492/I                                                InMux                          0              3693   3023  FALL       1
I__492/O                                                InMux                        217              3910   3023  FALL       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/in3    LogicCell40_SEQ_MODE_0000      0              3910   3023  FALL       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_0000    288              4198   3023  FALL       4
I__489/I                                                Odrv12                         0              4198   3023  FALL       1
I__489/O                                                Odrv12                       540              4738   3023  FALL       1
I__490/I                                                LocalMux                       0              4738   3023  FALL       1
I__490/O                                                LocalMux                     309              5046   3023  FALL       1
I__491/I                                                SRMux                          0              5046   3023  FALL       1
I__491/O                                                SRMux                        358              5404   3023  FALL       1
r_Count_2_2_LC_4_12_2/sr                                LogicCell40_SEQ_MODE_1010      0              5404   3023  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_2_LC_4_12_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : r_Count_2_1_LC_4_12_1/sr
Capture Clock    : r_Count_2_1_LC_4_12_1/clk
Hold Constraint  : 0p
Path slack       : 3023p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__459/I                                                LocalMux                       0              2921   3023  FALL       1
I__459/O                                                LocalMux                     309              3230   3023  FALL       1
I__465/I                                                InMux                          0              3230   3023  FALL       1
I__465/O                                                InMux                        217              3447   3023  FALL       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/in1        LogicCell40_SEQ_MODE_0000      0              3447   3023  FALL       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/carryout   LogicCell40_SEQ_MODE_0000    245              3693   3023  FALL       1
I__492/I                                                InMux                          0              3693   3023  FALL       1
I__492/O                                                InMux                        217              3910   3023  FALL       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/in3    LogicCell40_SEQ_MODE_0000      0              3910   3023  FALL       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_0000    288              4198   3023  FALL       4
I__489/I                                                Odrv12                         0              4198   3023  FALL       1
I__489/O                                                Odrv12                       540              4738   3023  FALL       1
I__490/I                                                LocalMux                       0              4738   3023  FALL       1
I__490/O                                                LocalMux                     309              5046   3023  FALL       1
I__491/I                                                SRMux                          0              5046   3023  FALL       1
I__491/O                                                SRMux                        358              5404   3023  FALL       1
r_Count_2_1_LC_4_12_1/sr                                LogicCell40_SEQ_MODE_1010      0              5404   3023  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_1_LC_4_12_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_3_LC_4_12_3/lcout
Path End         : r_Count_2_0_LC_4_12_0/sr
Capture Clock    : r_Count_2_0_LC_4_12_0/clk
Hold Constraint  : 0p
Path slack       : 3023p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_3_LC_4_12_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_3_LC_4_12_3/lcout                             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       9
I__459/I                                                LocalMux                       0              2921   3023  FALL       1
I__459/O                                                LocalMux                     309              3230   3023  FALL       1
I__465/I                                                InMux                          0              3230   3023  FALL       1
I__465/O                                                InMux                        217              3447   3023  FALL       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/in1        LogicCell40_SEQ_MODE_0000      0              3447   3023  FALL       1
p_Switch_Count_r_count_219_cry_3_c_LC_5_12_2/carryout   LogicCell40_SEQ_MODE_0000    245              3693   3023  FALL       1
I__492/I                                                InMux                          0              3693   3023  FALL       1
I__492/O                                                InMux                        217              3910   3023  FALL       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/in3    LogicCell40_SEQ_MODE_0000      0              3910   3023  FALL       1
p_Switch_Count_r_count_219_THRU_LUT4_0_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_0000    288              4198   3023  FALL       4
I__489/I                                                Odrv12                         0              4198   3023  FALL       1
I__489/O                                                Odrv12                       540              4738   3023  FALL       1
I__490/I                                                LocalMux                       0              4738   3023  FALL       1
I__490/O                                                LocalMux                     309              5046   3023  FALL       1
I__491/I                                                SRMux                          0              5046   3023  FALL       1
I__491/O                                                SRMux                        358              5404   3023  FALL       1
r_Count_2_0_LC_4_12_0/sr                                LogicCell40_SEQ_MODE_1010      0              5404   3023  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__398/I                                            ClkMux                         0              2073  RISE       1
I__398/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_0_LC_4_12_0/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_8_LC_1_10_7/sr
Capture Clock    : Debounce_Inst.r_count_8_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__209/I                                                   SRMux                          0              4990   3164  FALL       1
I__209/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_8_LC_1_10_7/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_1_10_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_7_LC_1_10_6/sr
Capture Clock    : Debounce_Inst.r_count_7_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__209/I                                                   SRMux                          0              4990   3164  FALL       1
I__209/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_7_LC_1_10_6/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_1_10_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_6_LC_1_10_5/sr
Capture Clock    : Debounce_Inst.r_count_6_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__209/I                                                   SRMux                          0              4990   3164  FALL       1
I__209/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_6_LC_1_10_5/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_1_10_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_5_LC_1_10_4/sr
Capture Clock    : Debounce_Inst.r_count_5_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__209/I                                                   SRMux                          0              4990   3164  FALL       1
I__209/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_5_LC_1_10_4/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_1_10_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_4_LC_1_10_3/sr
Capture Clock    : Debounce_Inst.r_count_4_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__209/I                                                   SRMux                          0              4990   3164  FALL       1
I__209/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_4_LC_1_10_3/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_1_10_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_3_LC_1_10_2/sr
Capture Clock    : Debounce_Inst.r_count_3_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__209/I                                                   SRMux                          0              4990   3164  FALL       1
I__209/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_3_LC_1_10_2/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_2_LC_1_10_1/sr
Capture Clock    : Debounce_Inst.r_count_2_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__209/I                                                   SRMux                          0              4990   3164  FALL       1
I__209/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_2_LC_1_10_1/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__391/I                                            ClkMux                         0              2073  RISE       1
I__391/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_1_10_1/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_0_LC_2_9_2/sr
Capture Clock    : Debounce_Inst.r_count_0_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__210/I                                                   SRMux                          0              4990   3164  FALL       1
I__210/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_0_LC_2_9_2/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_9_1/sr
Capture Clock    : Debounce_Inst.r_count_1_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__210/I                                                   SRMux                          0              4990   3164  FALL       1
I__210/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_1_LC_2_9_1/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__392/I                                            ClkMux                         0              2073  RISE       1
I__392/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_16_LC_1_11_7/sr
Capture Clock    : Debounce_Inst.r_count_16_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__211/I                                                   SRMux                          0              4990   3164  FALL       1
I__211/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_16_LC_1_11_7/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_1_11_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_15_LC_1_11_6/sr
Capture Clock    : Debounce_Inst.r_count_15_LC_1_11_6/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__211/I                                                   SRMux                          0              4990   3164  FALL       1
I__211/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_15_LC_1_11_6/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_1_11_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_14_LC_1_11_5/sr
Capture Clock    : Debounce_Inst.r_count_14_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__211/I                                                   SRMux                          0              4990   3164  FALL       1
I__211/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_14_LC_1_11_5/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_1_11_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_13_LC_1_11_4/sr
Capture Clock    : Debounce_Inst.r_count_13_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__211/I                                                   SRMux                          0              4990   3164  FALL       1
I__211/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_13_LC_1_11_4/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_1_11_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_12_LC_1_11_3/sr
Capture Clock    : Debounce_Inst.r_count_12_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__211/I                                                   SRMux                          0              4990   3164  FALL       1
I__211/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_12_LC_1_11_3/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_1_11_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_11_LC_1_11_2/sr
Capture Clock    : Debounce_Inst.r_count_11_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__211/I                                                   SRMux                          0              4990   3164  FALL       1
I__211/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_11_LC_1_11_2/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_1_11_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_10_LC_1_11_1/sr
Capture Clock    : Debounce_Inst.r_count_10_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__211/I                                                   SRMux                          0              4990   3164  FALL       1
I__211/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_10_LC_1_11_1/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_1_11_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_9_LC_1_11_0/sr
Capture Clock    : Debounce_Inst.r_count_9_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__211/I                                                   SRMux                          0              4990   3164  FALL       1
I__211/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_9_LC_1_11_0/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__393/I                                            ClkMux                         0              2073  RISE       1
I__393/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_1_11_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_17_LC_1_12_0/sr
Capture Clock    : Debounce_Inst.r_count_17_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_2_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__222/I                                                   LocalMux                       0              2921   3164  FALL       1
I__222/O                                                   LocalMux                     309              3230   3164  FALL       1
I__226/I                                                   InMux                          0              3230   3164  FALL       1
I__226/O                                                   InMux                        217              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__123/I                                                   LocalMux                       0              3826   3164  FALL       1
I__123/O                                                   LocalMux                     309              4135   3164  FALL       1
I__124/I                                                   IoInMux                        0              4135   3164  FALL       1
I__124/O                                                   IoInMux                      217              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__207/I                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__207/O                                                   gio2CtrlBuf                    0              4913   3164  FALL       1
I__208/I                                                   GlobalMux                      0              4913   3164  FALL       1
I__208/O                                                   GlobalMux                     77              4990   3164  FALL       1
I__212/I                                                   SRMux                          0              4990   3164  FALL       1
I__212/O                                                   SRMux                        358              5348   3164  FALL       1
Debounce_Inst.r_count_17_LC_1_12_0/sr                      LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__395/I                                            ClkMux                         0              2073  RISE       1
I__395/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_1_12_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : Debounce_Inst.r_state_LC_2_10_3/in0
Capture Clock    : Debounce_Inst.r_state_LC_2_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           Project_7_Segment_Top          0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__167/I                             Odrv12                         0               973   +INF  FALL       1
I__167/O                             Odrv12                       540              1513   +INF  FALL       1
I__168/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__168/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__169/I                             Sp12to4                        0              2053   +INF  FALL       1
I__169/O                             Sp12to4                      449              2502   +INF  FALL       1
I__170/I                             Span4Mux_h                     0              2502   +INF  FALL       1
I__170/O                             Span4Mux_h                   316              2817   +INF  FALL       1
I__172/I                             LocalMux                       0              2817   +INF  FALL       1
I__172/O                             LocalMux                     309              3126   +INF  FALL       1
I__174/I                             InMux                          0              3126   +INF  FALL       1
I__174/O                             InMux                        217              3343   +INF  FALL       1
Debounce_Inst.r_state_LC_2_10_3/in0  LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__394/I                                            ClkMux                         0              2073  RISE       1
I__394/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_2_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/lcout
Path End         : o_Segment1_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_2_i_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__403/I                                             Odrv4                          0              2921   +INF  RISE       1
I__403/O                                             Odrv4                        351              3272   +INF  RISE       1
I__404/I                                             LocalMux                       0              3272   +INF  RISE       1
I__404/O                                             LocalMux                     330              3602   +INF  RISE       1
I__405/I                                             IoInMux                        0              3602   +INF  RISE       1
I__405/O                                             IoInMux                      259              3861   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN                          IO_PAD                         0              6098   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2088              8186   +INF  FALL       1
o_Segment1_E                                         Project_7_Segment_Top          0              8186   +INF  FALL       1


++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/lcout
Path End         : o_Segment1_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_2_i_4_LC_5_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__479/I                                             Odrv12                         0              2921   +INF  RISE       1
I__479/O                                             Odrv12                       491              3412   +INF  RISE       1
I__480/I                                             LocalMux                       0              3412   +INF  RISE       1
I__480/O                                             LocalMux                     330              3742   +INF  RISE       1
I__481/I                                             IoInMux                        0              3742   +INF  RISE       1
I__481/O                                             IoInMux                      259              4001   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN                          IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_C                                         Project_7_Segment_Top          0              8327   +INF  FALL       1


++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/lcout
Path End         : o_Segment1_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__402/I                                            ClkMux                         0              2073  RISE       1
I__402/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_2_i_3_LC_5_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__482/I                                             Odrv4                          0              2921   +INF  RISE       1
I__482/O                                             Odrv4                        351              3272   +INF  RISE       1
I__483/I                                             Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__483/O                                             Span4Mux_s0_v                203              3475   +INF  RISE       1
I__484/I                                             LocalMux                       0              3475   +INF  RISE       1
I__484/O                                             LocalMux                     330              3805   +INF  RISE       1
I__485/I                                             IoInMux                        0              3805   +INF  RISE       1
I__485/O                                             IoInMux                      259              4065   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN                          IO_PAD                         0              6302   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2088              8390   +INF  FALL       1
o_Segment1_D                                         Project_7_Segment_Top          0              8390   +INF  FALL       1


++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/lcout
Path End         : o_Segment1_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_2_i_0_LC_4_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__368/I                                             Odrv12                         0              2921   +INF  RISE       1
I__368/O                                             Odrv12                       491              3412   +INF  RISE       1
I__369/I                                             LocalMux                       0              3412   +INF  RISE       1
I__369/O                                             LocalMux                     330              3742   +INF  RISE       1
I__370/I                                             IoInMux                        0              3742   +INF  RISE       1
I__370/O                                             IoInMux                      259              4001   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN                          IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_G                                         Project_7_Segment_Top          0              8327   +INF  FALL       1


++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/lcout
Path End         : o_Segment1_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__401/I                                            ClkMux                         0              2073  RISE       1
I__401/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_2_i_1_LC_4_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__371/I                                             Odrv12                         0              2921   +INF  RISE       1
I__371/O                                             Odrv12                       491              3412   +INF  RISE       1
I__372/I                                             LocalMux                       0              3412   +INF  RISE       1
I__372/O                                             LocalMux                     330              3742   +INF  RISE       1
I__373/I                                             IoInMux                        0              3742   +INF  RISE       1
I__373/O                                             IoInMux                      259              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN                          IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_F                                         Project_7_Segment_Top          0              8327   +INF  FALL       1


++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/lcout
Path End         : o_Segment1_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_2_i_6_LC_4_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__374/I                                             Odrv12                         0              2921   +INF  RISE       1
I__374/O                                             Odrv12                       491              3412   +INF  RISE       1
I__375/I                                             LocalMux                       0              3412   +INF  RISE       1
I__375/O                                             LocalMux                     330              3742   +INF  RISE       1
I__376/I                                             IoInMux                        0              3742   +INF  RISE       1
I__376/O                                             IoInMux                      259              4001   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN                          IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_A                                         Project_7_Segment_Top          0              8327   +INF  FALL       1


++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/lcout
Path End         : o_Segment1_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__400/I                                            ClkMux                         0              2073  RISE       1
I__400/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/clk   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_2_i_5_LC_4_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__377/I                                             Odrv12                         0              2921   +INF  RISE       1
I__377/O                                             Odrv12                       491              3412   +INF  RISE       1
I__378/I                                             LocalMux                       0              3412   +INF  RISE       1
I__378/O                                             LocalMux                     330              3742   +INF  RISE       1
I__379/I                                             IoInMux                        0              3742   +INF  RISE       1
I__379/O                                             IoInMux                      259              4001   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN                          IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out               IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_B                                         Project_7_Segment_Top          0              8327   +INF  FALL       1


++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/lcout
Path End         : o_Segment2_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_2_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__268/I                                           Odrv4                          0              2921   +INF  RISE       1
I__268/O                                           Odrv4                        351              3272   +INF  RISE       1
I__269/I                                           Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__269/O                                           Span4Mux_s1_v                203              3475   +INF  RISE       1
I__270/I                                           LocalMux                       0              3475   +INF  RISE       1
I__270/O                                           LocalMux                     330              3805   +INF  RISE       1
I__271/I                                           IoInMux                        0              3805   +INF  RISE       1
I__271/O                                           IoInMux                      259              4065   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN                        IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_D                                       Project_7_Segment_Top          0              8390   +INF  FALL       1


++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/lcout
Path End         : o_Segment2_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__336/I                                           Odrv4                          0              2921   +INF  RISE       1
I__336/O                                           Odrv4                        351              3272   +INF  RISE       1
I__337/I                                           LocalMux                       0              3272   +INF  RISE       1
I__337/O                                           LocalMux                     330              3602   +INF  RISE       1
I__338/I                                           IoInMux                        0              3602   +INF  RISE       1
I__338/O                                           IoInMux                      259              3861   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN                        IO_PAD                         0              6098   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8186   +INF  FALL       1
o_Segment2_B                                       Project_7_Segment_Top          0              8186   +INF  FALL       1


++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/lcout
Path End         : o_Segment2_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__339/I                                           Odrv4                          0              2921   +INF  RISE       1
I__339/O                                           Odrv4                        351              3272   +INF  RISE       1
I__340/I                                           Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__340/O                                           Span4Mux_s1_v                203              3475   +INF  RISE       1
I__341/I                                           LocalMux                       0              3475   +INF  RISE       1
I__341/O                                           LocalMux                     330              3805   +INF  RISE       1
I__342/I                                           IoInMux                        0              3805   +INF  RISE       1
I__342/O                                           IoInMux                      259              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN                        IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_G                                       Project_7_Segment_Top          0              8390   +INF  FALL       1


++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/lcout
Path End         : o_Segment2_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__343/I                                           Odrv4                          0              2921   +INF  RISE       1
I__343/O                                           Odrv4                        351              3272   +INF  RISE       1
I__344/I                                           Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__344/O                                           Span4Mux_s1_v                203              3475   +INF  RISE       1
I__345/I                                           LocalMux                       0              3475   +INF  RISE       1
I__345/O                                           LocalMux                     330              3805   +INF  RISE       1
I__346/I                                           IoInMux                        0              3805   +INF  RISE       1
I__346/O                                           IoInMux                      259              4065   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN                        IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_E                                       Project_7_Segment_Top          0              8390   +INF  FALL       1


++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/lcout
Path End         : o_Segment2_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_2_15_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__347/I                                           Odrv4                          0              2921   +INF  RISE       1
I__347/O                                           Odrv4                        351              3272   +INF  RISE       1
I__348/I                                           LocalMux                       0              3272   +INF  RISE       1
I__348/O                                           LocalMux                     330              3602   +INF  RISE       1
I__349/I                                           IoInMux                        0              3602   +INF  RISE       1
I__349/O                                           IoInMux                      259              3861   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN                        IO_PAD                         0              6098   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8186   +INF  FALL       1
o_Segment2_C                                       Project_7_Segment_Top          0              8186   +INF  FALL       1


++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/lcout
Path End         : o_Segment2_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__399/I                                            ClkMux                         0              2073  RISE       1
I__399/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__350/I                                           Odrv4                          0              2921   +INF  RISE       1
I__350/O                                           Odrv4                        351              3272   +INF  RISE       1
I__351/I                                           Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__351/O                                           Span4Mux_s1_v                203              3475   +INF  RISE       1
I__352/I                                           LocalMux                       0              3475   +INF  RISE       1
I__352/O                                           LocalMux                     330              3805   +INF  RISE       1
I__353/I                                           IoInMux                        0              3805   +INF  RISE       1
I__353/O                                           IoInMux                      259              4065   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN                        IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_A                                       Project_7_Segment_Top          0              8390   +INF  FALL       1


++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/lcout
Path End         : o_Segment2_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__389/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__389/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__390/I                                            GlobalMux                      0              1918  RISE       1
I__390/O                                            GlobalMux                    154              2073  RISE       1
I__397/I                                            ClkMux                         0              2073  RISE       1
I__397/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__354/I                                           Odrv12                         0              2921   +INF  RISE       1
I__354/O                                           Odrv12                       491              3412   +INF  RISE       1
I__355/I                                           LocalMux                       0              3412   +INF  RISE       1
I__355/O                                           LocalMux                     330              3742   +INF  RISE       1
I__356/I                                           IoInMux                        0              3742   +INF  RISE       1
I__356/O                                           IoInMux                      259              4001   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN                        IO_PAD                         0              6239   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8327   +INF  FALL       1
o_Segment2_F                                       Project_7_Segment_Top          0              8327   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

