# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 95
attribute \dynports 1
attribute \src "dut.sv:1.2-51.10"
attribute \cells_not_processed 1
module \fsm
  parameter \SIZE 3
  parameter \IDLE 3'001
  parameter \GNT0 3'010
  parameter \GNT1 3'100
  parameter \GNT2 3'101
  attribute \src "dut.sv:25.15-33.26"
  wire $auto$process.cpp:40:create_eq_cell$11
  attribute \src "dut.sv:34.15-39.26"
  wire $auto$process.cpp:40:create_eq_cell$41
  attribute \src "dut.sv:40.15-43.26"
  wire $auto$process.cpp:40:create_eq_cell$61
  attribute \src "dut.sv:44.15-47.26"
  wire $auto$process.cpp:40:create_eq_cell$75
  attribute \src "dut.sv:26.27-26.45"
  wire width 3 $auto$process.cpp:4310:import_assignment_sync$19
  attribute \src "dut.sv:27.27-27.37"
  wire $auto$process.cpp:4310:import_assignment_sync$21
  attribute \src "dut.sv:19.13-19.31"
  wire width 3 $auto$process.cpp:4310:import_assignment_sync$3
  attribute \src "dut.sv:29.27-29.37"
  wire $auto$process.cpp:4310:import_assignment_sync$31
  attribute \src "dut.sv:30.27-30.45"
  wire width 3 $auto$process.cpp:4310:import_assignment_sync$33
  attribute \src "dut.sv:32.27-32.45"
  wire width 3 $auto$process.cpp:4310:import_assignment_sync$39
  attribute \src "dut.sv:20.13-20.23"
  wire $auto$process.cpp:4310:import_assignment_sync$5
  attribute \src "dut.sv:35.27-35.45"
  wire width 3 $auto$process.cpp:4310:import_assignment_sync$51
  attribute \src "dut.sv:37.27-37.37"
  wire $auto$process.cpp:4310:import_assignment_sync$57
  attribute \src "dut.sv:38.27-38.45"
  wire width 3 $auto$process.cpp:4310:import_assignment_sync$59
  attribute \src "dut.sv:21.13-21.23"
  wire $auto$process.cpp:4310:import_assignment_sync$7
  attribute \src "dut.sv:41.27-41.45"
  wire width 3 $auto$process.cpp:4310:import_assignment_sync$71
  attribute \src "dut.sv:42.27-42.41"
  wire $auto$process.cpp:4310:import_assignment_sync$73
  attribute \src "dut.sv:45.27-45.45"
  wire width 3 $auto$process.cpp:4310:import_assignment_sync$85
  attribute \src "dut.sv:46.27-46.41"
  wire $auto$process.cpp:4310:import_assignment_sync$87
  attribute \src "dut.sv:48.25-48.43"
  wire width 3 $auto$process.cpp:4310:import_assignment_sync$93
  attribute \src "dut.sv:48.15-48.44"
  wire $auto$process.cpp:4968:import_case_stmt_sync$89
  attribute \src "dut.sv:25.15-33.26"
  wire $auto$process.cpp:50:create_and_cell$13
  attribute \src "dut.sv:25.23-33.26"
  wire $auto$process.cpp:50:create_and_cell$25
  attribute \src "dut.sv:28.32-33.26"
  wire $auto$process.cpp:50:create_and_cell$37
  attribute \src "dut.sv:34.15-39.26"
  wire $auto$process.cpp:50:create_and_cell$45
  attribute \src "dut.sv:34.23-39.26"
  wire $auto$process.cpp:50:create_and_cell$55
  attribute \src "dut.sv:40.15-43.26"
  wire $auto$process.cpp:50:create_and_cell$65
  attribute \src "dut.sv:44.15-47.26"
  wire $auto$process.cpp:50:create_and_cell$79
  attribute \src "dut.sv:48.15-48.44"
  wire $auto$process.cpp:50:create_and_cell$91
  attribute \src "dut.sv:34.15-39.26"
  wire $auto$process.cpp:60:create_or_cell$43
  attribute \src "dut.sv:40.15-43.26"
  wire $auto$process.cpp:60:create_or_cell$63
  attribute \src "dut.sv:44.15-47.26"
  wire $auto$process.cpp:60:create_or_cell$77
  attribute \src "dut.sv:25.23-33.26"
  wire $auto$process.cpp:70:create_not_cell$23
  attribute \src "dut.sv:28.32-33.26"
  wire $auto$process.cpp:70:create_not_cell$35
  attribute \src "dut.sv:34.23-39.26"
  wire $auto$process.cpp:70:create_not_cell$53
  attribute \src "dut.sv:18.11-49.20"
  wire $auto$process.cpp:70:create_not_cell$9
  wire $auto$rtlil.cc:3006:And$18
  wire $auto$rtlil.cc:3006:And$30
  wire $auto$rtlil.cc:3006:And$50
  wire $auto$rtlil.cc:3006:And$70
  wire $auto$rtlil.cc:3006:And$84
  attribute \src "dut.sv:18.15-18.28"
  wire $eq$dut.sv:18$1_Y
  attribute \src "dut.sv:25.27-25.40"
  wire $eq$dut.sv:25$15_Y
  attribute \src "dut.sv:28.36-28.49"
  wire $eq$dut.sv:28$27_Y
  attribute \src "dut.sv:34.27-34.40"
  wire $eq$dut.sv:34$47_Y
  attribute \src "dut.sv:40.27-40.40"
  wire $eq$dut.sv:40$67_Y
  attribute \src "dut.sv:44.27-44.40"
  wire $eq$dut.sv:44$81_Y
  attribute \src "dut.sv:1.15-1.20"
  wire input 1 \clock
  attribute \src "dut.sv:1.43-1.48"
  wire output 5 \gnt_0
  attribute \src "dut.sv:1.50-1.55"
  wire output 6 \gnt_1
  attribute \reg 1
  attribute \src "dut.sv:14.20-14.30"
  wire width 3 \next_state
  attribute \src "dut.sv:1.29-1.34"
  wire input 3 \req_0
  attribute \src "dut.sv:1.36-1.41"
  wire input 4 \req_1
  attribute \src "dut.sv:1.22-1.27"
  wire input 2 \reset
  attribute \reg 1
  attribute \src "dut.sv:13.20-13.25"
  wire width 3 \state
  cell $and $auto$process.cpp:3132:import_statement_sync$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:50:create_and_cell$13
    connect \B $eq$dut.sv:25$15_Y
    connect \Y $auto$rtlil.cc:3006:And$18
  end
  cell $and $auto$process.cpp:3132:import_statement_sync$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:50:create_and_cell$25
    connect \B $eq$dut.sv:28$27_Y
    connect \Y $auto$rtlil.cc:3006:And$30
  end
  cell $and $auto$process.cpp:3132:import_statement_sync$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:50:create_and_cell$45
    connect \B $eq$dut.sv:34$47_Y
    connect \Y $auto$rtlil.cc:3006:And$50
  end
  attribute \src "dut.sv:26.27-26.45"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$20
    parameter \WIDTH 3
    connect \A $auto$process.cpp:4310:import_assignment_sync$3
    connect \B 3'010
    connect \S $auto$rtlil.cc:3006:And$18
    connect \Y $auto$process.cpp:4310:import_assignment_sync$19
  end
  attribute \src "dut.sv:27.27-27.37"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$22
    parameter \WIDTH 1
    connect \A $auto$process.cpp:4310:import_assignment_sync$5
    connect \B 1'1
    connect \S $auto$rtlil.cc:3006:And$18
    connect \Y $auto$process.cpp:4310:import_assignment_sync$21
  end
  attribute \src "dut.sv:29.27-29.37"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$32
    parameter \WIDTH 1
    connect \A $auto$process.cpp:4310:import_assignment_sync$7
    connect \B 1'1
    connect \S $auto$rtlil.cc:3006:And$30
    connect \Y $auto$process.cpp:4310:import_assignment_sync$31
  end
  attribute \src "dut.sv:30.27-30.45"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$34
    parameter \WIDTH 3
    connect \A $auto$process.cpp:4310:import_assignment_sync$19
    connect \B 3'010
    connect \S $auto$rtlil.cc:3006:And$30
    connect \Y $auto$process.cpp:4310:import_assignment_sync$33
  end
  attribute \src "dut.sv:19.13-19.31"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$4
    parameter \WIDTH 3
    connect \A \state
    connect \B 3'001
    connect \S $eq$dut.sv:18$1_Y
    connect \Y $auto$process.cpp:4310:import_assignment_sync$3
  end
  attribute \src "dut.sv:32.27-32.45"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$40
    parameter \WIDTH 3
    connect \A $auto$process.cpp:4310:import_assignment_sync$33
    connect \B 3'001
    connect \S $auto$process.cpp:50:create_and_cell$37
    connect \Y $auto$process.cpp:4310:import_assignment_sync$39
  end
  attribute \src "dut.sv:35.27-35.45"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$52
    parameter \WIDTH 3
    connect \A $auto$process.cpp:4310:import_assignment_sync$39
    connect \B 3'010
    connect \S $auto$rtlil.cc:3006:And$50
    connect \Y $auto$process.cpp:4310:import_assignment_sync$51
  end
  attribute \src "dut.sv:37.27-37.37"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$58
    parameter \WIDTH 1
    connect \A $auto$process.cpp:4310:import_assignment_sync$21
    connect \B 1'0
    connect \S $auto$process.cpp:50:create_and_cell$55
    connect \Y $auto$process.cpp:4310:import_assignment_sync$57
  end
  attribute \src "dut.sv:20.13-20.23"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$6
    parameter \WIDTH 1
    connect \A \gnt_0
    connect \B 1'0
    connect \S $eq$dut.sv:18$1_Y
    connect \Y $auto$process.cpp:4310:import_assignment_sync$5
  end
  attribute \src "dut.sv:38.27-38.45"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$60
    parameter \WIDTH 3
    connect \A $auto$process.cpp:4310:import_assignment_sync$51
    connect \B 3'001
    connect \S $auto$process.cpp:50:create_and_cell$55
    connect \Y $auto$process.cpp:4310:import_assignment_sync$59
  end
  attribute \src "dut.sv:41.27-41.45"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$72
    parameter \WIDTH 3
    connect \A $auto$process.cpp:4310:import_assignment_sync$59
    connect \B 3'101
    connect \S $auto$rtlil.cc:3006:And$70
    connect \Y $auto$process.cpp:4310:import_assignment_sync$71
  end
  attribute \src "dut.sv:42.27-42.41"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$74
    parameter \WIDTH 1
    connect \A $auto$process.cpp:4310:import_assignment_sync$31
    connect \B \req_0
    connect \S $auto$rtlil.cc:3006:And$70
    connect \Y $auto$process.cpp:4310:import_assignment_sync$73
  end
  attribute \src "dut.sv:21.13-21.23"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$8
    parameter \WIDTH 1
    connect \A \gnt_1
    connect \B 1'0
    connect \S $eq$dut.sv:18$1_Y
    connect \Y $auto$process.cpp:4310:import_assignment_sync$7
  end
  attribute \src "dut.sv:45.27-45.45"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$86
    parameter \WIDTH 3
    connect \A $auto$process.cpp:4310:import_assignment_sync$71
    connect \B 3'100
    connect \S $auto$rtlil.cc:3006:And$84
    connect \Y $auto$process.cpp:4310:import_assignment_sync$85
  end
  attribute \src "dut.sv:46.27-46.41"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$88
    parameter \WIDTH 1
    connect \A $auto$process.cpp:4310:import_assignment_sync$73
    connect \B \req_1
    connect \S $auto$rtlil.cc:3006:And$84
    connect \Y $auto$process.cpp:4310:import_assignment_sync$87
  end
  attribute \src "dut.sv:48.25-48.43"
  cell $mux $auto$process.cpp:4312:import_assignment_sync$94
    parameter \WIDTH 3
    connect \A $auto$process.cpp:4310:import_assignment_sync$85
    connect \B 3'001
    connect \S $auto$process.cpp:50:create_and_cell$91
    connect \Y $auto$process.cpp:4310:import_assignment_sync$93
  end
  attribute \src "dut.sv:25.15-33.26"
  cell $eq $auto$process.cpp:43:create_eq_cell$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'001
    connect \Y $auto$process.cpp:40:create_eq_cell$11
  end
  attribute \src "dut.sv:34.15-39.26"
  cell $eq $auto$process.cpp:43:create_eq_cell$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'010
    connect \Y $auto$process.cpp:40:create_eq_cell$41
  end
  attribute \src "dut.sv:40.15-43.26"
  cell $eq $auto$process.cpp:43:create_eq_cell$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'100
    connect \Y $auto$process.cpp:40:create_eq_cell$61
  end
  attribute \src "dut.sv:44.15-47.26"
  cell $eq $auto$process.cpp:43:create_eq_cell$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'101
    connect \Y $auto$process.cpp:40:create_eq_cell$75
  end
  cell $and $auto$process.cpp:4680:import_if_stmt_sync$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:50:create_and_cell$65
    connect \B $eq$dut.sv:40$67_Y
    connect \Y $auto$rtlil.cc:3006:And$70
  end
  cell $and $auto$process.cpp:4680:import_if_stmt_sync$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:50:create_and_cell$79
    connect \B $eq$dut.sv:44$81_Y
    connect \Y $auto$rtlil.cc:3006:And$84
  end
  attribute \src "dut.sv:48.15-48.44"
  cell $_NOT_ $auto$process.cpp:4970:import_case_stmt_sync$90
    connect \A $auto$process.cpp:60:create_or_cell$77
    connect \Y $auto$process.cpp:4968:import_case_stmt_sync$89
  end
  attribute \src "dut.sv:25.15-33.26"
  cell $and $auto$process.cpp:53:create_and_cell$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:70:create_not_cell$9
    connect \B $auto$process.cpp:40:create_eq_cell$11
    connect \Y $auto$process.cpp:50:create_and_cell$13
  end
  attribute \src "dut.sv:25.23-33.26"
  cell $and $auto$process.cpp:53:create_and_cell$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:50:create_and_cell$13
    connect \B $auto$process.cpp:70:create_not_cell$23
    connect \Y $auto$process.cpp:50:create_and_cell$25
  end
  attribute \src "dut.sv:28.32-33.26"
  cell $and $auto$process.cpp:53:create_and_cell$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:50:create_and_cell$25
    connect \B $auto$process.cpp:70:create_not_cell$35
    connect \Y $auto$process.cpp:50:create_and_cell$37
  end
  attribute \src "dut.sv:34.15-39.26"
  cell $and $auto$process.cpp:53:create_and_cell$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:70:create_not_cell$9
    connect \B $auto$process.cpp:40:create_eq_cell$41
    connect \Y $auto$process.cpp:50:create_and_cell$45
  end
  attribute \src "dut.sv:34.23-39.26"
  cell $and $auto$process.cpp:53:create_and_cell$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:50:create_and_cell$45
    connect \B $auto$process.cpp:70:create_not_cell$53
    connect \Y $auto$process.cpp:50:create_and_cell$55
  end
  attribute \src "dut.sv:40.15-43.26"
  cell $and $auto$process.cpp:53:create_and_cell$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:70:create_not_cell$9
    connect \B $auto$process.cpp:40:create_eq_cell$61
    connect \Y $auto$process.cpp:50:create_and_cell$65
  end
  attribute \src "dut.sv:44.15-47.26"
  cell $and $auto$process.cpp:53:create_and_cell$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:70:create_not_cell$9
    connect \B $auto$process.cpp:40:create_eq_cell$75
    connect \Y $auto$process.cpp:50:create_and_cell$79
  end
  attribute \src "dut.sv:48.15-48.44"
  cell $and $auto$process.cpp:53:create_and_cell$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:70:create_not_cell$9
    connect \B $auto$process.cpp:4968:import_case_stmt_sync$89
    connect \Y $auto$process.cpp:50:create_and_cell$91
  end
  attribute \src "dut.sv:34.15-39.26"
  cell $or $auto$process.cpp:63:create_or_cell$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:40:create_eq_cell$11
    connect \B $auto$process.cpp:40:create_eq_cell$41
    connect \Y $auto$process.cpp:60:create_or_cell$43
  end
  attribute \src "dut.sv:40.15-43.26"
  cell $or $auto$process.cpp:63:create_or_cell$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:60:create_or_cell$43
    connect \B $auto$process.cpp:40:create_eq_cell$61
    connect \Y $auto$process.cpp:60:create_or_cell$63
  end
  attribute \src "dut.sv:44.15-47.26"
  cell $or $auto$process.cpp:63:create_or_cell$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:60:create_or_cell$63
    connect \B $auto$process.cpp:40:create_eq_cell$75
    connect \Y $auto$process.cpp:60:create_or_cell$77
  end
  attribute \src "dut.sv:18.11-49.20"
  cell $not $auto$process.cpp:73:create_not_cell$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$dut.sv:18$1_Y
    connect \Y $auto$process.cpp:70:create_not_cell$9
  end
  attribute \src "dut.sv:25.23-33.26"
  cell $not $auto$process.cpp:73:create_not_cell$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$dut.sv:25$15_Y
    connect \Y $auto$process.cpp:70:create_not_cell$23
  end
  attribute \src "dut.sv:28.32-33.26"
  cell $not $auto$process.cpp:73:create_not_cell$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$dut.sv:28$27_Y
    connect \Y $auto$process.cpp:70:create_not_cell$35
  end
  attribute \src "dut.sv:34.23-39.26"
  cell $not $auto$process.cpp:73:create_not_cell$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$dut.sv:34$47_Y
    connect \Y $auto$process.cpp:70:create_not_cell$53
  end
  attribute \src "dut.sv:18.15-18.28"
  cell $eq $eq$dut.sv:18$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B 1'1
    connect \Y $eq$dut.sv:18$1_Y
  end
  attribute \src "dut.sv:25.27-25.40"
  cell $eq $eq$dut.sv:25$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_0
    connect \B 1'1
    connect \Y $eq$dut.sv:25$15_Y
  end
  attribute \src "dut.sv:28.36-28.49"
  cell $eq $eq$dut.sv:28$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_1
    connect \B 1'1
    connect \Y $eq$dut.sv:28$27_Y
  end
  attribute \src "dut.sv:34.27-34.40"
  cell $eq $eq$dut.sv:34$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_0
    connect \B 1'1
    connect \Y $eq$dut.sv:34$47_Y
  end
  attribute \src "dut.sv:40.27-40.40"
  cell $eq $eq$dut.sv:40$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_1
    connect \B 1'1
    connect \Y $eq$dut.sv:40$67_Y
  end
  attribute \src "dut.sv:44.27-44.40"
  cell $eq $eq$dut.sv:44$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_0
    connect \B 1'1
    connect \Y $eq$dut.sv:44$81_Y
  end
  attribute \always_ff 1
  attribute \src "dut.sv:16.5-50.12"
  process $proc$dut.sv:16$1
    sync posedge \clock
      update \gnt_0 $auto$process.cpp:4310:import_assignment_sync$57
      update \gnt_1 $auto$process.cpp:4310:import_assignment_sync$87
      update \state $auto$process.cpp:4310:import_assignment_sync$93
  end
end
