/*
 * This file was autogenerated
 * DO NOT EDIT
 * (C) 2015-2016 Renesas Electronics Europe, LTD
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 * this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef __RZN1_CLOCKS_H__
#define __RZN1_CLOCKS_H__

#define RZN1_CLKDIV_PGEXT2_PR6			0
#define RZN1_CLKDIV_QSPI2			1
#define RZN1_CLKDIV_SWITCH			2
#define RZN1_CLKDIV_OPP				3
#define RZN1_CLKDIV_CA7				4
#define RZN1_CLKDIV_PG1_PR2			5
#define RZN1_CLKDIV_PG1_PR3			6
#define RZN1_CLKDIV_PG1_PR4			7
#define RZN1_CLKDIV_PG4_PR1			8
#define RZN1_CLKDIV_PG5_PR5			9
#define RZN1_CLKDIV_QSPI1			10
#define RZN1_CLKDIV_SDIO1			11
#define RZN1_CLKDIV_SDIO2			12
#define RZN1_CLKDIV_PG0_ADC			13
#define RZN1_CLKDIV_PG0_I2C			14
#define RZN1_CLKDIV_PG0_UART			15
#define RZN1_CLKDIV_NFLASH			16
#define RZN1_CLKDIV_PG0_MOTOR			17
#define RZN1_CLKDIV_HWRTOS_MDC			18

#define RZN1_HCLK_SDIO0_ID			0
#define RZN1_CLK_SDIO0_ID			1
#define RZN1_HCLK_USBH_ID			2
#define RZN1_HCLK_USBF_ID			3
#define RZN1_HCLK_USBPM_ID			4
#define RZN1_CLK_PCI_USB_ID			5
#define RZN1_RSTN_F_48MHZ_ID			6
#define RZN1_HCLK_CRYPTO_EIP93_ID		7
#define RZN1_HCLK_CRYPTO_EIP150_ID		8
#define RZN1_RSTN_A_ZERO_CRYPTO_ID		9
#define RZN1_HCLK_MSEBI_S_ID			10
#define RZN1_HCLK_MSEBI_M_ID			11
#define RZN1_HCLK_UART0_ID			12
#define RZN1_HCLK_UART1_ID			13
#define RZN1_HCLK_UART2_ID			14
#define RZN1_HCLK_I2C0_ID			15
#define RZN1_HCLK_I2C1_ID			16
#define RZN1_HCLK_ADC_ID			17
#define RZN1_CLK_UART0_ID			18
#define RZN1_CLK_USBUART0_ID			19
#define RZN1_CLK_UART1_ID			20
#define RZN1_CLK_USBUART1_ID			21
#define RZN1_CLK_UART2_ID			22
#define RZN1_CLK_USBUART2_ID			23
#define RZN1_CLK_I2C0_ID			24
#define RZN1_CLK_I2C1_ID			25
#define RZN1_CLK_ADC_ID				26
#define RZN1_HCLK_SGPIO0_ID			27
#define RZN1_HCLK_SGPIO1_ID			28
#define RZN1_HCLK_PWMPTO_ID			29
#define RZN1_HCLK_DELTASIGMA_ID			30
#define RZN1_HCLK_SPI0_ID			31
#define RZN1_HCLK_SPI1_ID			32
#define RZN1_HCLK_SPI2_ID			33
#define RZN1_HCLK_SPI3_ID			34
#define RZN1_HCLK_SPI4_ID			35
#define RZN1_HCLK_SPI5_ID			36
#define RZN1_HCLK_GPIO0_ID			37
#define RZN1_HCLK_GPIO1_ID			38
#define RZN1_HCLK_UART3_ID			39
#define RZN1_HCLK_UART4_ID			40
#define RZN1_HCLK_UART5_ID			41
#define RZN1_HCLK_UART6_ID			42
#define RZN1_HCLK_UART7_ID			43
#define RZN1_HCLK_GPIO2_ID			44
#define RZN1_HCLK_PG19_ID			45
#define RZN1_HCLK_PG20_ID			46
#define RZN1_HCLK_DMA0_ID			47
#define RZN1_HCLK_DMA1_ID			48
#define RZN1_HCLK_NAND_ID			49
#define RZN1_CLK_NAND_ID			50
#define RZN1_HCLK_QSPI0_ID			51
#define RZN1_CLK_QSPI0_ID			52
#define RZN1_HCLK_DDRC_ID			53
#define RZN1_CLK_DDRC_ID			54
#define RZN1_CLK_RGMII_REF_ID			55
#define RZN1_CLK_RMII_REF_ID			56
#define RZN1_CLK_MII_REF_ID			57
#define RZN1_HCLK_GMAC0_ID			58
#define RZN1_HCLK_GMAC1_ID			59
#define RZN1_HCLK_ECAT125_ID			60
#define RZN1_CLK_ECAT25_ID			61
#define RZN1_CLK_ECAT100_ID			62
#define RZN1_HCLK_SERCOS_ID			63
#define RZN1_CLK_SERCOS50_ID			64
#define RZN1_CLK_SERCOS100_ID			65
#define RZN1_HCLK_QSPI1_ID			66
#define RZN1_CLK_QSPI1_ID			67
#define RZN1_HCLK_HSR_ID			68
#define RZN1_CLK_HSR100_ID			69
#define RZN1_CLK_HSR50_ID			70
#define RZN1_HCLK_SDIO1_ID			71
#define RZN1_CLK_SDIO1_ID			72
#define RZN1_HCLK_PINCONFIG_ID			73
#define RZN1_HCLK_TIMER0_ID			74
#define RZN1_HCLK_TIMER1_ID			75
#define RZN1_CLK_25MHZ_PG4_ID			76
#define RZN1_CLK_25MHZ_PG5_ID			77
#define RZN1_CLK_25MHZ_PG6_ID			78
#define RZN1_CLK_25MHZ_PG7_ID			79
#define RZN1_CLK_25MHZ_PG8_ID			80
#define RZN1_CLK_UART3_ID			81
#define RZN1_CLK_USBUART3_ID			82
#define RZN1_CLK_UART4_ID			83
#define RZN1_CLK_USBUART4_ID			84
#define RZN1_CLK_UART5_ID			85
#define RZN1_CLK_USBUART5_ID			86
#define RZN1_CLK_UART6_ID			87
#define RZN1_CLK_USBUART6_ID			88
#define RZN1_CLK_UART7_ID			89
#define RZN1_CLK_USBUART7_ID			90
#define RZN1_CLK_NOUSBP2_PG6_ID			91
#define RZN1_CLK_USBP2_PG6_ID			92
#define RZN1_HCLK_CAN1_ID			93
#define RZN1_CLK_48MHZ_PG4_ID			94
#define RZN1_CLK_48MHZ_PG_F_ID			95
#define RZN1_HCLK_RSV_ID			96
#define RZN1_HCLK_CAN0_ID			97
#define RZN1_HCLK_LCD_ID			98
#define RZN1_HCLK_SEMAP_ID			99
#define RZN1_HCLK_PG3_ID			100
#define RZN1_HCLK_PG4_ID			101
#define RZN1_HCLK_PG_I_ID			102
#define RZN1_CLK_SPI0_ID			103
#define RZN1_CLK_SPI1_ID			104
#define RZN1_CLK_SPI2_ID			105
#define RZN1_CLK_SPI3_ID			106
#define RZN1_CLK_SPI4_ID			107
#define RZN1_CLK_SPI5_ID			108
#define RZN1_CLK_P4_PG3_ID			109
#define RZN1_CLK_P4_PG4_ID			110
#define RZN1_CLK_SLCD_ID			111
#define RZN1_CLK_P1_PG2_ID			112
#define RZN1_CLK_P1_PG3_ID			113
#define RZN1_CLK_P1_PG4_ID			114
#define RZN1_CLK_P6_PG1_ID			115
#define RZN1_CLK_P6_PG2_ID			116
#define RZN1_CLK_P6_PG3_ID			117
#define RZN1_CLK_P6_PG4_ID			118
#define RZN1_HCLK_SGPIO2_ID			119
#define RZN1_HCLK_SGPIO3_ID			120
#define RZN1_HCLK_SGPIO4_ID			121
#define RZN1_HCLK_SWITCH_ID			122
#define RZN1_CLK_SWITCH_ID			123
#define RZN1_HCLK_RTC_ID			124
#define RZN1_RST_RTC_ID				125
#define RZN1_HCLK_ROM_ID			126
#define RZN1_CLK_CM3_ID				127
#define RZN1_HCLK_CM3_ID			128
#define RZN1_HCLK_SWITCH_RG_ID			129
#define RZN1_RSTN_CLK25_SWITCHCTRL_ID		130
#define RZN1_RSTN_ETH_SWITCHCTRL_ID		131
#define RZN1_CLK_HW_RTOS_ID			132
#define RZN1_CLK_RTOS_MDC_ID			133

#endif /* __RZN1_CLOCKS_H__ */
