// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _estimate_ISI_HH_
#define _estimate_ISI_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "estimate_ISI_ISI_V.h"
#include "estimate_ISI_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 11,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct estimate_ISI : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    estimate_ISI(sc_module_name name);
    SC_HAS_PROCESS(estimate_ISI);

    ~estimate_ISI();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    estimate_ISI_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* estimate_ISI_AXILiteS_s_axi_U;
    estimate_ISI_ISI_V* ISI_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<7> > inputs_address0;
    sc_signal< sc_logic > inputs_ce0;
    sc_signal< sc_lv<32> > inputs_q0;
    sc_signal< sc_lv<7> > rem_r_address0;
    sc_signal< sc_logic > rem_r_ce0;
    sc_signal< sc_logic > rem_r_we0;
    sc_signal< sc_lv<32> > rem_r_d0;
    sc_signal< sc_lv<32> > rem_r_q0;
    sc_signal< sc_lv<5> > output_r_address0;
    sc_signal< sc_logic > output_r_ce0;
    sc_signal< sc_logic > output_r_we0;
    sc_signal< sc_lv<32> > output_r_d0;
    sc_signal< sc_lv<7> > j_fu_239_p2;
    sc_signal< sc_lv<7> > j_reg_541;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > zext_ln16_fu_245_p1;
    sc_signal< sc_lv<64> > zext_ln16_reg_546;
    sc_signal< sc_lv<1> > icmp_ln15_fu_233_p2;
    sc_signal< sc_lv<1> > trunc_ln301_fu_250_p1;
    sc_signal< sc_lv<1> > trunc_ln301_reg_558;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_2_fu_254_p3;
    sc_signal< sc_lv<1> > tmp_2_reg_562;
    sc_signal< sc_lv<7> > rem_addr_reg_566;
    sc_signal< sc_lv<19> > tmp_3_reg_571;
    sc_signal< sc_lv<9> > tmp_4_reg_576;
    sc_signal< sc_lv<10> > sub_ln214_fu_303_p2;
    sc_signal< sc_lv<10> > sub_ln214_reg_581;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<9> > ret_V_fu_337_p2;
    sc_signal< sc_lv<9> > ret_V_reg_586;
    sc_signal< sc_lv<6> > tmp_5_reg_591;
    sc_signal< sc_lv<10> > sub_ln214_1_fu_401_p2;
    sc_signal< sc_lv<10> > sub_ln214_1_reg_596;
    sc_signal< sc_lv<6> > i_fu_454_p2;
    sc_signal< sc_lv<6> > i_reg_604;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<8> > sub_ln39_fu_476_p2;
    sc_signal< sc_lv<8> > sub_ln39_reg_609;
    sc_signal< sc_lv<1> > icmp_ln38_fu_448_p2;
    sc_signal< sc_lv<10> > ISI_V_q0;
    sc_signal< sc_lv<10> > ISI_V_load_reg_620;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<7> > ISI_V_address0;
    sc_signal< sc_logic > ISI_V_ce0;
    sc_signal< sc_logic > ISI_V_we0;
    sc_signal< sc_lv<10> > ISI_V_d0;
    sc_signal< sc_lv<7> > ISI_V_address1;
    sc_signal< sc_logic > ISI_V_ce1;
    sc_signal< sc_lv<10> > ISI_V_q1;
    sc_signal< sc_lv<7> > j_0_reg_210;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > i_0_reg_221;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<7> > ISI_V_addr_4_gep_fu_165_p3;
    sc_signal< sc_lv<64> > zext_ln39_fu_486_p1;
    sc_signal< sc_lv<64> > zext_ln40_fu_500_p1;
    sc_signal< sc_lv<64> > zext_ln41_fu_514_p1;
    sc_signal< sc_lv<64> > zext_ln42_1_fu_533_p1;
    sc_signal< sc_lv<10> > select_ln891_fu_423_p3;
    sc_signal< sc_lv<10> > and_ln_fu_292_p3;
    sc_signal< sc_lv<10> > trunc_ln214_fu_299_p1;
    sc_signal< sc_lv<8> > ISIPre_n_V_fu_319_p4;
    sc_signal< sc_lv<8> > ISI_n_V_fu_309_p4;
    sc_signal< sc_lv<9> > lhs_V_fu_329_p1;
    sc_signal< sc_lv<9> > rhs_V_fu_333_p1;
    sc_signal< sc_lv<8> > ret_V_1_fu_351_p0;
    sc_signal< sc_lv<8> > ret_V_1_fu_351_p1;
    sc_signal< sc_lv<11> > ret_V_1_fu_351_p2;
    sc_signal< sc_lv<5> > trunc_ln1503_1_fu_367_p4;
    sc_signal< sc_lv<5> > r_V_1_fu_381_p4;
    sc_signal< sc_lv<10> > ISIPre_V_fu_282_p4;
    sc_signal< sc_lv<10> > r_V_2_fu_391_p1;
    sc_signal< sc_lv<10> > sub_ln1354_fu_395_p2;
    sc_signal< sc_lv<10> > r_V_fu_377_p1;
    sc_signal< sc_lv<8> > and_ln1_fu_407_p3;
    sc_signal< sc_lv<9> > zext_ln891_fu_414_p1;
    sc_signal< sc_lv<1> > icmp_ln891_fu_418_p2;
    sc_signal< sc_lv<30> > tmp_1_fu_430_p4;
    sc_signal< sc_lv<5> > trunc_ln39_fu_460_p1;
    sc_signal< sc_lv<7> > shl_ln_fu_464_p3;
    sc_signal< sc_lv<8> > zext_ln39_1_fu_472_p1;
    sc_signal< sc_lv<8> > zext_ln38_fu_444_p1;
    sc_signal< sc_lv<32> > sext_ln39_fu_482_p1;
    sc_signal< sc_lv<8> > add_ln40_fu_491_p2;
    sc_signal< sc_lv<32> > sext_ln40_fu_496_p1;
    sc_signal< sc_lv<8> > add_ln41_fu_505_p2;
    sc_signal< sc_lv<32> > sext_ln41_fu_510_p1;
    sc_signal< sc_lv<30> > tmp_fu_519_p4;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< sc_lv<11> > ret_V_1_fu_351_p00;
    sc_signal< sc_lv<11> > ret_V_1_fu_351_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<10> ap_const_lv10_3E8;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ISIPre_V_fu_282_p4();
    void thread_ISIPre_n_V_fu_319_p4();
    void thread_ISI_V_addr_4_gep_fu_165_p3();
    void thread_ISI_V_address0();
    void thread_ISI_V_address1();
    void thread_ISI_V_ce0();
    void thread_ISI_V_ce1();
    void thread_ISI_V_d0();
    void thread_ISI_V_we0();
    void thread_ISI_n_V_fu_309_p4();
    void thread_add_ln40_fu_491_p2();
    void thread_add_ln41_fu_505_p2();
    void thread_and_ln1_fu_407_p3();
    void thread_and_ln_fu_292_p3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_i_fu_454_p2();
    void thread_icmp_ln15_fu_233_p2();
    void thread_icmp_ln38_fu_448_p2();
    void thread_icmp_ln891_fu_418_p2();
    void thread_inputs_address0();
    void thread_inputs_ce0();
    void thread_j_fu_239_p2();
    void thread_lhs_V_fu_329_p1();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_r_V_1_fu_381_p4();
    void thread_r_V_2_fu_391_p1();
    void thread_r_V_fu_377_p1();
    void thread_rem_r_address0();
    void thread_rem_r_ce0();
    void thread_rem_r_d0();
    void thread_rem_r_we0();
    void thread_ret_V_1_fu_351_p0();
    void thread_ret_V_1_fu_351_p00();
    void thread_ret_V_1_fu_351_p1();
    void thread_ret_V_1_fu_351_p10();
    void thread_ret_V_1_fu_351_p2();
    void thread_ret_V_fu_337_p2();
    void thread_rhs_V_fu_333_p1();
    void thread_select_ln891_fu_423_p3();
    void thread_sext_ln39_fu_482_p1();
    void thread_sext_ln40_fu_496_p1();
    void thread_sext_ln41_fu_510_p1();
    void thread_shl_ln_fu_464_p3();
    void thread_sub_ln1354_fu_395_p2();
    void thread_sub_ln214_1_fu_401_p2();
    void thread_sub_ln214_fu_303_p2();
    void thread_sub_ln39_fu_476_p2();
    void thread_tmp_1_fu_430_p4();
    void thread_tmp_2_fu_254_p3();
    void thread_tmp_fu_519_p4();
    void thread_trunc_ln1503_1_fu_367_p4();
    void thread_trunc_ln214_fu_299_p1();
    void thread_trunc_ln301_fu_250_p1();
    void thread_trunc_ln39_fu_460_p1();
    void thread_zext_ln16_fu_245_p1();
    void thread_zext_ln38_fu_444_p1();
    void thread_zext_ln39_1_fu_472_p1();
    void thread_zext_ln39_fu_486_p1();
    void thread_zext_ln40_fu_500_p1();
    void thread_zext_ln41_fu_514_p1();
    void thread_zext_ln42_1_fu_533_p1();
    void thread_zext_ln891_fu_414_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
