<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$25 <= (NOT A(1) AND NOT A(5));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$29 <= ((NOT A(17) AND NOT A(16) AND NOT A(15) AND NOT A(14) AND NOT A(13) AND NOT A(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND NOT A(9) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(18) AND A(17) AND A(16) AND A(15) AND A(14) AND A(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(12) AND NOT A(21) AND NOT A(7) AND NOT A(6) AND NOT A(5) AND NOT A(4) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(9) AND A(22) AND INTSIG6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(18) AND A(17) AND A(16) AND A(15) AND A(14) AND A(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(12) AND A(2) AND NOT A(21) AND NOT A(7) AND NOT A(6) AND A(4) AND NOT A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(9) AND A(22) AND INTSIG6 AND NOT $OpTx$FX_DC$25)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(18) AND A(17) AND A(16) AND A(15) AND A(14) AND A(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(12) AND NOT A(2) AND A(21) AND NOT A(7) AND NOT A(6) AND NOT A(4) AND NOT A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(22) AND INTSIG6 AND A(0) AND $OpTx$FX_DC$25)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(18) AND A(17) AND NOT A(16) AND NOT A(15) AND NOT A(14) AND NOT A(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(12) AND A(2) AND A(21) AND A(1) AND NOT A(7) AND NOT A(6) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT A(3) AND NOT A(9) AND NOT A(22)));
</td></tr><tr><td>
FDCPE_DSACK0: FDCPE port map (DSACK_I(0),NOT actual_acknowledge,CLKCPU_A,'0',DS20);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK(0) <= DSACK_I(0) when DSACK_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_OE(0) <= punt_ok;
</td></tr><tr><td>
FDCPE_DSACK1: FDCPE port map (DSACK_I(1),'1',CLKCPU_A,'0',DS20);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK(1) <= DSACK_I(1) when DSACK_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_OE(1) <= punt_ok;
</td></tr><tr><td>
FDCPE_INTSIG1: FDCPE port map (INTSIG1,INTSIG1_D,CLKCPU_A,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;INTSIG1_D <= (A(20) AND A(19) AND A(18) AND NOT A(17) AND NOT A(16) AND NOT A(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(14) AND NOT A(13) AND NOT A(12) AND NOT A(11) AND NOT A(10) AND PUNT_IN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(21) AND NOT DS20 AND NOT A(8) AND NOT A(9) AND A(22));
</td></tr><tr><td>
</td></tr><tr><td>
INTSIG2 <= (INTSIG6 AND button_int);
</td></tr><tr><td>
</td></tr><tr><td>
INTSIG3 <= A(3);
</td></tr><tr><td>
</td></tr><tr><td>
INTSIG8 <= ((da_int)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (INTSIG6 AND joy_int));
</td></tr><tr><td>
</td></tr><tr><td>
N0/N0_TRST <= ((NOT PUNT_IN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(20) AND A(19) AND NOT A(11) AND NOT A(10) AND A(23) AND NOT A(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$29));
</td></tr><tr><td>
</td></tr><tr><td>
PUNT_OUT_I <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PUNT_OUT <= PUNT_OUT_I when PUNT_OUT_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PUNT_OUT_OE <= N0/N0_TRST;
</td></tr><tr><td>
FDCPE_SPI_MISO: FDCPE port map (SPI_MISO,SPI_MISO_D,CLKCPU_A,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SPI_MISO_D <= (A(20) AND A(19) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND NOT A(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(14) AND NOT A(13) AND NOT A(12) AND NOT A(11) AND NOT A(10) AND PUNT_IN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(21) AND NOT DS20 AND NOT A(8) AND NOT A(9) AND A(22));
</td></tr><tr><td>
FDCPE_ack0: FDCPE port map (ack(0),INTSIG7,CLKCPU_A,'0','0');
</td></tr><tr><td>
FDCPE_ack1: FDCPE port map (ack(1),ack(0),CLKCPU_A,'0','0');
</td></tr><tr><td>
FDCPE_actual_acknowledge: FDCPE port map (actual_acknowledge,actual_acknowledge_D,CLKCPU_A,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;actual_acknowledge_D <= (ack(0) AND NOT ack(1));
</td></tr><tr><td>
FDCPE_button_int: FDCPE port map (button_int,button_int_D,CLKCPU_A,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;button_int_D <= ((A(20) AND A(19) AND A(18) AND A(17) AND A(16) AND A(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(14) AND A(13) AND A(12) AND NOT A(11) AND NOT A(10) AND PUNT_IN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(2) AND A(23) AND NOT A(21) AND NOT DS20 AND NOT A(8) AND NOT A(7) AND NOT A(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(4) AND NOT A(3) AND NOT A(9) AND A(22) AND NOT $OpTx$FX_DC$25)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(20) AND A(19) AND A(18) AND A(17) AND A(16) AND A(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(14) AND A(13) AND NOT A(12) AND NOT A(11) AND NOT A(10) AND PUNT_IN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND A(23) AND A(21) AND NOT DS20 AND NOT A(8) AND NOT A(7) AND NOT A(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT A(3) AND NOT A(9) AND NOT A(22) AND A(0) AND $OpTx$FX_DC$25));
</td></tr><tr><td>
FDCPE_da_int: FDCPE port map (da_int,da_int_D,CLKCPU_A,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;da_int_D <= (A(20) AND A(19) AND NOT A(18) AND A(17) AND NOT A(16) AND NOT A(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(14) AND NOT A(13) AND NOT A(12) AND NOT A(11) AND NOT A(10) AND PUNT_IN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(2) AND A(23) AND A(21) AND A(1) AND NOT DS20 AND NOT A(8) AND NOT A(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(6) AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT A(9) AND NOT A(22));
</td></tr><tr><td>
FDCPE_joy_int: FDCPE port map (joy_int,joy_int_D,CLKCPU_A,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;joy_int_D <= ((A(20) AND A(19) AND A(18) AND A(17) AND A(16) AND A(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(14) AND A(13) AND A(12) AND NOT A(11) AND NOT A(10) AND PUNT_IN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(21) AND NOT DS20 AND NOT A(8) AND NOT A(7) AND NOT A(6) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND A(3) AND NOT A(9) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(20) AND A(19) AND A(18) AND A(17) AND A(16) AND A(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(14) AND A(13) AND NOT A(12) AND NOT A(11) AND NOT A(10) AND PUNT_IN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND A(23) AND A(21) AND NOT DS20 AND NOT A(8) AND NOT A(7) AND NOT A(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT A(3) AND A(9) AND NOT A(22) AND A(0) AND $OpTx$FX_DC$25));
</td></tr><tr><td>
FDCPE_punt_ok: FDCPE port map (punt_ok,punt_ok_D,CLKCPU_A,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;punt_ok_D <= (A(20) AND A(19) AND NOT A(11) AND NOT A(10) AND PUNT_IN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(8) AND $OpTx$FX_DC$29);
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
