#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561041c3b140 .scope module, "tb" "tb" 2 5;
 .timescale -9 -11;
L_0x7f84a2c76060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561041c8f2f0_0 .net/2s *"_s2", 31 0, L_0x7f84a2c76060;  1 drivers
v0x561041c8f3f0_0 .var "clk", 0 0;
v0x561041c8f4b0_0 .var "clk_div_reg", 2 0;
v0x561041c8f550_0 .net "out_test", 0 0, v0x561041c8f150_0;  1 drivers
v0x561041c8f5f0_0 .var "tx_interval_timer", 0 0;
v0x561041c8f690_0 .var "tx_interval_timer_ctr", 2 0;
v0x561041c8f730_0 .var "uart_clk", 0 0;
L_0x561041c9f870 .part L_0x7f84a2c76060, 0, 1;
S_0x561041c3b2c0 .scope module, "u_uart_tx" "uart_tx" 2 15, 3 5 0, S_0x561041c3b140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "uart_clk_en"
    .port_info 2 /INPUT 8 "data"
    .port_info 3 /INPUT 1 "start_tx"
    .port_info 4 /INPUT 1 "rst"
    .port_info 5 /OUTPUT 1 "uart_out"
    .port_info 6 /OUTPUT 1 "ready"
P_0x561041c61f00 .param/l "UART_IDLE" 1 3 22, C4<0000>;
P_0x561041c61f40 .param/l "UART_START_BIT" 1 3 23, C4<0001>;
P_0x561041c61f80 .param/l "UART_START_TX" 1 3 24, C4<0010>;
P_0x561041c61fc0 .param/l "UART_STOP_BIT" 1 3 25, C4<1010>;
v0x561041c62d80_0 .var "buffer", 7 0;
v0x561041c4ee50_0 .net "clk", 0 0, v0x561041c8f3f0_0;  1 drivers
L_0x7f84a2c76018 .functor BUFT 1, C4<01000001>, C4<0>, C4<0>, C4<0>;
v0x561041c4f8f0_0 .net "data", 7 0, L_0x7f84a2c76018;  1 drivers
v0x561041c8ec40_0 .var "next_state", 3 0;
v0x561041c8ed20_0 .var "ready", 0 0;
v0x561041c8ee30_0 .net "rst", 0 0, L_0x561041c9f870;  1 drivers
v0x561041c8eef0_0 .net "start_tx", 0 0, v0x561041c8f5f0_0;  1 drivers
v0x561041c8efb0_0 .var "state", 3 0;
v0x561041c8f090_0 .net "uart_clk_en", 0 0, v0x561041c8f730_0;  1 drivers
v0x561041c8f150_0 .var "uart_out", 0 0;
E_0x561041c77f50 .event posedge, v0x561041c4ee50_0;
    .scope S_0x561041c3b2c0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561041c62d80_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561041c8efb0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561041c8ec40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561041c8f150_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x561041c3b2c0;
T_1 ;
    %wait E_0x561041c77f50;
    %load/vec4 v0x561041c8f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x561041c8ec40_0;
    %assign/vec4 v0x561041c8efb0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561041c3b2c0;
T_2 ;
    %wait E_0x561041c77f50;
    %load/vec4 v0x561041c8efb0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x561041c8eef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x561041c4f8f0_0;
    %assign/vec4 v0x561041c62d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561041c8ec40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561041c8ed20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561041c8ed20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561041c8f150_0, 0;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561041c3b2c0;
T_3 ;
    %wait E_0x561041c77f50;
    %load/vec4 v0x561041c8efb0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561041c8f150_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561041c8ec40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 2, 0, 4;
    %load/vec4 v0x561041c8efb0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561041c8efb0_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x561041c62d80_0;
    %load/vec4 v0x561041c8efb0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %part/u 1;
    %assign/vec4 v0x561041c8f150_0, 0;
    %load/vec4 v0x561041c8efb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561041c8ec40_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x561041c8efb0_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561041c8f150_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561041c8ec40_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x561041c8efb0_0;
    %cmp/u;
    %jmp/0xz  T_3.6, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561041c8ec40_0, 0;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561041c3b140;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561041c8f3f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561041c8f4b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561041c8f730_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561041c8f690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561041c8f5f0_0, 0, 1;
    %vpi_call 2 32 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x561041c3b140;
T_5 ;
    %wait E_0x561041c77f50;
    %load/vec4 v0x561041c8f4b0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x561041c8f4b0_0, 0, 3;
    %load/vec4 v0x561041c8f4b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561041c8f730_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561041c8f4b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561041c8f730_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561041c8f4b0_0, 0, 3;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561041c3b140;
T_6 ;
    %delay 100, 0;
    %load/vec4 v0x561041c8f3f0_0;
    %inv;
    %store/vec4 v0x561041c8f3f0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561041c3b140;
T_7 ;
    %delay 900, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561041c8f5f0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561041c8f5f0_0, 0, 1;
    %delay 12000, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_uart.sv";
    "./uart_tx.sv";
