Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Feb  2 06:14:13 2022
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.778      -20.434                     38                32147        0.053        0.000                      0                32127        2.750        0.000                       0                 10881  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
CAM_PCLK        {0.000 13.850}       27.700          36.101          
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 12.500}       25.000          40.000          
  clk0_bufgin   {0.000 20.000}       40.000          25.000          
  clk1_bufgin   {-2.500 17.500}      40.000          25.000          
  clkfb_bufgin  {0.000 12.500}       25.000          40.000          
rd_clk          {0.000 20.000}       40.000          25.000          
wr_clk          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0           -1.167      -17.226                     36                31019        0.053        0.000                      0                31019        2.750        0.000                       0                 10416  
clk_fpga_1           20.860        0.000                      0                  212        0.152        0.000                      0                  212        7.500        0.000                       0                    97  
  clk0_bufgin        35.361        0.000                      0                   58        0.191        0.000                      0                   58       19.500        0.000                       0                    46  
  clk1_bufgin                                                                                                                                                    37.845        0.000                       0                     2  
  clkfb_bufgin                                                                                                                                                   22.845        0.000                       0                     3  
rd_clk               34.028        0.000                      0                  185        0.122        0.000                      0                  185       19.020        0.000                       0                   130  
wr_clk                2.188        0.000                      0                  310        0.121        0.000                      0                  310        3.500        0.000                       0                   187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
wr_clk        clk_fpga_0          3.327        0.000                      0                   89        0.057        0.000                      0                   89  
clk_fpga_0    clk0_bufgin         4.503        0.000                      0                    1        0.319        0.000                      0                    1  
rd_clk        clk0_bufgin        37.268        0.000                      0                   27        0.059        0.000                      0                   27  
clk_fpga_0    rd_clk              1.564        0.000                      0                   38        0.598        0.000                      0                   38  
wr_clk        rd_clk              6.722        0.000                      0                   10                                                                        
clk_fpga_0    wr_clk             -1.778       -3.208                      2                  256        0.126        0.000                      0                  256  
rd_clk        wr_clk              4.574        0.000                      0                   13        0.174        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.359        0.000                      0                   81        0.486        0.000                      0                   81  
**async_default**  rd_clk             rd_clk                  37.057        0.000                      0                   27        0.433        0.000                      0                   27  
**async_default**  wr_clk             wr_clk                   5.839        0.000                      0                   44        0.417        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           36  Failing Endpoints,  Worst Slack       -1.167ns,  Total Violation      -17.226ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.167ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 4.340ns (47.958%)  route 4.710ns (52.042%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 10.650 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X39Y79         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/Q
                         net (fo=7, routed)           0.904     4.293    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[18]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.417 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_12/O
                         net (fo=2, routed)           0.786     5.203    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[7]
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124     5.327 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4/O
                         net (fo=2, routed)           0.636     5.963    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.513 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.828 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/O[3]
                         net (fo=2, routed)           0.602     7.430    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_4
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.300     7.730 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4/O
                         net (fo=2, routed)           0.594     8.324    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4_n_0
    SLICE_X37Y80         LUT4 (Prop_lut4_I3_O)        0.332     8.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.188 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.188    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.522 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4/O[1]
                         net (fo=3, routed)           0.578    10.100    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[21]
    SLICE_X41Y80         LUT5 (Prop_lut5_I4_O)        0.303    10.403 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2/O
                         net (fo=2, routed)           0.609    11.013    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6/O
                         net (fo=1, routed)           0.000    11.137    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.535 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.535    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.649 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.649    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.983 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__6/O[1]
                         net (fo=1, routed)           0.000    11.983    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[29]
    SLICE_X40Y82         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.471    10.650    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X40Y82         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[29]/C
                         clock pessimism              0.229    10.879    
                         clock uncertainty           -0.125    10.754    
    SLICE_X40Y82         FDRE (Setup_fdre_C_D)        0.062    10.816    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[29]
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                         -11.983    
  -------------------------------------------------------------------
                         slack                                 -1.167    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 4.319ns (47.837%)  route 4.710ns (52.163%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 10.650 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X39Y79         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/Q
                         net (fo=7, routed)           0.904     4.293    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[18]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.417 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_12/O
                         net (fo=2, routed)           0.786     5.203    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[7]
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124     5.327 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4/O
                         net (fo=2, routed)           0.636     5.963    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.513 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.828 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/O[3]
                         net (fo=2, routed)           0.602     7.430    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_4
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.300     7.730 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4/O
                         net (fo=2, routed)           0.594     8.324    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4_n_0
    SLICE_X37Y80         LUT4 (Prop_lut4_I3_O)        0.332     8.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.188 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.188    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.522 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4/O[1]
                         net (fo=3, routed)           0.578    10.100    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[21]
    SLICE_X41Y80         LUT5 (Prop_lut5_I4_O)        0.303    10.403 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2/O
                         net (fo=2, routed)           0.609    11.013    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6/O
                         net (fo=1, routed)           0.000    11.137    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.535 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.535    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.649 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.649    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.962 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__6/O[3]
                         net (fo=1, routed)           0.000    11.962    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[31]
    SLICE_X40Y82         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.471    10.650    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X40Y82         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[31]/C
                         clock pessimism              0.229    10.879    
                         clock uncertainty           -0.125    10.754    
    SLICE_X40Y82         FDRE (Setup_fdre_C_D)        0.062    10.816    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[31]
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                         -11.962    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.955ns  (logic 4.245ns (47.406%)  route 4.710ns (52.594%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 10.650 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X39Y79         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/Q
                         net (fo=7, routed)           0.904     4.293    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[18]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.417 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_12/O
                         net (fo=2, routed)           0.786     5.203    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[7]
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124     5.327 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4/O
                         net (fo=2, routed)           0.636     5.963    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.513 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.828 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/O[3]
                         net (fo=2, routed)           0.602     7.430    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_4
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.300     7.730 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4/O
                         net (fo=2, routed)           0.594     8.324    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4_n_0
    SLICE_X37Y80         LUT4 (Prop_lut4_I3_O)        0.332     8.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.188 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.188    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.522 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4/O[1]
                         net (fo=3, routed)           0.578    10.100    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[21]
    SLICE_X41Y80         LUT5 (Prop_lut5_I4_O)        0.303    10.403 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2/O
                         net (fo=2, routed)           0.609    11.013    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6/O
                         net (fo=1, routed)           0.000    11.137    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.535 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.535    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.649 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.649    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.888 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__6/O[2]
                         net (fo=1, routed)           0.000    11.888    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[30]
    SLICE_X40Y82         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.471    10.650    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X40Y82         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[30]/C
                         clock pessimism              0.229    10.879    
                         clock uncertainty           -0.125    10.754    
    SLICE_X40Y82         FDRE (Setup_fdre_C_D)        0.062    10.816    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[30]
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                 -1.072    

Slack (VIOLATED) :        -1.056ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 4.229ns (47.312%)  route 4.710ns (52.688%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 10.650 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X39Y79         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/Q
                         net (fo=7, routed)           0.904     4.293    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[18]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.417 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_12/O
                         net (fo=2, routed)           0.786     5.203    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[7]
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124     5.327 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4/O
                         net (fo=2, routed)           0.636     5.963    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.513 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.828 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/O[3]
                         net (fo=2, routed)           0.602     7.430    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_4
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.300     7.730 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4/O
                         net (fo=2, routed)           0.594     8.324    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4_n_0
    SLICE_X37Y80         LUT4 (Prop_lut4_I3_O)        0.332     8.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.188 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.188    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.522 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4/O[1]
                         net (fo=3, routed)           0.578    10.100    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[21]
    SLICE_X41Y80         LUT5 (Prop_lut5_I4_O)        0.303    10.403 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2/O
                         net (fo=2, routed)           0.609    11.013    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6/O
                         net (fo=1, routed)           0.000    11.137    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.535 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.535    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.649 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.649    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.872 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__6/O[0]
                         net (fo=1, routed)           0.000    11.872    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[28]
    SLICE_X40Y82         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.471    10.650    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X40Y82         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[28]/C
                         clock pessimism              0.229    10.879    
                         clock uncertainty           -0.125    10.754    
    SLICE_X40Y82         FDRE (Setup_fdre_C_D)        0.062    10.816    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[28]
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                 -1.056    

Slack (VIOLATED) :        -1.055ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 4.226ns (47.294%)  route 4.710ns (52.706%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 10.648 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X39Y79         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/Q
                         net (fo=7, routed)           0.904     4.293    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[18]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.417 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_12/O
                         net (fo=2, routed)           0.786     5.203    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[7]
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124     5.327 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4/O
                         net (fo=2, routed)           0.636     5.963    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.513 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.828 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/O[3]
                         net (fo=2, routed)           0.602     7.430    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_4
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.300     7.730 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4/O
                         net (fo=2, routed)           0.594     8.324    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4_n_0
    SLICE_X37Y80         LUT4 (Prop_lut4_I3_O)        0.332     8.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.188 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.188    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.522 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4/O[1]
                         net (fo=3, routed)           0.578    10.100    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[21]
    SLICE_X41Y80         LUT5 (Prop_lut5_I4_O)        0.303    10.403 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2/O
                         net (fo=2, routed)           0.609    11.013    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6/O
                         net (fo=1, routed)           0.000    11.137    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.535 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.535    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.869 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/O[1]
                         net (fo=1, routed)           0.000    11.869    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[25]
    SLICE_X40Y81         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.469    10.648    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[25]/C
                         clock pessimism              0.229    10.877    
                         clock uncertainty           -0.125    10.752    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)        0.062    10.814    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[25]
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                 -1.055    

Slack (VIOLATED) :        -1.034ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 4.205ns (47.170%)  route 4.710ns (52.830%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 10.648 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X39Y79         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/Q
                         net (fo=7, routed)           0.904     4.293    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[18]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.417 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_12/O
                         net (fo=2, routed)           0.786     5.203    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[7]
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124     5.327 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4/O
                         net (fo=2, routed)           0.636     5.963    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.513 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.828 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/O[3]
                         net (fo=2, routed)           0.602     7.430    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_4
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.300     7.730 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4/O
                         net (fo=2, routed)           0.594     8.324    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4_n_0
    SLICE_X37Y80         LUT4 (Prop_lut4_I3_O)        0.332     8.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.188 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.188    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.522 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4/O[1]
                         net (fo=3, routed)           0.578    10.100    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[21]
    SLICE_X41Y80         LUT5 (Prop_lut5_I4_O)        0.303    10.403 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2/O
                         net (fo=2, routed)           0.609    11.013    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6/O
                         net (fo=1, routed)           0.000    11.137    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.535 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.535    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.848 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/O[3]
                         net (fo=1, routed)           0.000    11.848    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[27]
    SLICE_X40Y81         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.469    10.648    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[27]/C
                         clock pessimism              0.229    10.877    
                         clock uncertainty           -0.125    10.752    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)        0.062    10.814    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[27]
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                 -1.034    

Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 4.131ns (46.728%)  route 4.710ns (53.272%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 10.648 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X39Y79         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/Q
                         net (fo=7, routed)           0.904     4.293    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[18]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.417 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_12/O
                         net (fo=2, routed)           0.786     5.203    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[7]
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124     5.327 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4/O
                         net (fo=2, routed)           0.636     5.963    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.513 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.828 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/O[3]
                         net (fo=2, routed)           0.602     7.430    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_4
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.300     7.730 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4/O
                         net (fo=2, routed)           0.594     8.324    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4_n_0
    SLICE_X37Y80         LUT4 (Prop_lut4_I3_O)        0.332     8.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.188 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.188    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.522 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4/O[1]
                         net (fo=3, routed)           0.578    10.100    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[21]
    SLICE_X41Y80         LUT5 (Prop_lut5_I4_O)        0.303    10.403 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2/O
                         net (fo=2, routed)           0.609    11.013    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6/O
                         net (fo=1, routed)           0.000    11.137    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.535 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.535    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.774 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/O[2]
                         net (fo=1, routed)           0.000    11.774    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[26]
    SLICE_X40Y81         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.469    10.648    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[26]/C
                         clock pessimism              0.229    10.877    
                         clock uncertainty           -0.125    10.752    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)        0.062    10.814    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[26]
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                 -0.960    

Slack (VIOLATED) :        -0.944ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 4.115ns (46.631%)  route 4.710ns (53.369%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 10.648 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X39Y79         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/Q
                         net (fo=7, routed)           0.904     4.293    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[18]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.417 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_12/O
                         net (fo=2, routed)           0.786     5.203    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[7]
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124     5.327 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4/O
                         net (fo=2, routed)           0.636     5.963    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.513 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.828 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/O[3]
                         net (fo=2, routed)           0.602     7.430    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_4
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.300     7.730 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4/O
                         net (fo=2, routed)           0.594     8.324    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_4_n_0
    SLICE_X37Y80         LUT4 (Prop_lut4_I3_O)        0.332     8.656 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.656    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_i_8_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.188 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.188    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.522 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__4/O[1]
                         net (fo=3, routed)           0.578    10.100    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[21]
    SLICE_X41Y80         LUT5 (Prop_lut5_I4_O)        0.303    10.403 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2/O
                         net (fo=2, routed)           0.609    11.013    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_2_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6/O
                         net (fo=1, routed)           0.000    11.137    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_i_6_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.535 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.535    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.758 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__5/O[0]
                         net (fo=1, routed)           0.000    11.758    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[24]
    SLICE_X40Y81         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.469    10.648    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[24]/C
                         clock pessimism              0.229    10.877    
                         clock uncertainty           -0.125    10.752    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)        0.062    10.814    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[24]
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                         -11.758    
  -------------------------------------------------------------------
                         slack                                 -0.944    

Slack (VIOLATED) :        -0.763ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 3.811ns (44.094%)  route 4.832ns (55.906%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 10.647 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X39Y79         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/Q
                         net (fo=7, routed)           0.904     4.293    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[18]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.417 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_12/O
                         net (fo=2, routed)           0.786     5.203    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[7]
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124     5.327 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4/O
                         net (fo=2, routed)           0.636     5.963    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.513 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.752 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/O[2]
                         net (fo=2, routed)           0.651     7.402    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_5
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.330     7.732 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_1/O
                         net (fo=2, routed)           0.593     8.326    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_1_n_0
    SLICE_X37Y79         LUT4 (Prop_lut4_I3_O)        0.327     8.653 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_5/O
                         net (fo=1, routed)           0.000     8.653    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_5_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.054 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.054    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.293 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/O[2]
                         net (fo=3, routed)           0.735    10.028    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[18]
    SLICE_X42Y80         LUT5 (Prop_lut5_I4_O)        0.302    10.330 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__3_i_1/O
                         net (fo=2, routed)           0.527    10.857    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__3_i_1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.242 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.242    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.576 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4/O[1]
                         net (fo=1, routed)           0.000    11.576    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[21]
    SLICE_X40Y80         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468    10.647    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X40Y80         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[21]/C
                         clock pessimism              0.229    10.876    
                         clock uncertainty           -0.125    10.751    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.062    10.813    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[21]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                 -0.763    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 3.790ns (43.958%)  route 4.832ns (56.042%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 10.647 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X39Y79         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/draw_0/inst/sha256_regctrl/i_E_reg[18]/Q
                         net (fo=7, routed)           0.904     4.293    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_6_0[18]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.417 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__0_i_12/O
                         net (fo=2, routed)           0.786     5.203    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/Usigma1_result[7]
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124     5.327 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4/O
                         net (fo=2, routed)           0.636     5.963    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_i_4_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.513 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.752 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2/O[2]
                         net (fo=2, routed)           0.651     7.402    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__0_carry__2_n_5
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.330     7.732 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_1/O
                         net (fo=2, routed)           0.593     8.326    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_1_n_0
    SLICE_X37Y79         LUT4 (Prop_lut4_I3_O)        0.327     8.653 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_5/O
                         net (fo=1, routed)           0.000     8.653    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_i_5_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.054 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.054    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__2_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.293 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/T1__94_carry__3/O[2]
                         net (fo=3, routed)           0.735    10.028    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/p_1_in[18]
    SLICE_X42Y80         LUT5 (Prop_lut5_I4_O)        0.302    10.330 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__3_i_1/O
                         net (fo=2, routed)           0.527    10.857    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__3_i_1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.242 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.242    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.555 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__0_carry__4/O[3]
                         net (fo=1, routed)           0.000    11.555    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[23]
    SLICE_X40Y80         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468    10.647    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X40Y80         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[23]/C
                         clock pessimism              0.229    10.876    
                         clock uncertainty           -0.125    10.751    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.062    10.813    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[23]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                 -0.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_pack_ratio_log_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.486%)  route 0.214ns (53.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X48Y38         FDRE                                         r  design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg_reg[17]/Q
                         net (fo=2, routed)           0.214     1.250    design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/r_cmd_mesg[0]_0[17]
    SLICE_X52Y36         LUT5 (Prop_lut5_I0_O)        0.045     1.295 r  design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_pack_ratio_log[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.295    design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo_n_8
    SLICE_X52Y36         FDRE                                         r  design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_pack_ratio_log_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.820     1.186    design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X52Y36         FDRE                                         r  design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_pack_ratio_log_reg[0][1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y36         FDRE (Hold_fdre_C_D)         0.091     1.242    design_1_i/axi_smc_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_pack_ratio_log_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.247ns (60.516%)  route 0.161ns (39.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.563     0.899    design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X38Y49         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[80]/Q
                         net (fo=1, routed)           0.161     1.208    design_1_i/axi_smc_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_mux_payld/s_sc_payld[79]
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.099     1.307 r  design_1_i/axi_smc_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_mux_payld/gen_pipe[1].pipe[1][80]_i_1/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/axi_smc_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/pipe[0][79]
    SLICE_X43Y50         FDRE                                         r  design_1_i/axi_smc_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.825     1.191    design_1_i/axi_smc_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X43Y50         FDRE                                         r  design_1_i/axi_smc_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    design_1_i/axi_smc_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.574     0.910    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.110     1.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X30Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.566%)  route 0.168ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.560     0.896    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y38         FDRE                                         r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.168     1.205    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD3
    SLICE_X38Y38         RAMD32                                       r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.827     1.193    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X38Y38         RAMD32                                       r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.149    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.566%)  route 0.168ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.560     0.896    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y38         FDRE                                         r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.168     1.205    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD3
    SLICE_X38Y38         RAMD32                                       r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.827     1.193    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X38Y38         RAMD32                                       r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.149    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.566%)  route 0.168ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.560     0.896    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y38         FDRE                                         r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.168     1.205    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD3
    SLICE_X38Y38         RAMD32                                       r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.827     1.193    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X38Y38         RAMD32                                       r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.149    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.566%)  route 0.168ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.560     0.896    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y38         FDRE                                         r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.168     1.205    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD3
    SLICE_X38Y38         RAMD32                                       r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.827     1.193    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X38Y38         RAMD32                                       r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.149    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.566%)  route 0.168ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.560     0.896    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y38         FDRE                                         r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.168     1.205    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD3
    SLICE_X38Y38         RAMD32                                       r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.827     1.193    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X38Y38         RAMD32                                       r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.149    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.566%)  route 0.168ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.560     0.896    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y38         FDRE                                         r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.168     1.205    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD3
    SLICE_X38Y38         RAMD32                                       r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.827     1.193    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X38Y38         RAMD32                                       r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.149    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.566%)  route 0.168ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.560     0.896    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y38         FDRE                                         r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.168     1.205    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD3
    SLICE_X38Y38         RAMS32                                       r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.827     1.193    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X38Y38         RAMS32                                       r  design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X38Y38         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.149    design_1_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X0Y46     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X3Y47     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X7Y46     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awprot_d_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X7Y46     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awprot_d_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X3Y47     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awprot_d_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X7Y46     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X9Y42     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X9Y42     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X9Y42     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[3]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y71    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y71    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y71    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y71    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y71    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y71    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y71    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y71    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X46Y71    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X46Y71    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y44     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y44     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y44     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y44     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y44     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y44     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y44     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y44     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X46Y63    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X46Y63    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       20.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.860ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.518ns (15.171%)  route 2.896ns (84.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.735     3.029    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X82Y37         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y37         FDRE (Prop_fdre_C_Q)         0.518     3.547 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          2.896     6.443    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]_0[0]
    SLICE_X106Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X106Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.230    28.109    
                         clock uncertainty           -0.377    27.732    
    SLICE_X106Y4         FDRE (Setup_fdre_C_R)       -0.429    27.303    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         27.303    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                 20.860    

Slack (MET) :             20.860ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.518ns (15.171%)  route 2.896ns (84.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.735     3.029    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X82Y37         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y37         FDRE (Prop_fdre_C_Q)         0.518     3.547 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          2.896     6.443    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]_0[0]
    SLICE_X106Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X106Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.230    28.109    
                         clock uncertainty           -0.377    27.732    
    SLICE_X106Y4         FDRE (Setup_fdre_C_R)       -0.429    27.303    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         27.303    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                 20.860    

Slack (MET) :             20.860ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.518ns (15.171%)  route 2.896ns (84.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.735     3.029    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X82Y37         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y37         FDRE (Prop_fdre_C_Q)         0.518     3.547 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          2.896     6.443    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]_0[0]
    SLICE_X106Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X106Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.230    28.109    
                         clock uncertainty           -0.377    27.732    
    SLICE_X106Y4         FDRE (Setup_fdre_C_R)       -0.429    27.303    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         27.303    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                 20.860    

Slack (MET) :             20.920ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.232ns (33.609%)  route 2.434ns (66.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.884     3.178    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_DCLK_DRDY)
                                                      0.984     4.162 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DRDY
                         net (fo=6, routed)           1.767     5.929    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/drdy
    SLICE_X106Y4         LUT5 (Prop_lut5_I0_O)        0.124     6.053 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state[1]_i_3/O
                         net (fo=1, routed)           0.667     6.720    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state[1]_i_3_n_0
    SLICE_X106Y4         LUT6 (Prop_lut6_I5_O)        0.124     6.844 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.844    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/next_state[1]
    SLICE_X106Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X106Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.230    28.109    
                         clock uncertainty           -0.377    27.732    
    SLICE_X106Y4         FDRE (Setup_fdre_C_D)        0.031    27.763    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         27.763    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                 20.920    

Slack (MET) :             21.001ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.518ns (15.825%)  route 2.755ns (84.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.735     3.029    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X82Y37         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y37         FDRE (Prop_fdre_C_Q)         0.518     3.547 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          2.755     6.302    design_1_i/dispsub_0/inst/dclkgen/CRST
    SLICE_X106Y6         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X106Y6         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[6]/C
                         clock pessimism              0.230    28.109    
                         clock uncertainty           -0.377    27.732    
    SLICE_X106Y6         FDRE (Setup_fdre_C_R)       -0.429    27.303    design_1_i/dispsub_0/inst/dclkgen/start_reg[6]
  -------------------------------------------------------------------
                         required time                         27.303    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 21.001    

Slack (MET) :             21.001ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.518ns (15.825%)  route 2.755ns (84.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.735     3.029    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X82Y37         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y37         FDRE (Prop_fdre_C_Q)         0.518     3.547 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          2.755     6.302    design_1_i/dispsub_0/inst/dclkgen/CRST
    SLICE_X106Y6         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X106Y6         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[7]/C
                         clock pessimism              0.230    28.109    
                         clock uncertainty           -0.377    27.732    
    SLICE_X106Y6         FDRE (Setup_fdre_C_R)       -0.429    27.303    design_1_i/dispsub_0/inst/dclkgen/start_reg[7]
  -------------------------------------------------------------------
                         required time                         27.303    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 21.001    

Slack (MET) :             21.004ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.704ns (19.650%)  route 2.879ns (80.350%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 27.878 - 25.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.882     3.176    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X110Y3         FDSE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDSE (Prop_fdse_C_Q)         0.456     3.632 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/Q
                         net (fo=33, routed)          1.311     4.943    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state[0]
    SLICE_X107Y6         LUT5 (Prop_lut5_I1_O)        0.124     5.067 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr[5]_i_2/O
                         net (fo=14, routed)          1.568     6.635    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr[5]_i_2_n_0
    SLICE_X107Y7         LUT6 (Prop_lut6_I4_O)        0.124     6.759 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_rep[6]_i_1/O
                         net (fo=1, routed)           0.000     6.759    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_rep[6]_i_1_n_0
    SLICE_X107Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.699    27.878    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X107Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[6]/C
                         clock pessimism              0.230    28.108    
                         clock uncertainty           -0.377    27.731    
    SLICE_X107Y7         FDRE (Setup_fdre_C_D)        0.031    27.762    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         27.762    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                 21.004    

Slack (MET) :             21.065ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.729%)  route 2.759ns (78.271%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.880     3.174    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X108Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y7         FDRE (Prop_fdre_C_Q)         0.518     3.692 f  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[5]/Q
                         net (fo=43, routed)          1.785     5.477    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep_n_0_[5]
    SLICE_X108Y2         LUT6 (Prop_lut6_I5_O)        0.124     5.601 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g1_b21/O
                         net (fo=5, routed)           0.974     6.575    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g1_b21_n_0
    SLICE_X111Y0         LUT3 (Prop_lut3_I0_O)        0.124     6.699 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[1]_i_1/O
                         net (fo=1, routed)           0.000     6.699    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/p_0_out[1]
    SLICE_X111Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.703    27.882    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X111Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[1]/C
                         clock pessimism              0.230    28.112    
                         clock uncertainty           -0.377    27.735    
    SLICE_X111Y0         FDRE (Setup_fdre_C_D)        0.029    27.764    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[1]
  -------------------------------------------------------------------
                         required time                         27.764    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                 21.065    

Slack (MET) :             21.083ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.794ns (22.345%)  route 2.759ns (77.655%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.880     3.174    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X108Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y7         FDRE (Prop_fdre_C_Q)         0.518     3.692 f  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[5]/Q
                         net (fo=43, routed)          1.785     5.477    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep_n_0_[5]
    SLICE_X108Y2         LUT6 (Prop_lut6_I5_O)        0.124     5.601 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g1_b21/O
                         net (fo=5, routed)           0.974     6.575    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g1_b21_n_0
    SLICE_X111Y0         LUT3 (Prop_lut3_I0_O)        0.152     6.727 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[2]_i_1/O
                         net (fo=1, routed)           0.000     6.727    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/p_0_out[2]
    SLICE_X111Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.703    27.882    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X111Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[2]/C
                         clock pessimism              0.230    28.112    
                         clock uncertainty           -0.377    27.735    
    SLICE_X111Y0         FDRE (Setup_fdre_C_D)        0.075    27.810    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[2]
  -------------------------------------------------------------------
                         required time                         27.810    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                 21.083    

Slack (MET) :             21.104ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.518ns (16.326%)  route 2.655ns (83.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.735     3.029    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X82Y37         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y37         FDRE (Prop_fdre_C_Q)         0.518     3.547 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          2.655     6.202    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]_0[0]
    SLICE_X110Y3         FDSE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.702    27.882    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X110Y3         FDSE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.230    28.111    
                         clock uncertainty           -0.377    27.734    
    SLICE_X110Y3         FDSE (Setup_fdse_C_S)       -0.429    27.305    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         27.305    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 21.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X111Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y0         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[1]/Q
                         net (fo=1, routed)           0.102     1.222    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[1]
    SLICE_X112Y0         LUT5 (Prop_lut5_I3_O)        0.045     1.267 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[1]_i_1/O
                         net (fo=1, routed)           0.000     1.267    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[1]_i_1_n_0
    SLICE_X112Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[1]/C
                         clock pessimism             -0.285     0.995    
    SLICE_X112Y0         FDRE (Hold_fdre_C_D)         0.120     1.115    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.143%)  route 0.106ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X110Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y2         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[24]/Q
                         net (fo=1, routed)           0.106     1.225    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[24]
    SLICE_X112Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[0]/C
                         clock pessimism             -0.285     0.995    
    SLICE_X112Y2         FDRE (Hold_fdre_C_D)         0.075     1.070    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/start_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.640     0.976    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/dispsub_0/inst/dclkgen/start_reg[2]/Q
                         net (fo=1, routed)           0.115     1.231    design_1_i/dispsub_0/inst/dclkgen/start[2]
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.911     1.277    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[3]/C
                         clock pessimism             -0.301     0.976    
    SLICE_X106Y7         FDRE (Hold_fdre_C_D)         0.071     1.047    design_1_i/dispsub_0/inst/dclkgen/start_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[14]/Q
                         net (fo=1, routed)           0.107     1.227    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[14]
    SLICE_X113Y1         LUT5 (Prop_lut5_I3_O)        0.045     1.272 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[14]_i_1/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[14]_i_1_n_0
    SLICE_X113Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[14]/C
                         clock pessimism             -0.285     0.995    
    SLICE_X113Y1         FDRE (Hold_fdre_C_D)         0.092     1.087    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.894%)  route 0.135ns (42.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.641     0.977    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X107Y4         FDSE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y4         FDSE (Prop_fdse_C_Q)         0.141     1.118 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[0]/Q
                         net (fo=7, routed)           0.135     1.253    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count[0]
    SLICE_X108Y4         LUT6 (Prop_lut6_I2_O)        0.045     1.298 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.298    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count[3]_i_1_n_0
    SLICE_X108Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.912     1.278    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X108Y4         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[3]/C
                         clock pessimism             -0.286     0.993    
    SLICE_X108Y4         FDRE (Hold_fdre_C_D)         0.120     1.113    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DI[11]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.426%)  route 0.246ns (63.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y1         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[11]/Q
                         net (fo=2, routed)           0.246     1.366    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/di[11]
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.916     1.282    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
                         clock pessimism             -0.263     1.019    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Hold_mmcme2_adv_DCLK_DI[11])
                                                      0.150     1.169    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.640     0.976    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y7         FDRE (Prop_fdre_C_Q)         0.128     1.104 r  design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/Q
                         net (fo=1, routed)           0.062     1.165    design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg_n_0_[0]
    SLICE_X106Y7         LUT4 (Prop_lut4_I0_O)        0.099     1.264 r  design_1_i/dispsub_0/inst/dclkgen/start[0]_i_1/O
                         net (fo=1, routed)           0.000     1.264    design_1_i/dispsub_0/inst/dclkgen/p_3_out[0]
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.911     1.277    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[0]/C
                         clock pessimism             -0.301     0.976    
    SLICE_X106Y7         FDRE (Hold_fdre_C_D)         0.091     1.067    design_1_i/dispsub_0/inst/dclkgen/start_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DADDR[0]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.868%)  route 0.228ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[0]/Q
                         net (fo=1, routed)           0.228     1.370    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/daddr[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.916     1.282    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
                         clock pessimism             -0.263     1.019    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Hold_mmcme2_adv_DCLK_DADDR[0])
                                                      0.150     1.169    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[11]/Q
                         net (fo=1, routed)           0.136     1.256    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[11]
    SLICE_X113Y1         LUT5 (Prop_lut5_I3_O)        0.045     1.301 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[11]_i_1/O
                         net (fo=1, routed)           0.000     1.301    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[11]_i_1_n_0
    SLICE_X113Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[11]/C
                         clock pessimism             -0.285     0.995    
    SLICE_X113Y1         FDRE (Hold_fdre_C_D)         0.091     1.086    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X111Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y1         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[3]/Q
                         net (fo=2, routed)           0.123     1.242    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[3]
    SLICE_X111Y1         LUT5 (Prop_lut5_I4_O)        0.045     1.287 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[3]_i_1/O
                         net (fo=1, routed)           0.000     1.287    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[3]_i_1_n_0
    SLICE_X111Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X111Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[3]/C
                         clock pessimism             -0.301     0.979    
    SLICE_X111Y1         FDRE (Hold_fdre_C_D)         0.092     1.071    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999         25.000      20.001     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17   design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X82Y37     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X82Y37     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X90Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X90Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X102Y12    design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X102Y12    design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X106Y7     design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.001     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X82Y37     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X82Y37     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X82Y37     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X82Y37     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X90Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X90Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.001     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X82Y37     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X82Y37     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X82Y37     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X82Y37     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X90Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X90Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk0_bufgin
  To Clock:  clk0_bufgin

Setup :            0  Failing Endpoints,  Worst Slack       35.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.361ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.456ns (12.176%)  route 3.289ns (87.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.730     3.027    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.289     6.772    design_1_i/dispsub_0/inst/DRST
    SLICE_X82Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[5]/C
                         clock pessimism              0.115    42.844    
                         clock uncertainty           -0.187    42.657    
    SLICE_X82Y90         FDRE (Setup_fdre_C_R)       -0.524    42.133    design_1_i/dispsub_0/inst/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         42.133    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                 35.361    

Slack (MET) :             35.361ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.456ns (12.176%)  route 3.289ns (87.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.730     3.027    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.289     6.772    design_1_i/dispsub_0/inst/DRST
    SLICE_X82Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[6]/C
                         clock pessimism              0.115    42.844    
                         clock uncertainty           -0.187    42.657    
    SLICE_X82Y90         FDRE (Setup_fdre_C_R)       -0.524    42.133    design_1_i/dispsub_0/inst/rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         42.133    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                 35.361    

Slack (MET) :             35.361ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.456ns (12.176%)  route 3.289ns (87.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.730     3.027    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.289     6.772    design_1_i/dispsub_0/inst/DRST
    SLICE_X82Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[8]/C
                         clock pessimism              0.115    42.844    
                         clock uncertainty           -0.187    42.657    
    SLICE_X82Y90         FDRE (Setup_fdre_C_R)       -0.524    42.133    design_1_i/dispsub_0/inst/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         42.133    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                 35.361    

Slack (MET) :             35.361ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.456ns (12.176%)  route 3.289ns (87.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.730     3.027    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.289     6.772    design_1_i/dispsub_0/inst/DRST
    SLICE_X82Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[9]/C
                         clock pessimism              0.115    42.844    
                         clock uncertainty           -0.187    42.657    
    SLICE_X82Y90         FDRE (Setup_fdre_C_R)       -0.524    42.133    design_1_i/dispsub_0/inst/rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         42.133    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                 35.361    

Slack (MET) :             35.456ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.456ns (12.176%)  route 3.289ns (87.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.730     3.027    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.289     6.772    design_1_i/dispsub_0/inst/DRST
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[19]/C
                         clock pessimism              0.115    42.844    
                         clock uncertainty           -0.187    42.657    
    SLICE_X83Y90         FDRE (Setup_fdre_C_R)       -0.429    42.228    design_1_i/dispsub_0/inst/rgb_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         42.228    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                 35.456    

Slack (MET) :             35.456ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.456ns (12.176%)  route 3.289ns (87.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.730     3.027    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.289     6.772    design_1_i/dispsub_0/inst/DRST
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[1]/C
                         clock pessimism              0.115    42.844    
                         clock uncertainty           -0.187    42.657    
    SLICE_X83Y90         FDRE (Setup_fdre_C_R)       -0.429    42.228    design_1_i/dispsub_0/inst/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         42.228    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                 35.456    

Slack (MET) :             35.456ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.456ns (12.176%)  route 3.289ns (87.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.730     3.027    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.289     6.772    design_1_i/dispsub_0/inst/DRST
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[2]/C
                         clock pessimism              0.115    42.844    
                         clock uncertainty           -0.187    42.657    
    SLICE_X83Y90         FDRE (Setup_fdre_C_R)       -0.429    42.228    design_1_i/dispsub_0/inst/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         42.228    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                 35.456    

Slack (MET) :             35.456ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.456ns (12.176%)  route 3.289ns (87.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.730     3.027    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.289     6.772    design_1_i/dispsub_0/inst/DRST
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[3]/C
                         clock pessimism              0.115    42.844    
                         clock uncertainty           -0.187    42.657    
    SLICE_X83Y90         FDRE (Setup_fdre_C_R)       -0.429    42.228    design_1_i/dispsub_0/inst/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         42.228    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                 35.456    

Slack (MET) :             35.480ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/genblk1[10].od_i/D1
                            (rising edge-triggered cell ODDR clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.518ns (14.260%)  route 3.115ns (85.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 43.022 - 40.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.720     3.017    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.518     3.535 r  design_1_i/dispsub_0/inst/rgb_reg_reg[10]/Q
                         net (fo=1, routed)           3.115     6.650    design_1_i/dispsub_0/inst/rgb_reg_reg_n_0_[10]
    OLOGIC_X1Y141        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[10].od_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.839    43.022    design_1_i/dispsub_0/inst/DCLK
    OLOGIC_X1Y141        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[10].od_i/C
                         clock pessimism              0.129    43.151    
                         clock uncertainty           -0.187    42.964    
    OLOGIC_X1Y141        ODDR (Setup_oddr_C_D1)      -0.834    42.130    design_1_i/dispsub_0/inst/genblk1[10].od_i
  -------------------------------------------------------------------
                         required time                         42.130    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                 35.480    

Slack (MET) :             35.492ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/rgb_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/genblk1[11].od_i/D2
                            (rising edge-triggered cell ODDR clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.518ns (14.313%)  route 3.101ns (85.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 43.022 - 40.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.722     3.019    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.518     3.537 r  design_1_i/dispsub_0/inst/rgb_reg_reg[23]/Q
                         net (fo=1, routed)           3.101     6.638    design_1_i/dispsub_0/inst/din2[11]
    OLOGIC_X1Y142        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[11].od_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.839    43.022    design_1_i/dispsub_0/inst/DCLK
    OLOGIC_X1Y142        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[11].od_i/C
                         clock pessimism              0.129    43.151    
                         clock uncertainty           -0.187    42.964    
    OLOGIC_X1Y142        ODDR (Setup_oddr_C_D2)      -0.834    42.130    design_1_i/dispsub_0/inst/genblk1[11].od_i
  -------------------------------------------------------------------
                         required time                         42.130    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                 35.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/drst_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.585     0.923    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/Q
                         net (fo=1, routed)           0.116     1.180    design_1_i/dispsub_0/inst/drst_ff_reg_n_0_[0]
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.852     1.220    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                         clock pessimism             -0.297     0.922    
    SLICE_X69Y43         FDRE (Hold_fdre_C_D)         0.066     0.988    design_1_i/dispsub_0/inst/drst_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/de0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.580     0.918    design_1_i/dispsub_0/inst/DCLK
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  design_1_i/dispsub_0/inst/de0_reg/Q
                         net (fo=1, routed)           0.116     1.198    design_1_i/dispsub_0/inst/de0
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.848     1.216    design_1_i/dispsub_0/inst/DCLK
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_DE_reg/C
                         clock pessimism             -0.298     0.917    
    SLICE_X54Y45         FDRE (Hold_fdre_C_D)         0.059     0.976    design_1_i/dispsub_0/inst/DVI_DE_reg
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/hsync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_HSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.580     0.918    design_1_i/dispsub_0/inst/DCLK
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/hsync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  design_1_i/dispsub_0/inst/hsync0_reg/Q
                         net (fo=1, routed)           0.112     1.194    design_1_i/dispsub_0/inst/hsync0
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.848     1.216    design_1_i/dispsub_0/inst/DCLK
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_HSYNC_reg/C
                         clock pessimism             -0.298     0.917    
    SLICE_X54Y45         FDRE (Hold_fdre_C_D)         0.052     0.969    design_1_i/dispsub_0/inst/DVI_HSYNC_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/vsync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_VSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.567     0.905    design_1_i/dispsub_0/inst/DCLK
    SLICE_X56Y76         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/dispsub_0/inst/vsync0_reg/Q
                         net (fo=1, routed)           0.184     1.230    design_1_i/dispsub_0/inst/vsync0
    SLICE_X56Y76         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.834     1.202    design_1_i/dispsub_0/inst/DCLK
    SLICE_X56Y76         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_VSYNC_reg/C
                         clock pessimism             -0.297     0.905    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.070     0.975    design_1_i/dispsub_0/inst/DVI_VSYNC_reg
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_DE_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.009%)  route 0.329ns (69.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.585     0.923    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.329     1.392    design_1_i/dispsub_0/inst/DRST
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_DE_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.848     1.216    design_1_i/dispsub_0/inst/DCLK
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_DE_reg/C
                         clock pessimism             -0.263     0.952    
    SLICE_X54Y45         FDRE (Hold_fdre_C_R)         0.009     0.961    design_1_i/dispsub_0/inst/DVI_DE_reg
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_HSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.009%)  route 0.329ns (69.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.585     0.923    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.329     1.392    design_1_i/dispsub_0/inst/DRST
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_HSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.848     1.216    design_1_i/dispsub_0/inst/DCLK
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_HSYNC_reg/C
                         clock pessimism             -0.263     0.952    
    SLICE_X54Y45         FDRE (Hold_fdre_C_R)         0.009     0.961    design_1_i/dispsub_0/inst/DVI_HSYNC_reg
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/de0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.009%)  route 0.329ns (69.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.585     0.923    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.329     1.392    design_1_i/dispsub_0/inst/DRST
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.848     1.216    design_1_i/dispsub_0/inst/DCLK
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/C
                         clock pessimism             -0.263     0.952    
    SLICE_X54Y45         FDRE (Hold_fdre_C_R)         0.009     0.961    design_1_i/dispsub_0/inst/de0_reg
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/hsync0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.009%)  route 0.329ns (69.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.585     0.923    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.329     1.392    design_1_i/dispsub_0/inst/DRST
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/hsync0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.848     1.216    design_1_i/dispsub_0/inst/DCLK
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/hsync0_reg/C
                         clock pessimism             -0.263     0.952    
    SLICE_X54Y45         FDRE (Hold_fdre_C_R)         0.009     0.961    design_1_i/dispsub_0/inst/hsync0_reg
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_VSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.801%)  route 0.812ns (85.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.585     0.923    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.812     1.875    design_1_i/dispsub_0/inst/DRST
    SLICE_X56Y76         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_VSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.834     1.202    design_1_i/dispsub_0/inst/DCLK
    SLICE_X56Y76         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_VSYNC_reg/C
                         clock pessimism             -0.030     1.172    
    SLICE_X56Y76         FDRE (Hold_fdre_C_R)        -0.018     1.154    design_1_i/dispsub_0/inst/DVI_VSYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/vsync0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.801%)  route 0.812ns (85.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.585     0.923    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.812     1.875    design_1_i/dispsub_0/inst/DRST
    SLICE_X56Y76         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.834     1.202    design_1_i/dispsub_0/inst/DCLK
    SLICE_X56Y76         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/C
                         clock pessimism             -0.030     1.172    
    SLICE_X56Y76         FDRE (Hold_fdre_C_R)        -0.018     1.154    design_1_i/dispsub_0/inst/vsync0_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.721    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_bufgin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/I
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y133    design_1_i/dispsub_0/inst/genblk1[0].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y141    design_1_i/dispsub_0/inst/genblk1[10].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y142    design_1_i/dispsub_0/inst/genblk1[11].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y134    design_1_i/dispsub_0/inst/genblk1[1].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y119    design_1_i/dispsub_0/inst/genblk1[2].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y120    design_1_i/dispsub_0/inst/genblk1[3].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y135    design_1_i/dispsub_0/inst/genblk1[4].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y136    design_1_i/dispsub_0/inst/genblk1[5].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y139    design_1_i/dispsub_0/inst/genblk1[6].od_i/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y45     design_1_i/dispsub_0/inst/DVI_DE_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y45     design_1_i/dispsub_0/inst/DVI_HSYNC_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y45     design_1_i/dispsub_0/inst/de0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y45     design_1_i/dispsub_0/inst/hsync0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y45     design_1_i/dispsub_0/inst/DVI_DE_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y45     design_1_i/dispsub_0/inst/DVI_HSYNC_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y76     design_1_i/dispsub_0/inst/DVI_VSYNC_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y45     design_1_i/dispsub_0/inst/de0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y45     design_1_i/dispsub_0/inst/hsync0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y89     design_1_i/dispsub_0/inst/rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y76     design_1_i/dispsub_0/inst/DVI_VSYNC_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y43     design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y43     design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y43     design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y43     design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y89     design_1_i/dispsub_0/inst/rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y87     design_1_i/dispsub_0/inst/rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y87     design_1_i/dispsub_0/inst/rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y87     design_1_i/dispsub_0/inst/rgb_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y87     design_1_i/dispsub_0/inst/rgb_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufgin
  To Clock:  clk1_bufgin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufgin
Waveform(ns):       { -2.500 17.500 }
Period(ns):         40.000
Sources:            { design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK1/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_bufgin
  To Clock:  clkfb_bufgin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_bufgin
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         25.000      22.845     BUFGCTRL_X0Y2    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_FB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  rd_clk
  To Clock:  rd_clk

Setup :            0  Failing Endpoints,  Worst Slack       34.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.028ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 2.454ns (43.211%)  route 3.225ns (56.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 41.540 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.703     1.703    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.157 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           3.225     7.383    design_1_i/display_0/inst/disp_buffer/fifo_out[2]
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.540    41.540    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[2]/C
                         clock pessimism              0.000    41.540    
                         clock uncertainty           -0.098    41.441    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)       -0.031    41.410    design_1_i/display_0/inst/disp_buffer/DSP_B_reg[2]
  -------------------------------------------------------------------
                         required time                         41.410    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                 34.028    

Slack (MET) :             34.047ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 2.454ns (43.335%)  route 3.209ns (56.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 41.540 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.703     1.703    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.157 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=1, routed)           3.209     7.366    design_1_i/display_0/inst/disp_buffer/fifo_out[6]
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.540    41.540    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[6]/C
                         clock pessimism              0.000    41.540    
                         clock uncertainty           -0.098    41.441    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)       -0.028    41.413    design_1_i/display_0/inst/disp_buffer/DSP_B_reg[6]
  -------------------------------------------------------------------
                         required time                         41.413    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                 34.047    

Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 2.454ns (43.546%)  route 3.181ns (56.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 41.540 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.703     1.703    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.157 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           3.181     7.339    design_1_i/display_0/inst/disp_buffer/fifo_out[5]
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.540    41.540    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/C
                         clock pessimism              0.000    41.540    
                         clock uncertainty           -0.098    41.441    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)       -0.045    41.396    design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]
  -------------------------------------------------------------------
                         required time                         41.396    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.173ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 2.454ns (44.356%)  route 3.078ns (55.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 41.540 - 40.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.707     1.707    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     4.161 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           3.078     7.240    design_1_i/display_0/inst/disp_buffer/fifo_out[17]
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.540    41.540    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/C
                         clock pessimism              0.000    41.540    
                         clock uncertainty           -0.098    41.441    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)       -0.028    41.413    design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]
  -------------------------------------------------------------------
                         required time                         41.413    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                 34.173    

Slack (MET) :             34.229ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 2.454ns (44.856%)  route 3.017ns (55.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 41.533 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.703     1.703    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.157 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           3.017     7.174    design_1_i/display_0/inst/disp_buffer/fifo_out[0]
    SLICE_X66Y80         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.533    41.533    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X66Y80         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[0]/C
                         clock pessimism              0.000    41.533    
                         clock uncertainty           -0.098    41.434    
    SLICE_X66Y80         FDRE (Setup_fdre_C_D)       -0.031    41.403    design_1_i/display_0/inst/disp_buffer/DSP_B_reg[0]
  -------------------------------------------------------------------
                         required time                         41.403    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                 34.229    

Slack (MET) :             34.442ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 2.454ns (47.012%)  route 2.766ns (52.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 41.529 - 40.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.707     1.707    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     4.161 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=1, routed)           2.766     6.927    design_1_i/display_0/inst/disp_buffer/fifo_out[21]
    SLICE_X64Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.529    41.529    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/C
                         clock pessimism              0.000    41.529    
                         clock uncertainty           -0.098    41.430    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)       -0.061    41.369    design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]
  -------------------------------------------------------------------
                         required time                         41.369    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 34.442    

Slack (MET) :             34.454ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 2.454ns (46.999%)  route 2.767ns (53.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 41.525 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.703     1.703    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.157 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           2.767     6.925    design_1_i/display_0/inst/disp_buffer/fifo_out[3]
    SLICE_X58Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.525    41.525    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X58Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[3]/C
                         clock pessimism              0.000    41.525    
                         clock uncertainty           -0.098    41.426    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)       -0.047    41.379    design_1_i/display_0/inst/disp_buffer/DSP_B_reg[3]
  -------------------------------------------------------------------
                         required time                         41.379    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                 34.454    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 2.454ns (47.735%)  route 2.687ns (52.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 41.525 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.703     1.703    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     4.157 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.687     6.844    design_1_i/display_0/inst/disp_buffer/fifo_out[8]
    SLICE_X58Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.525    41.525    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X58Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[0]/C
                         clock pessimism              0.000    41.525    
                         clock uncertainty           -0.098    41.426    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)       -0.045    41.381    design_1_i/display_0/inst/disp_buffer/DSP_G_reg[0]
  -------------------------------------------------------------------
                         required time                         41.381    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                 34.537    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 2.454ns (47.718%)  route 2.689ns (52.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 41.525 - 40.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.703     1.703    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.157 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[7]
                         net (fo=1, routed)           2.689     6.846    design_1_i/display_0/inst/disp_buffer/fifo_out[7]
    SLICE_X58Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.525    41.525    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X58Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[7]/C
                         clock pessimism              0.000    41.525    
                         clock uncertainty           -0.098    41.426    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)       -0.043    41.383    design_1_i/display_0/inst/disp_buffer/DSP_B_reg[7]
  -------------------------------------------------------------------
                         required time                         41.383    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                 34.537    

Slack (MET) :             34.560ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.454ns (48.289%)  route 2.628ns (51.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 41.529 - 40.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.707     1.707    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.161 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.628     6.789    design_1_i/display_0/inst/disp_buffer/fifo_out[13]
    SLICE_X64Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.529    41.529    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[5]/C
                         clock pessimism              0.000    41.529    
                         clock uncertainty           -0.098    41.430    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)       -0.081    41.349    design_1_i/display_0/inst/disp_buffer/DSP_G_reg[5]
  -------------------------------------------------------------------
                         required time                         41.349    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                 34.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.578     0.578    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.774    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X31Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.843     0.843    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.265     0.578    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.075     0.653    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.576     0.576    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y26         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.772    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X31Y26         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.841     0.841    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y26         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.265     0.576    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.075     0.651    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.550     0.550    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X41Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.746    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X41Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.815     0.815    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X41Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.265     0.550    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.075     0.625    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/syncgen/DSP_preDE_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.164ns (30.112%)  route 0.381ns (69.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X46Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_preDE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/display_0/inst/syncgen/DSP_preDE_reg/Q
                         net (fo=7, routed)           0.381     1.096    design_1_i/display_0/inst/disp_buffer/rd_en
    SLICE_X54Y33         SRL16E                                       r  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.841     0.841    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X54Y33         SRL16E                                       r  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/CLK
                         clock pessimism             -0.005     0.836    
    SLICE_X54Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.953    design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.771    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X32Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.816     0.816    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.264     0.552    
    SLICE_X32Y28         FDRE (Hold_fdre_C_D)         0.064     0.616    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.578     0.578    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     0.742 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.797    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X30Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.843     0.843    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.265     0.578    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.064     0.642    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.771    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X32Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.816     0.816    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.264     0.552    
    SLICE_X32Y28         FDRE (Hold_fdre_C_D)         0.060     0.612    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.578     0.578    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     0.742 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.797    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X30Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.843     0.843    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.265     0.578    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.060     0.638    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.576     0.576    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y26         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.795    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X30Y26         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.841     0.841    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y26         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.265     0.576    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.060     0.636    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.551     0.551    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X42Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDPE (Prop_fdpe_C_Q)         0.164     0.715 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.770    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X42Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.816     0.816    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X42Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.265     0.551    
    SLICE_X42Y29         FDPE (Hold_fdpe_C_D)         0.060     0.611    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rd_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/display_0/inst/DCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y14  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8   design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X42Y29  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X42Y29  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X42Y28  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X42Y28  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X42Y28  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y28  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y28  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y28  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X54Y33  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X54Y33  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y32  design_1_i/display_0/inst/syncgen/HCNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y32  design_1_i/display_0/inst/syncgen/HCNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y32  design_1_i/display_0/inst/syncgen/HCNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y32  design_1_i/display_0/inst/syncgen/HCNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y26  design_1_i/display_0/inst/syncgen/VCNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y26  design_1_i/display_0/inst/syncgen/VCNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y25  design_1_i/display_0/inst/syncgen/VCNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y25  design_1_i/display_0/inst/syncgen/VCNT_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X54Y33  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X54Y33  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X42Y29  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X42Y29  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X42Y29  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X42Y29  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X42Y28  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X42Y28  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y28  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y28  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  wr_clk
  To Clock:  wr_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.580ns (11.249%)  route 4.576ns (88.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 9.465 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X43Y30         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.622     5.734    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X31Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.858 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.954     6.812    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.465     9.465    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X33Y77         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[10]/C
                         clock pessimism              0.000     9.465    
                         clock uncertainty           -0.035     9.429    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429     9.000    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[10]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.580ns (11.249%)  route 4.576ns (88.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 9.465 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X43Y30         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.622     5.734    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X31Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.858 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.954     6.812    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.465     9.465    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X33Y77         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[11]/C
                         clock pessimism              0.000     9.465    
                         clock uncertainty           -0.035     9.429    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429     9.000    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[11]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.580ns (11.249%)  route 4.576ns (88.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 9.465 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X43Y30         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.622     5.734    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X31Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.858 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.954     6.812    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.465     9.465    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X33Y77         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[6]/C
                         clock pessimism              0.000     9.465    
                         clock uncertainty           -0.035     9.429    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429     9.000    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.580ns (11.249%)  route 4.576ns (88.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 9.465 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X43Y30         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.622     5.734    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X31Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.858 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.954     6.812    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.465     9.465    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X33Y77         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[7]/C
                         clock pessimism              0.000     9.465    
                         clock uncertainty           -0.035     9.429    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429     9.000    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[7]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.580ns (11.249%)  route 4.576ns (88.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 9.465 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X43Y30         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.622     5.734    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X31Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.858 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.954     6.812    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.465     9.465    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X33Y77         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[8]/C
                         clock pessimism              0.000     9.465    
                         clock uncertainty           -0.035     9.429    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429     9.000    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.580ns (11.249%)  route 4.576ns (88.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 9.465 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X43Y30         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.622     5.734    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X31Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.858 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.954     6.812    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.465     9.465    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X33Y77         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]/C
                         clock pessimism              0.000     9.465    
                         clock uncertainty           -0.035     9.429    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429     9.000    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.580ns (11.529%)  route 4.451ns (88.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 9.472 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X43Y30         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.622     5.734    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X31Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.858 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.829     6.687    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X34Y82         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.472     9.472    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X34Y82         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[20]/C
                         clock pessimism              0.000     9.472    
                         clock uncertainty           -0.035     9.436    
    SLICE_X34Y82         FDRE (Setup_fdre_C_R)       -0.524     8.912    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[20]
  -------------------------------------------------------------------
                         required time                          8.912    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.580ns (11.529%)  route 4.451ns (88.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 9.472 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X43Y30         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.622     5.734    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X31Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.858 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.829     6.687    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X34Y82         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.472     9.472    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X34Y82         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[21]/C
                         clock pessimism              0.000     9.472    
                         clock uncertainty           -0.035     9.436    
    SLICE_X34Y82         FDRE (Setup_fdre_C_R)       -0.524     8.912    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[21]
  -------------------------------------------------------------------
                         required time                          8.912    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.580ns (11.436%)  route 4.492ns (88.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 9.475 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X43Y30         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.622     5.734    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X31Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.858 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.870     6.728    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X35Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.475     9.475    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X35Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[23]/C
                         clock pessimism              0.000     9.475    
                         clock uncertainty           -0.035     9.439    
    SLICE_X35Y85         FDRE (Setup_fdre_C_R)       -0.429     9.010    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.580ns (11.436%)  route 4.492ns (88.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 9.475 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X43Y30         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          3.622     5.734    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X31Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.858 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.870     6.728    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X35Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.475     9.475    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X35Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[24]/C
                         clock pessimism              0.000     9.475    
                         clock uncertainty           -0.035     9.439    
    SLICE_X35Y85         FDRE (Setup_fdre_C_R)       -0.429     9.010    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[24]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                  2.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.750    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X33Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.263     0.554    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.076     0.630    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.556     0.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.752    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.820     0.820    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.264     0.556    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.076     0.632    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.750    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X33Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.263     0.554    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.075     0.629    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.750    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X33Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.264     0.554    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.075     0.629    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.555     0.555    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.751    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X33Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.264     0.555    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.075     0.630    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.556     0.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.752    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.820     0.820    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.264     0.556    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.075     0.631    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.694 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.749    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X41Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.265     0.553    
    SLICE_X41Y29         FDPE (Hold_fdpe_C_D)         0.075     0.628    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.750    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X33Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.817     0.817    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.263     0.554    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.071     0.625    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.555     0.555    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.751    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X33Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.264     0.555    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.071     0.626    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.556     0.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.752    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.820     0.820    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.264     0.556    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.071     0.627    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wr_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/display_0/inst/ACLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y14  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8   design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X38Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X38Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X38Y29  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X38Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X38Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X39Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X39Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X39Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X38Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X38Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X38Y29  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X38Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X38Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X39Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X39Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y34  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y34  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y34  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y34  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[9]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X38Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X38Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X38Y29  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X38Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X38Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y30  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  wr_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.265ns (40.341%)  route 3.350ns (59.659%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        0.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 10.670 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.679     1.679    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.419     2.098 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.401     4.499    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X35Y34         LUT2 (Prop_lut2_I0_O)        0.299     4.798 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.798    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.330 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.444    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.558 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.558    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.672 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.672    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.786 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.786    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.021 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__4/O[0]
                         net (fo=2, routed)           0.949     6.970    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[34]
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.324     7.294 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1088]_i_1/O
                         net (fo=1, routed)           0.000     7.294    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1088]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.491    10.670    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X33Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]/C
                         clock pessimism              0.000    10.670    
                         clock uncertainty           -0.125    10.545    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)        0.075    10.620    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1083]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 2.141ns (38.961%)  route 3.354ns (61.039%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 10.670 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.679     1.679    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.419     2.098 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.401     4.499    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X35Y34         LUT2 (Prop_lut2_I0_O)        0.299     4.798 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.798    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.330 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.444    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.558 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.558    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.887 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/O[3]
                         net (fo=2, routed)           0.954     6.840    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[29]
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.334     7.174 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1083]_i_1/O
                         net (fo=1, routed)           0.000     7.174    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1083]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1083]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.491    10.670    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X33Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1083]/C
                         clock pessimism              0.000    10.670    
                         clock uncertainty           -0.125    10.545    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)        0.075    10.620    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1083]
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 1.924ns (35.911%)  route 3.434ns (64.089%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 10.669 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.679     1.679    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.419     2.098 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.401     4.499    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X35Y34         LUT2 (Prop_lut2_I0_O)        0.299     4.798 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.798    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.330 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.444    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.679 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/O[0]
                         net (fo=2, routed)           1.033     6.712    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[22]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.325     7.037 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1076]_i_1/O
                         net (fo=1, routed)           0.000     7.037    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1076]_i_1_n_0
    SLICE_X36Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.490    10.670    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X36Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/C
                         clock pessimism              0.000    10.670    
                         clock uncertainty           -0.125    10.544    
    SLICE_X36Y36         FDRE (Setup_fdre_C_D)        0.118    10.662    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 2.158ns (40.599%)  route 3.157ns (59.401%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 10.669 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.679     1.679    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.419     2.098 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.401     4.499    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X35Y34         LUT2 (Prop_lut2_I0_O)        0.299     4.798 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.798    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.330 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.444    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.558 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.558    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.906 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/O[1]
                         net (fo=2, routed)           0.757     6.662    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[27]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.332     6.994 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1081]_i_1/O
                         net (fo=1, routed)           0.000     6.994    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1081]_i_1_n_0
    SLICE_X36Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.490    10.670    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X36Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]/C
                         clock pessimism              0.000    10.670    
                         clock uncertainty           -0.125    10.544    
    SLICE_X36Y36         FDRE (Setup_fdre_C_D)        0.118    10.662    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 2.227ns (42.896%)  route 2.965ns (57.104%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        0.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 10.670 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.679     1.679    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.419     2.098 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.401     4.499    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X35Y34         LUT2 (Prop_lut2_I0_O)        0.299     4.798 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.798    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.330 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.444    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.558 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.558    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.672 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.672    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.001 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[3]
                         net (fo=2, routed)           0.564     6.565    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[33]
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.306     6.871 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1087]_i_1/O
                         net (fo=1, routed)           0.000     6.871    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1087]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.491    10.670    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X33Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/C
                         clock pessimism              0.000    10.670    
                         clock uncertainty           -0.125    10.545    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)        0.032    10.577    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]
  -------------------------------------------------------------------
                         required time                         10.577    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 2.179ns (41.642%)  route 3.054ns (58.358%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        0.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 10.670 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.679     1.679    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.419     2.098 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.401     4.499    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X35Y34         LUT2 (Prop_lut2_I0_O)        0.299     4.798 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.798    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.330 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.444    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.558 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.558    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.672 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.672    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.928 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[2]
                         net (fo=2, routed)           0.653     6.581    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[32]
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.331     6.912 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1086]_i_1/O
                         net (fo=1, routed)           0.000     6.912    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1086]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.491    10.670    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X33Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]/C
                         clock pessimism              0.000    10.670    
                         clock uncertainty           -0.125    10.545    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)        0.075    10.620    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1074]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.836ns (35.114%)  route 3.393ns (64.886%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 10.668 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.679     1.679    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.419     2.098 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.401     4.499    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X35Y34         LUT2 (Prop_lut2_I0_O)        0.299     4.798 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.798    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.330 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.586 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/O[2]
                         net (fo=2, routed)           0.992     6.578    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[20]
    SLICE_X35Y33         LUT3 (Prop_lut3_I1_O)        0.330     6.908 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1074]_i_1/O
                         net (fo=1, routed)           0.000     6.908    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1074]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1074]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.489    10.668    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X35Y33         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1074]/C
                         clock pessimism              0.000    10.668    
                         clock uncertainty           -0.125    10.543    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)        0.075    10.618    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1074]
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 2.357ns (45.638%)  route 2.808ns (54.362%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.679     1.679    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.419     2.098 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.401     4.499    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X35Y34         LUT2 (Prop_lut2_I0_O)        0.299     4.798 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.798    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.330 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.444    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.558 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.558    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.672 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.672    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.786 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.786    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.134 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__4/O[1]
                         net (fo=2, routed)           0.407     6.541    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[35]
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.303     6.844 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1089]_i_1/O
                         net (fo=1, routed)           0.000     6.844    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1089]_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.494    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X35Y40         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.548    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.032    10.580    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1084]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 2.126ns (41.399%)  route 3.009ns (58.601%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        0.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 10.670 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.679     1.679    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.419     2.098 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.401     4.499    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X35Y34         LUT2 (Prop_lut2_I0_O)        0.299     4.798 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.798    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.330 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.444    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.558 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.558    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.672 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.672    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.907 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[0]
                         net (fo=2, routed)           0.609     6.515    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[30]
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.299     6.814 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1084]_i_1/O
                         net (fo=1, routed)           0.000     6.814    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1084]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1084]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.491    10.670    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X33Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1084]/C
                         clock pessimism              0.000    10.670    
                         clock uncertainty           -0.125    10.545    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)        0.031    10.576    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1084]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 2.243ns (44.208%)  route 2.831ns (55.792%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        0.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 10.670 - 8.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.679     1.679    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.419     2.098 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.401     4.499    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X35Y34         LUT2 (Prop_lut2_I0_O)        0.299     4.798 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.798    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.330 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.444    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.558 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.558    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.672 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.672    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.020 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[1]
                         net (fo=2, routed)           0.430     6.450    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[31]
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.303     6.753 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1085]_i_1/O
                         net (fo=1, routed)           0.000     6.753    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1085]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.491    10.670    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X33Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]/C
                         clock pessimism              0.000    10.670    
                         clock uncertainty           -0.125    10.545    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)        0.031    10.576    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  3.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1077]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.692ns (38.772%)  route 1.093ns (61.228%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.491     1.491    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X34Y36         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.418     1.909 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[16]/Q
                         net (fo=4, routed)           1.093     3.002    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[9]
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.100     3.102 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.102    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[18][1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     3.276 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/O[1]
                         net (fo=2, routed)           0.000     3.276    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[23]
    SLICE_X35Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1077]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.664     2.958    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X35Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1077]/C
                         clock pessimism             -0.151     2.807    
                         clock uncertainty            0.125     2.932    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.287     3.219    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1077]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1069]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.841ns (47.061%)  route 0.946ns (52.939%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.490     1.490    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X34Y34         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.418     1.908 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[7]/Q
                         net (fo=5, routed)           0.946     2.854    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[0]
    SLICE_X35Y34         LUT2 (Prop_lut2_I1_O)        0.100     2.954 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     2.954    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.323     3.277 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/O[1]
                         net (fo=2, routed)           0.000     3.277    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[15]
    SLICE_X35Y34         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1069]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.662     2.956    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X35Y34         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1069]/C
                         clock pessimism             -0.150     2.806    
                         clock uncertainty            0.125     2.931    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.287     3.218    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1069]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1089]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.692ns (38.076%)  route 1.125ns (61.924%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.494     1.494    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X34Y39         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.418     1.912 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[28]/Q
                         net (fo=4, routed)           1.125     3.038    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[20]
    SLICE_X35Y39         LUT2 (Prop_lut2_I1_O)        0.100     3.138 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__4_i_1/O
                         net (fo=1, routed)           0.000     3.138    design_1_i/display_0/inst/disp_vramctrl/S[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     3.312 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__4/O[1]
                         net (fo=2, routed)           0.000     3.312    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[35]
    SLICE_X35Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1089]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.667     2.961    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X35Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1089]/C
                         clock pessimism             -0.151     2.810    
                         clock uncertainty            0.125     2.935    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.287     3.222    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1089]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1075]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.707ns (38.739%)  route 1.118ns (61.261%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.491     1.491    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X34Y35         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.418     1.909 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[14]/Q
                         net (fo=4, routed)           1.118     3.027    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[7]
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.100     3.127 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.127    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[14][3]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     3.316 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/O[3]
                         net (fo=2, routed)           0.000     3.316    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[21]
    SLICE_X35Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1075]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.664     2.958    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X35Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1075]/C
                         clock pessimism             -0.151     2.807    
                         clock uncertainty            0.125     2.932    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.287     3.219    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1075]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1073]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.692ns (37.539%)  route 1.151ns (62.461%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.491     1.491    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X34Y35         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.418     1.909 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[12]/Q
                         net (fo=4, routed)           1.151     3.061    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[5]
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.100     3.161 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.161    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[14][1]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     3.335 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/O[1]
                         net (fo=2, routed)           0.000     3.335    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[19]
    SLICE_X35Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1073]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.664     2.958    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X35Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1073]/C
                         clock pessimism             -0.151     2.807    
                         clock uncertainty            0.125     2.932    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.287     3.219    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1073]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1081]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.692ns (37.222%)  route 1.167ns (62.778%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.492     1.492    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X34Y37         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.418     1.910 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[20]/Q
                         net (fo=4, routed)           1.167     3.077    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[13]
    SLICE_X35Y37         LUT2 (Prop_lut2_I1_O)        0.100     3.177 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__2_i_2/O
                         net (fo=1, routed)           0.000     3.177    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[22][1]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     3.351 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/O[1]
                         net (fo=2, routed)           0.000     3.351    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[27]
    SLICE_X35Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1081]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.665     2.959    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X35Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1081]/C
                         clock pessimism             -0.151     2.808    
                         clock uncertainty            0.125     2.934    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.287     3.220    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1081]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.351    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.707ns (37.931%)  route 1.157ns (62.069%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.960ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.493     1.493    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X34Y38         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.418     1.911 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[25]/Q
                         net (fo=4, routed)           1.157     3.068    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[17]
    SLICE_X35Y38         LUT2 (Prop_lut2_I1_O)        0.100     3.168 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__3_i_2/O
                         net (fo=1, routed)           0.000     3.168    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[26][2]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.357 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[2]
                         net (fo=2, routed)           0.000     3.357    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[32]
    SLICE_X35Y38         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.666     2.960    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X35Y38         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1086]/C
                         clock pessimism             -0.151     2.809    
                         clock uncertainty            0.125     2.934    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.287     3.221    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1086]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.357    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1070]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.935ns (49.707%)  route 0.946ns (50.293%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.490     1.490    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X34Y34         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.418     1.908 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[7]/Q
                         net (fo=5, routed)           0.946     2.854    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[0]
    SLICE_X35Y34         LUT2 (Prop_lut2_I1_O)        0.100     2.954 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     2.954    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.417     3.371 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/O[2]
                         net (fo=2, routed)           0.000     3.371    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[16]
    SLICE_X35Y34         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1070]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.662     2.956    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X35Y34         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1070]/C
                         clock pessimism             -0.150     2.806    
                         clock uncertainty            0.125     2.931    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.287     3.218    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1070]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1080]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.707ns (37.282%)  route 1.189ns (62.718%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.492     1.492    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X34Y37         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.418     1.910 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[19]/Q
                         net (fo=4, routed)           1.189     3.100    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[12]
    SLICE_X35Y37         LUT2 (Prop_lut2_I1_O)        0.100     3.200 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.200    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[22][0]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     3.389 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/O[0]
                         net (fo=2, routed)           0.000     3.389    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[26]
    SLICE_X35Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1080]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.665     2.959    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X35Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1080]/C
                         clock pessimism             -0.151     2.808    
                         clock uncertainty            0.125     2.934    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.287     3.220    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1080]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.389    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.678ns (35.824%)  route 1.215ns (64.176%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.519     1.519    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y84         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.337     1.856 r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]/Q
                         net (fo=1, routed)           0.357     2.213    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/RDATA_DISP[13]
    SLICE_X31Y84         LUT4 (Prop_lut4_I3_O)        0.241     2.454 r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata[13]_i_2/O
                         net (fo=1, routed)           0.857     3.311    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata[13]_i_2_n_0
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.100     3.411 r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     3.411    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/p_1_in[13]
    SLICE_X33Y85         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y85         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.114     2.827    
                         clock uncertainty            0.125     2.952    
    SLICE_X33Y85         FDRE (Hold_fdre_C_D)         0.270     3.222    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.411    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk0_bufgin

Setup :            0  Failing Endpoints,  Worst Slack        4.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/dispsub_0/inst/drst_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk0_bufgin rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        2.879ns  (logic 0.774ns (26.881%)  route 2.105ns (73.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 42.737 - 40.000 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 34.996 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.702    34.996    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X66Y79         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDRE (Prop_fdre_C_Q)         0.478    35.474 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=635, routed)         2.105    37.579    design_1_i/dispsub_0/inst/dclkgen/ARESETN
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.296    37.875 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff[0]_i_1/O
                         net (fo=2, routed)           0.000    37.875    design_1_i/dispsub_0/inst/p_1_out[0]
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.555    42.738    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
                         clock pessimism              0.000    42.738    
                         clock uncertainty           -0.388    42.349    
    SLICE_X69Y43         FDRE (Setup_fdre_C_D)        0.029    42.378    design_1_i/dispsub_0/inst/drst_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         42.378    
                         arrival time                         -37.875    
  -------------------------------------------------------------------
                         slack                                  4.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/dispsub_0/inst/drst_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.246ns (22.115%)  route 0.866ns (77.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.570     0.906    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X66Y79         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDRE (Prop_fdre_C_Q)         0.148     1.054 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=635, routed)         0.866     1.920    design_1_i/dispsub_0/inst/dclkgen/ARESETN
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.098     2.018 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff[0]_i_1/O
                         net (fo=2, routed)           0.000     2.018    design_1_i/dispsub_0/inst/p_1_out[0]
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.852     1.220    design_1_i/dispsub_0/inst/DCLK
    SLICE_X69Y43         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
                         clock pessimism              0.000     1.220    
                         clock uncertainty            0.388     1.608    
    SLICE_X69Y43         FDRE (Hold_fdre_C_D)         0.091     1.699    design_1_i/dispsub_0/inst/drst_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.319    





---------------------------------------------------------------------------------------------------
From Clock:  rd_clk
  To Clock:  clk0_bufgin

Setup :            0  Failing Endpoints,  Worst Slack       37.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.268ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.456ns (12.217%)  route 3.276ns (87.783%))
  Logic Levels:           0  
  Clock Path Skew:        1.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.628     1.628    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X52Y78         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[7]/Q
                         net (fo=1, routed)           3.276     5.360    design_1_i/dispsub_0/inst/D[23]
    SLICE_X82Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[23]/C
                         clock pessimism              0.114    42.843    
                         clock uncertainty           -0.187    42.656    
    SLICE_X82Y89         FDRE (Setup_fdre_C_D)       -0.028    42.628    design_1_i/dispsub_0/inst/rgb_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         42.628    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                 37.268    

Slack (MET) :             37.269ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_B_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.518ns (14.260%)  route 3.115ns (85.740%))
  Logic Levels:           0  
  Clock Path Skew:        1.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.697     1.697    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X58Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518     2.215 r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[7]/Q
                         net (fo=1, routed)           3.115     5.330    design_1_i/dispsub_0/inst/D[7]
    SLICE_X80Y91         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y91         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[7]/C
                         clock pessimism              0.114    42.843    
                         clock uncertainty           -0.187    42.656    
    SLICE_X80Y91         FDRE (Setup_fdre_C_D)       -0.058    42.598    design_1_i/dispsub_0/inst/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         42.598    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                 37.269    

Slack (MET) :             37.360ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/vsync0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.456ns (13.305%)  route 2.971ns (86.695%))
  Logic Levels:           0  
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 42.707 - 40.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.652     1.652    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X43Y29         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     2.108 r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/Q
                         net (fo=4, routed)           2.971     5.079    design_1_i/dispsub_0/inst/DSP_VSYNC_X
    SLICE_X56Y76         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.525    42.707    design_1_i/dispsub_0/inst/DCLK
    SLICE_X56Y76         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/C
                         clock pessimism              0.000    42.707    
                         clock uncertainty           -0.187    42.520    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)       -0.081    42.439    design_1_i/dispsub_0/inst/vsync0_reg
  -------------------------------------------------------------------
                         required time                         42.439    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                 37.360    

Slack (MET) :             37.428ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.456ns (13.151%)  route 3.011ns (86.849%))
  Logic Levels:           0  
  Clock Path Skew:        1.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.700     1.700    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X55Y71         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     2.156 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[2]/Q
                         net (fo=1, routed)           3.011     5.167    design_1_i/dispsub_0/inst/D[18]
    SLICE_X83Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[18]/C
                         clock pessimism              0.114    42.843    
                         clock uncertainty           -0.187    42.656    
    SLICE_X83Y89         FDRE (Setup_fdre_C_D)       -0.061    42.595    design_1_i/dispsub_0/inst/rgb_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         42.595    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                 37.428    

Slack (MET) :             37.485ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.478ns (14.675%)  route 2.779ns (85.325%))
  Logic Levels:           0  
  Clock Path Skew:        1.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.697     1.697    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X58Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.478     2.175 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[6]/Q
                         net (fo=1, routed)           2.779     4.954    design_1_i/dispsub_0/inst/D[22]
    SLICE_X82Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[22]/C
                         clock pessimism              0.114    42.843    
                         clock uncertainty           -0.187    42.656    
    SLICE_X82Y89         FDRE (Setup_fdre_C_D)       -0.217    42.439    design_1_i/dispsub_0/inst/rgb_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         42.439    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                 37.485    

Slack (MET) :             37.487ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.456ns (13.263%)  route 2.982ns (86.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.700     1.700    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.456     2.156 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/Q
                         net (fo=1, routed)           2.982     5.138    design_1_i/dispsub_0/inst/D[21]
    SLICE_X82Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[21]/C
                         clock pessimism              0.114    42.843    
                         clock uncertainty           -0.187    42.656    
    SLICE_X82Y89         FDRE (Setup_fdre_C_D)       -0.031    42.625    design_1_i/dispsub_0/inst/rgb_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         42.625    
                         arrival time                          -5.138    
  -------------------------------------------------------------------
                         slack                                 37.487    

Slack (MET) :             37.515ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.518ns (15.163%)  route 2.898ns (84.837%))
  Logic Levels:           0  
  Clock Path Skew:        1.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.697     1.697    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X58Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518     2.215 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[0]/Q
                         net (fo=1, routed)           2.898     5.113    design_1_i/dispsub_0/inst/D[8]
    SLICE_X82Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[8]/C
                         clock pessimism              0.114    42.843    
                         clock uncertainty           -0.187    42.656    
    SLICE_X82Y90         FDRE (Setup_fdre_C_D)       -0.028    42.628    design_1_i/dispsub_0/inst/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         42.628    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                 37.515    

Slack (MET) :             37.596ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.456ns (13.764%)  route 2.857ns (86.236%))
  Logic Levels:           0  
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 42.727 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.700     1.700    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.456     2.156 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[3]/Q
                         net (fo=1, routed)           2.857     5.013    design_1_i/dispsub_0/inst/D[11]
    SLICE_X82Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.545    42.727    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[11]/C
                         clock pessimism              0.114    42.841    
                         clock uncertainty           -0.187    42.654    
    SLICE_X82Y87         FDRE (Setup_fdre_C_D)       -0.045    42.609    design_1_i/dispsub_0/inst/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         42.609    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 37.596    

Slack (MET) :             37.634ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.478ns (15.481%)  route 2.610ns (84.518%))
  Logic Levels:           0  
  Clock Path Skew:        1.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.697     1.697    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X58Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.478     2.175 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/Q
                         net (fo=1, routed)           2.610     4.785    design_1_i/dispsub_0/inst/D[20]
    SLICE_X80Y91         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y91         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[20]/C
                         clock pessimism              0.114    42.843    
                         clock uncertainty           -0.187    42.656    
    SLICE_X80Y91         FDRE (Setup_fdre_C_D)       -0.238    42.418    design_1_i/dispsub_0/inst/rgb_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         42.418    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 37.634    

Slack (MET) :             37.639ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.456ns (13.725%)  route 2.866ns (86.275%))
  Logic Levels:           0  
  Clock Path Skew:        1.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 42.729 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.628     1.628    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X52Y78         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[0]/Q
                         net (fo=1, routed)           2.866     4.950    design_1_i/dispsub_0/inst/D[16]
    SLICE_X80Y91         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.547    42.729    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y91         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[16]/C
                         clock pessimism              0.114    42.843    
                         clock uncertainty           -0.187    42.656    
    SLICE_X80Y91         FDRE (Setup_fdre_C_D)       -0.067    42.589    design_1_i/dispsub_0/inst/rgb_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         42.589    
                         arrival time                          -4.950    
  -------------------------------------------------------------------
                         slack                                 37.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.418ns (23.090%)  route 1.392ns (76.910%))
  Logic Levels:           0  
  Clock Path Skew:        1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.533     1.533    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X66Y70         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.418     1.951 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[3]/Q
                         net (fo=1, routed)           1.392     3.343    design_1_i/dispsub_0/inst/D[19]
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.722     3.019    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[19]/C
                         clock pessimism             -0.114     2.905    
                         clock uncertainty            0.187     3.092    
    SLICE_X83Y90         FDRE (Hold_fdre_C_D)         0.192     3.284    design_1_i/dispsub_0/inst/rgb_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_DE_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/de0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.385ns (22.426%)  route 1.332ns (77.574%))
  Logic Levels:           0  
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.022ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.543     1.543    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X54Y33         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_DE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.385     1.928 r  design_1_i/display_0/inst/disp_buffer/DSP_DE_reg/Q
                         net (fo=1, routed)           1.332     3.260    design_1_i/dispsub_0/inst/DSP_DE
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.725     3.022    design_1_i/dispsub_0/inst/DCLK
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/C
                         clock pessimism             -0.150     2.872    
                         clock uncertainty            0.187     3.059    
    SLICE_X54Y45         FDRE (Hold_fdre_C_D)         0.108     3.167    design_1_i/dispsub_0/inst/de0_reg
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.367ns (19.801%)  route 1.486ns (80.199%))
  Logic Levels:           0  
  Clock Path Skew:        1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.527     1.527    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X55Y71         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.367     1.894 r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[1]/Q
                         net (fo=1, routed)           1.486     3.380    design_1_i/dispsub_0/inst/D[1]
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.722     3.019    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[1]/C
                         clock pessimism             -0.114     2.905    
                         clock uncertainty            0.187     3.092    
    SLICE_X83Y90         FDRE (Hold_fdre_C_D)         0.180     3.272    design_1_i/dispsub_0/inst/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.418ns (22.499%)  route 1.440ns (77.501%))
  Logic Levels:           0  
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.540     1.540    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.418     1.958 r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[2]/Q
                         net (fo=1, routed)           1.440     3.398    design_1_i/dispsub_0/inst/D[2]
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.722     3.019    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[2]/C
                         clock pessimism             -0.114     2.905    
                         clock uncertainty            0.187     3.092    
    SLICE_X83Y90         FDRE (Hold_fdre_C_D)         0.196     3.288    design_1_i/dispsub_0/inst/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.418ns (22.296%)  route 1.457ns (77.704%))
  Logic Levels:           0  
  Clock Path Skew:        1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.533     1.533    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X66Y80         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDRE (Prop_fdre_C_Q)         0.418     1.951 r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[0]/Q
                         net (fo=1, routed)           1.457     3.407    design_1_i/dispsub_0/inst/D[0]
    SLICE_X83Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.722     3.019    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[0]/C
                         clock pessimism             -0.114     2.905    
                         clock uncertainty            0.187     3.092    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.192     3.284    design_1_i/dispsub_0/inst/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.418ns (22.284%)  route 1.458ns (77.716%))
  Logic Levels:           0  
  Clock Path Skew:        1.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.540     1.540    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.418     1.958 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/Q
                         net (fo=1, routed)           1.458     3.415    design_1_i/dispsub_0/inst/D[17]
    SLICE_X80Y91         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.723     3.020    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y91         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[17]/C
                         clock pessimism             -0.114     2.906    
                         clock uncertainty            0.187     3.093    
    SLICE_X80Y91         FDRE (Hold_fdre_C_D)         0.180     3.273    design_1_i/dispsub_0/inst/rgb_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.367ns (17.726%)  route 1.703ns (82.274%))
  Logic Levels:           0  
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.017ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.457     1.457    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X52Y78         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.367     1.824 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[4]/Q
                         net (fo=1, routed)           1.703     3.527    design_1_i/dispsub_0/inst/D[12]
    SLICE_X82Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.720     3.017    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y87         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[12]/C
                         clock pessimism             -0.114     2.903    
                         clock uncertainty            0.187     3.090    
    SLICE_X82Y87         FDRE (Hold_fdre_C_D)         0.246     3.336    design_1_i/dispsub_0/inst/rgb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.336    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/hsync0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.141ns (12.681%)  route 0.971ns (87.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.553     0.553    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X45Y31         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg/Q
                         net (fo=2, routed)           0.971     1.665    design_1_i/dispsub_0/inst/DSP_HSYNC_X
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/hsync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.848     1.216    design_1_i/dispsub_0/inst/DCLK
    SLICE_X54Y45         FDRE                                         r  design_1_i/dispsub_0/inst/hsync0_reg/C
                         clock pessimism             -0.005     1.211    
                         clock uncertainty            0.187     1.398    
    SLICE_X54Y45         FDRE (Hold_fdre_C_D)         0.063     1.461    design_1_i/dispsub_0/inst/hsync0_reg
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.367ns (17.348%)  route 1.748ns (82.652%))
  Logic Levels:           0  
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.457     1.457    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X53Y78         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.367     1.824 r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[4]/Q
                         net (fo=1, routed)           1.748     3.572    design_1_i/dispsub_0/inst/D[4]
    SLICE_X82Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.722     3.019    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y89         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[4]/C
                         clock pessimism             -0.114     2.905    
                         clock uncertainty            0.187     3.092    
    SLICE_X82Y89         FDRE (Hold_fdre_C_D)         0.246     3.338    design_1_i/dispsub_0/inst/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.572    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.164ns (15.211%)  route 0.914ns (84.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.567     0.567    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X58Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[3]/Q
                         net (fo=1, routed)           0.914     1.645    design_1_i/dispsub_0/inst/D[3]
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.853     1.221    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y90         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[3]/C
                         clock pessimism             -0.234     0.987    
                         clock uncertainty            0.187     1.174    
    SLICE_X83Y90         FDRE (Hold_fdre_C_D)         0.072     1.246    design_1_i/dispsub_0/inst/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.399    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rd_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/drst_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.533ns  (logic 0.774ns (17.076%)  route 3.759ns (82.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 34.996 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.702    34.996    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X66Y79         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDRE (Prop_fdre_C_Q)         0.478    35.474 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=635, routed)         3.429    38.903    design_1_i/display_0/inst/ARESETN
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.296    39.199 r  design_1_i/display_0/inst/drst_ff[0]_i_1/O
                         net (fo=2, routed)           0.330    39.529    design_1_i/display_0/inst/arst_ff0
    SLICE_X43Y29         FDRE                                         r  design_1_i/display_0/inst/drst_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.481    41.481    design_1_i/display_0/inst/DCLK
    SLICE_X43Y29         FDRE                                         r  design_1_i/display_0/inst/drst_ff_reg[0]/C
                         clock pessimism              0.000    41.481    
                         clock uncertainty           -0.321    41.160    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.067    41.093    design_1_i/display_0/inst/drst_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         41.093    
                         arrival time                         -39.529    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.386ns  (logic 1.457ns (33.218%)  route 2.929ns (66.782%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 41.476 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 34.946 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652    34.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    35.402 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.195    36.597    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X44Y31         LUT4 (Prop_lut4_I0_O)        0.124    36.721 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.721    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.122 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          1.133    38.255    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X43Y26         LUT3 (Prop_lut3_I2_O)        0.150    38.405 r  design_1_i/display_0/inst/syncgen/VCNT[9]_i_3/O
                         net (fo=4, routed)           0.601    39.006    design_1_i/display_0/inst/syncgen/VCNT[9]_i_3_n_0
    SLICE_X44Y26         LUT5 (Prop_lut5_I3_O)        0.326    39.332 r  design_1_i/display_0/inst/syncgen/VCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    39.332    design_1_i/display_0/inst/syncgen/p_1_in[8]
    SLICE_X44Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.476    41.476    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X44Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[8]/C
                         clock pessimism              0.000    41.476    
                         clock uncertainty           -0.321    41.155    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.047    41.202    design_1_i/display_0/inst/syncgen/VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                         -39.332    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.302ns  (logic 1.463ns (34.010%)  route 2.839ns (65.990%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 41.475 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 34.946 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652    34.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    35.402 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.195    36.597    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X44Y31         LUT4 (Prop_lut4_I0_O)        0.124    36.721 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.721    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.122 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          1.133    38.255    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X43Y26         LUT3 (Prop_lut3_I2_O)        0.150    38.405 r  design_1_i/display_0/inst/syncgen/VCNT[9]_i_3/O
                         net (fo=4, routed)           0.511    38.916    design_1_i/display_0/inst/syncgen/VCNT[9]_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I4_O)        0.332    39.248 r  design_1_i/display_0/inst/syncgen/VCNT[4]_i_1/O
                         net (fo=1, routed)           0.000    39.248    design_1_i/display_0/inst/syncgen/p_1_in[4]
    SLICE_X43Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.475    41.475    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X43Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[4]/C
                         clock pessimism              0.000    41.475    
                         clock uncertainty           -0.321    41.154    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.029    41.183    design_1_i/display_0/inst/syncgen/VCNT_reg[4]
  -------------------------------------------------------------------
                         required time                         41.183    
                         arrival time                         -39.248    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.299ns  (logic 1.463ns (34.033%)  route 2.836ns (65.967%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 41.475 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 34.946 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652    34.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    35.402 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.195    36.597    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X44Y31         LUT4 (Prop_lut4_I0_O)        0.124    36.721 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.721    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.122 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          1.133    38.255    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X43Y26         LUT3 (Prop_lut3_I2_O)        0.150    38.405 r  design_1_i/display_0/inst/syncgen/VCNT[9]_i_3/O
                         net (fo=4, routed)           0.508    38.913    design_1_i/display_0/inst/syncgen/VCNT[9]_i_3_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I0_O)        0.332    39.245 r  design_1_i/display_0/inst/syncgen/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    39.245    design_1_i/display_0/inst/syncgen/p_1_in[3]
    SLICE_X43Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.475    41.475    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X43Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[3]/C
                         clock pessimism              0.000    41.475    
                         clock uncertainty           -0.321    41.154    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.031    41.185    design_1_i/display_0/inst/syncgen/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         41.185    
                         arrival time                         -39.245    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.130ns  (logic 1.463ns (35.425%)  route 2.667ns (64.575%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 41.476 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 34.946 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652    34.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    35.402 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.195    36.597    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X44Y31         LUT4 (Prop_lut4_I0_O)        0.124    36.721 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.721    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.122 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          1.133    38.255    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X43Y26         LUT3 (Prop_lut3_I2_O)        0.150    38.405 r  design_1_i/display_0/inst/syncgen/VCNT[9]_i_3/O
                         net (fo=4, routed)           0.339    38.744    design_1_i/display_0/inst/syncgen/VCNT[9]_i_3_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I4_O)        0.332    39.076 r  design_1_i/display_0/inst/syncgen/VCNT[9]_i_1/O
                         net (fo=1, routed)           0.000    39.076    design_1_i/display_0/inst/syncgen/p_1_in[9]
    SLICE_X44Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.476    41.476    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X44Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[9]/C
                         clock pessimism              0.000    41.476    
                         clock uncertainty           -0.321    41.155    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.031    41.186    design_1_i/display_0/inst/syncgen/VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         41.186    
                         arrival time                         -39.076    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        3.832ns  (logic 1.342ns (35.022%)  route 2.490ns (64.978%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 34.946 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652    34.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.518    35.464 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.978    36.442    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.124    36.566 r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X1_carry_i_3/O
                         net (fo=1, routed)           0.000    36.566    design_1_i/display_0/inst/syncgen/DSP_VSYNC_X1_carry_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.116 f  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X1_carry/CO[3]
                         net (fo=1, routed)           0.884    38.000    design_1_i/display_0/inst/syncgen/DSP_VSYNC_X11_out
    SLICE_X43Y29         LUT4 (Prop_lut4_I1_O)        0.150    38.150 r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_i_1/O
                         net (fo=1, routed)           0.628    38.778    design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_i_1_n_0
    SLICE_X43Y29         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.481    41.481    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X43Y29         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
                         clock pessimism              0.000    41.481    
                         clock uncertainty           -0.321    41.160    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.263    40.897    design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg
  -------------------------------------------------------------------
                         required time                         40.897    
                         arrival time                         -38.778    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        3.520ns  (logic 1.105ns (31.395%)  route 2.415ns (68.605%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 34.946 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652    34.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    35.402 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.195    36.597    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X44Y31         LUT4 (Prop_lut4_I0_O)        0.124    36.721 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.721    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.122 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.658    37.780    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.124    37.904 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.561    38.466    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.484    41.484    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X43Y32         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[10]/C
                         clock pessimism              0.000    41.484    
                         clock uncertainty           -0.321    41.163    
    SLICE_X43Y32         FDRE (Setup_fdre_C_R)       -0.429    40.734    design_1_i/display_0/inst/syncgen/HCNT_reg[10]
  -------------------------------------------------------------------
                         required time                         40.734    
                         arrival time                         -38.466    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        3.520ns  (logic 1.105ns (31.395%)  route 2.415ns (68.605%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 34.946 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652    34.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    35.402 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.195    36.597    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X44Y31         LUT4 (Prop_lut4_I0_O)        0.124    36.721 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.721    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.122 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.658    37.780    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.124    37.904 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.561    38.466    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.484    41.484    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X43Y32         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[1]/C
                         clock pessimism              0.000    41.484    
                         clock uncertainty           -0.321    41.163    
    SLICE_X43Y32         FDRE (Setup_fdre_C_R)       -0.429    40.734    design_1_i/display_0/inst/syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         40.734    
                         arrival time                         -38.466    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        3.520ns  (logic 1.105ns (31.395%)  route 2.415ns (68.605%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 34.946 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652    34.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    35.402 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.195    36.597    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X44Y31         LUT4 (Prop_lut4_I0_O)        0.124    36.721 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.721    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.122 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.658    37.780    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.124    37.904 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.561    38.466    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.484    41.484    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X43Y32         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[2]/C
                         clock pessimism              0.000    41.484    
                         clock uncertainty           -0.321    41.163    
    SLICE_X43Y32         FDRE (Setup_fdre_C_R)       -0.429    40.734    design_1_i/display_0/inst/syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         40.734    
                         arrival time                         -38.466    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        3.520ns  (logic 1.105ns (31.395%)  route 2.415ns (68.605%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 34.946 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652    34.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    35.402 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          1.195    36.597    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X44Y31         LUT4 (Prop_lut4_I0_O)        0.124    36.721 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    36.721    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.122 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.658    37.780    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.124    37.904 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.561    38.466    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.484    41.484    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X43Y32         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[5]/C
                         clock pessimism              0.000    41.484    
                         clock uncertainty           -0.321    41.163    
    SLICE_X43Y32         FDRE (Setup_fdre_C_R)       -0.429    40.734    design_1_i/display_0/inst/syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         40.734    
                         arrival time                         -38.466    
  -------------------------------------------------------------------
                         slack                                  2.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.386ns (40.593%)  route 0.565ns (59.407%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.276     1.304    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.349 r  design_1_i/display_0/inst/syncgen/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/display_0/inst/syncgen/i__carry_i_4__1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.501 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.289     1.790    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.048     1.838 r  design_1_i/display_0/inst/syncgen/VCNT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    design_1_i/display_0/inst/syncgen/p_1_in[1]
    SLICE_X43Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.812     0.812    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X43Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[1]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.321     1.133    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.107     1.240    design_1_i/display_0/inst/syncgen/VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.383ns (40.405%)  route 0.565ns (59.595%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.276     1.304    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.349 r  design_1_i/display_0/inst/syncgen/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/display_0/inst/syncgen/i__carry_i_4__1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.501 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.289     1.790    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X43Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.835 r  design_1_i/display_0/inst/syncgen/VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    design_1_i/display_0/inst/syncgen/p_1_in[0]
    SLICE_X43Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.812     0.812    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X43Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[0]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.321     1.133    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.091     1.224    design_1_i/display_0/inst/syncgen/VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.383ns (40.363%)  route 0.566ns (59.637%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.276     1.304    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.349 r  design_1_i/display_0/inst/syncgen/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/display_0/inst/syncgen/i__carry_i_4__1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.501 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.290     1.791    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X43Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.836 r  design_1_i/display_0/inst/syncgen/VCNT[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    design_1_i/display_0/inst/syncgen/p_1_in[5]
    SLICE_X43Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.812     0.812    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X43Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[5]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.321     1.133    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.092     1.225    design_1_i/display_0/inst/syncgen/VCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.383ns (40.079%)  route 0.573ns (59.921%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.276     1.304    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.349 r  design_1_i/display_0/inst/syncgen/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/display_0/inst/syncgen/i__carry_i_4__1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.501 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.297     1.798    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  design_1_i/display_0/inst/syncgen/VCNT[10]_i_2/O
                         net (fo=1, routed)           0.000     1.843    design_1_i/display_0/inst/syncgen/p_1_in[10]
    SLICE_X44Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.812     0.812    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X44Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[10]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.321     1.133    
    SLICE_X44Y26         FDRE (Hold_fdre_C_D)         0.092     1.225    design_1_i/display_0/inst/syncgen/VCNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.383ns (40.061%)  route 0.573ns (59.939%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.276     1.304    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.349 r  design_1_i/display_0/inst/syncgen/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/display_0/inst/syncgen/i__carry_i_4__1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.501 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.297     1.799    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  design_1_i/display_0/inst/syncgen/VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.844    design_1_i/display_0/inst/syncgen/p_1_in[2]
    SLICE_X44Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.812     0.812    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X44Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[2]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.321     1.133    
    SLICE_X44Y26         FDRE (Hold_fdre_C_D)         0.092     1.225    design_1_i/display_0/inst/syncgen/VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.369ns (37.544%)  route 0.614ns (62.456%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.278     1.329    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X44Y31         LUT4 (Prop_lut4_I1_O)        0.045     1.374 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.489 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.336     1.825    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.870 r  design_1_i/display_0/inst/syncgen/VCNT[7]_i_1/O
                         net (fo=1, routed)           0.000     1.870    design_1_i/display_0/inst/syncgen/p_1_in[7]
    SLICE_X44Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.815     0.815    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X44Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[7]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.321     1.136    
    SLICE_X44Y28         FDRE (Hold_fdre_C_D)         0.092     1.228    design_1_i/display_0/inst/syncgen/VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.369ns (37.506%)  route 0.615ns (62.494%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.278     1.329    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X44Y31         LUT4 (Prop_lut4_I1_O)        0.045     1.374 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.489 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.337     1.826    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.871 r  design_1_i/display_0/inst/syncgen/VCNT[6]_i_1/O
                         net (fo=1, routed)           0.000     1.871    design_1_i/display_0/inst/syncgen/p_1_in[6]
    SLICE_X44Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.815     0.815    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X44Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[6]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.321     1.136    
    SLICE_X44Y28         FDRE (Hold_fdre_C_D)         0.091     1.227    design_1_i/display_0/inst/syncgen/VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/DSP_preDE_reg/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.342ns (31.005%)  route 0.761ns (68.995%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.453     1.481    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X46Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.526 r  design_1_i/display_0/inst/syncgen/DSP_preDE_i_4/O
                         net (fo=1, routed)           0.000     1.526    design_1_i/display_0/inst/syncgen/DSP_preDE_i_4_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.637 f  design_1_i/display_0/inst/syncgen/DSP_preDE_reg_i_2/CO[3]
                         net (fo=1, routed)           0.308     1.946    design_1_i/display_0/inst/syncgen/DSP_preDE10_out
    SLICE_X46Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.991 r  design_1_i/display_0/inst/syncgen/DSP_preDE_i_1/O
                         net (fo=1, routed)           0.000     1.991    design_1_i/display_0/inst/syncgen/DSP_preDE_i_1_n_0
    SLICE_X46Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_preDE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.817     0.817    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X46Y30         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_preDE_reg/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.321     1.138    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.120     1.258    design_1_i/display_0/inst/syncgen/DSP_preDE_reg
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.342ns (31.327%)  route 0.750ns (68.673%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.516     1.544    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X46Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.589 r  design_1_i/display_0/inst/syncgen/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.589    design_1_i/display_0/inst/syncgen/i__carry_i_2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.700 r  design_1_i/display_0/inst/syncgen/DSP_HSYNC_X1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.234     1.934    design_1_i/display_0/inst/syncgen/DSP_HSYNC_X1
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.979 r  design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_i_1/O
                         net (fo=1, routed)           0.000     1.979    design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_i_1_n_0
    SLICE_X45Y31         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X45Y31         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.321     1.139    
    SLICE_X45Y31         FDRE (Hold_fdre_C_D)         0.091     1.230    design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.369ns (34.100%)  route 0.713ns (65.900%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.278     1.329    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X44Y31         LUT4 (Prop_lut4_I1_O)        0.045     1.374 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.489 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.261     1.751    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.796 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.174     1.970    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X43Y31         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[0]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.321     1.139    
    SLICE_X43Y31         FDRE (Hold_fdre_C_R)        -0.018     1.121    design_1_i/display_0/inst/syncgen/HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.848    





---------------------------------------------------------------------------------------------------
From Clock:  wr_clk
  To Clock:  rd_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.722ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.012ns  (logic 0.478ns (47.253%)  route 0.534ns (52.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.534     1.012    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X31Y26         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X31Y26         FDRE (Setup_fdre_C_D)       -0.266     7.734    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  6.722    

Slack (MET) :             6.766ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.340%)  route 0.532ns (52.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.532     1.010    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X30Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X30Y27         FDRE (Setup_fdre_C_D)       -0.224     7.776    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.776    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.766    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.005ns  (logic 0.478ns (47.547%)  route 0.527ns (52.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.527     1.005    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X30Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X30Y27         FDRE (Setup_fdre_C_D)       -0.217     7.783    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.005ns  (logic 0.478ns (47.554%)  route 0.527ns (52.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.527     1.005    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X30Y26         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X30Y26         FDRE (Setup_fdre_C_D)       -0.214     7.786    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.994ns  (logic 0.419ns (42.167%)  route 0.575ns (57.833%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.575     0.994    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X32Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y28         FDRE (Setup_fdre_C_D)       -0.217     7.783    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.049ns  (logic 0.518ns (49.381%)  route 0.531ns (50.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.531     1.049    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X31Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)       -0.095     7.905    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.065ns  (logic 0.518ns (48.639%)  route 0.547ns (51.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.547     1.065    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X30Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X30Y27         FDRE (Setup_fdre_C_D)       -0.043     7.957    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.528%)  route 0.528ns (50.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.528     1.046    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X30Y26         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X30Y26         FDRE (Setup_fdre_C_D)       -0.047     7.953    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.135%)  route 0.577ns (55.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.577     1.033    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X32Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y28         FDRE (Setup_fdre_C_D)       -0.043     7.957    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.991ns  (logic 0.518ns (52.271%)  route 0.473ns (47.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.473     0.991    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X32Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y28         FDRE (Setup_fdre_C_D)       -0.047     7.953    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                  6.962    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  wr_clk

Setup :            2  Failing Endpoints,  Worst Slack       -1.778ns,  Total Violation       -3.208ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.778ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 5.553ns (66.210%)  route 2.834ns (33.790%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.454     3.856    design_1_i/display_0/inst/disp_vramctrl/RESOL[1]
    SLICE_X37Y27         LUT2 (Prop_lut2_I0_O)        0.124     3.980 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3_i_2/O
                         net (fo=5, routed)           0.639     4.619    design_1_i/display_0/inst/disp_vramctrl/B[9]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      3.841     8.460 f  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3/P[4]
                         net (fo=1, routed)           0.835     9.295    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3_n_101
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.419 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry_i_8/O
                         net (fo=1, routed)           0.000     9.419    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry_i_8_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.951 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.951    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.065    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__0_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.179 f  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1/CO[3]
                         net (fo=2, routed)           0.745    10.923    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.047 r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT[1]_i_2/O
                         net (fo=1, routed)           0.162    11.209    design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT[1]_i_2_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.333 r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT[1]_i_1/O
                         net (fo=1, routed)           0.000    11.333    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT[1]
    SLICE_X34Y28         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.484     9.484    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X34Y28         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[1]/C
                         clock pessimism              0.115     9.599    
                         clock uncertainty           -0.125     9.474    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.081     9.555    design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[1]
  -------------------------------------------------------------------
                         required time                          9.555    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                 -1.778    

Slack (VIOLATED) :        -1.430ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 5.429ns (67.571%)  route 2.606ns (32.429%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.454     3.856    design_1_i/display_0/inst/disp_vramctrl/RESOL[1]
    SLICE_X37Y27         LUT2 (Prop_lut2_I0_O)        0.124     3.980 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3_i_2/O
                         net (fo=5, routed)           0.639     4.619    design_1_i/display_0/inst/disp_vramctrl/B[9]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      3.841     8.460 f  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3/P[4]
                         net (fo=1, routed)           0.835     9.295    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3_n_101
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.419 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry_i_8/O
                         net (fo=1, routed)           0.000     9.419    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry_i_8_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.951 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.951    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.065    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__0_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.179 f  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1/CO[3]
                         net (fo=2, routed)           0.678    10.857    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1_n_0
    SLICE_X34Y28         LUT5 (Prop_lut5_I4_O)        0.124    10.981 r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT[0]_i_1/O
                         net (fo=1, routed)           0.000    10.981    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT[0]
    SLICE_X34Y28         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.484     9.484    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X34Y28         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[0]/C
                         clock pessimism              0.115     9.599    
                         clock uncertainty           -0.125     9.474    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.077     9.551    design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[0]
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                 -1.430    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 0.766ns (11.855%)  route 5.696ns (88.145%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 9.508 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y87         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=159, routed)         5.263     8.722    design_1_i/display_0/inst/disp_regctrl/RDADDR[0]
    SLICE_X29Y75         LUT5 (Prop_lut5_I2_O)        0.124     8.846 r  design_1_i/display_0/inst/disp_regctrl/RDATA[0]_i_2/O
                         net (fo=1, routed)           0.433     9.279    design_1_i/display_0/inst/disp_regctrl/RDATA[0]_i_2_n_0
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.124     9.403 r  design_1_i/display_0/inst/disp_regctrl/RDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     9.403    design_1_i/display_0/inst/disp_regctrl/RDATA[0]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.508     9.508    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X29Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[0]/C
                         clock pessimism              0.114     9.622    
                         clock uncertainty           -0.125     9.497    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)        0.029     9.526    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[0]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.718ns (13.997%)  route 4.412ns (86.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 9.472 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y87         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=159, routed)         4.412     7.772    design_1_i/display_0/inst/disp_regctrl/RDADDR[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I2_O)        0.299     8.071 r  design_1_i/display_0/inst/disp_regctrl/RDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     8.071    design_1_i/display_0/inst/disp_regctrl/RDATA[16]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.472     9.472    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X32Y83         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[16]/C
                         clock pessimism              0.114     9.586    
                         clock uncertainty           -0.125     9.461    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)        0.077     9.538    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[16]
  -------------------------------------------------------------------
                         required time                          9.538    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.744ns (14.430%)  route 4.412ns (85.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 9.472 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y87         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=159, routed)         4.412     7.772    design_1_i/display_0/inst/disp_regctrl/RDADDR[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I2_O)        0.325     8.097 r  design_1_i/display_0/inst/disp_regctrl/RDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     8.097    design_1_i/display_0/inst/disp_regctrl/RDATA[17]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.472     9.472    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X32Y83         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[17]/C
                         clock pessimism              0.114     9.586    
                         clock uncertainty           -0.125     9.461    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)        0.118     9.579    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[17]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 0.718ns (14.253%)  route 4.320ns (85.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 9.519 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y87         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=159, routed)         4.320     7.680    design_1_i/display_0/inst/disp_regctrl/RDADDR[1]
    SLICE_X31Y84         LUT4 (Prop_lut4_I2_O)        0.299     7.979 r  design_1_i/display_0/inst/disp_regctrl/RDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     7.979    design_1_i/display_0/inst/disp_regctrl/RDATA[12]_i_1_n_0
    SLICE_X31Y84         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.519     9.519    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y84         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[12]/C
                         clock pessimism              0.114     9.633    
                         clock uncertainty           -0.125     9.508    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)        0.029     9.537    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[12]
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 0.718ns (14.247%)  route 4.322ns (85.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 9.519 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y87         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=159, routed)         4.322     7.682    design_1_i/display_0/inst/disp_regctrl/RDADDR[1]
    SLICE_X31Y84         LUT4 (Prop_lut4_I2_O)        0.299     7.981 r  design_1_i/display_0/inst/disp_regctrl/RDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     7.981    design_1_i/display_0/inst/disp_regctrl/RDATA[14]_i_1_n_0
    SLICE_X31Y84         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.519     9.519    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y84         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[14]/C
                         clock pessimism              0.114     9.633    
                         clock uncertainty           -0.125     9.508    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)        0.031     9.539    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[14]
  -------------------------------------------------------------------
                         required time                          9.539    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.746ns (14.721%)  route 4.322ns (85.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 9.519 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y87         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=159, routed)         4.322     7.682    design_1_i/display_0/inst/disp_regctrl/RDADDR[1]
    SLICE_X31Y84         LUT4 (Prop_lut4_I2_O)        0.327     8.009 r  design_1_i/display_0/inst/disp_regctrl/RDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     8.009    design_1_i/display_0/inst/disp_regctrl/RDATA[15]_i_1_n_0
    SLICE_X31Y84         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.519     9.519    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y84         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[15]/C
                         clock pessimism              0.114     9.633    
                         clock uncertainty           -0.125     9.508    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)        0.075     9.583    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[15]
  -------------------------------------------------------------------
                         required time                          9.583    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.746ns (14.727%)  route 4.320ns (85.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 9.519 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y87         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=159, routed)         4.320     7.680    design_1_i/display_0/inst/disp_regctrl/RDADDR[1]
    SLICE_X31Y84         LUT4 (Prop_lut4_I2_O)        0.327     8.007 r  design_1_i/display_0/inst/disp_regctrl/RDATA[13]_i_1/O
                         net (fo=1, routed)           0.000     8.007    design_1_i/display_0/inst/disp_regctrl/RDATA[13]_i_1_n_0
    SLICE_X31Y84         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.519     9.519    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X31Y84         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]/C
                         clock pessimism              0.114     9.633    
                         clock uncertainty           -0.125     9.508    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)        0.075     9.583    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          9.583    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.642ns (14.910%)  route 3.664ns (85.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 9.465 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y87         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=159, routed)         2.709     6.168    design_1_i/display_0/inst/disp_regctrl/RDADDR[0]
    SLICE_X31Y82         LUT4 (Prop_lut4_I3_O)        0.124     6.292 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.954     7.247    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.465     9.465    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X33Y77         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[10]/C
                         clock pessimism              0.114     9.579    
                         clock uncertainty           -0.125     9.454    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429     9.025    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[10]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  1.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1059]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.888%)  route 0.131ns (48.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.560     0.896    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X33Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1059]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1059]/Q
                         net (fo=1, routed)           0.131     1.167    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.870     0.870    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.250     0.620    
                         clock uncertainty            0.125     0.745    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.041    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.561     0.896    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y37         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1066]/Q
                         net (fo=1, routed)           0.107     1.167    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[16]
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.870     0.870    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.250     0.620    
                         clock uncertainty            0.125     0.745    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.041    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1060]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.560     0.896    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1060]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1060]/Q
                         net (fo=1, routed)           0.108     1.167    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.870     0.870    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.250     0.620    
                         clock uncertainty            0.125     0.745    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.041    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1061]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.560     0.896    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1061]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1061]/Q
                         net (fo=1, routed)           0.108     1.167    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.870     0.870    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.250     0.620    
                         clock uncertainty            0.125     0.745    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.041    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1062]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.560     0.896    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y35         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1062]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1062]/Q
                         net (fo=1, routed)           0.108     1.167    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.870     0.870    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.250     0.620    
                         clock uncertainty            0.125     0.745    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.041    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.563     0.899    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1108]/Q
                         net (fo=1, routed)           0.107     1.169    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[8]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.872     0.872    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     0.622    
                         clock uncertainty            0.125     0.747    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296     1.043    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.563     0.899    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y40         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1070]/Q
                         net (fo=1, routed)           0.108     1.170    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[17]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.872     0.872    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     0.622    
                         clock uncertainty            0.125     0.747    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.043    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1072]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.563     0.899    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y40         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1072]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1072]/Q
                         net (fo=1, routed)           0.108     1.170    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[19]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.872     0.872    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     0.622    
                         clock uncertainty            0.125     0.747    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.043    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1105]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.282%)  route 0.108ns (39.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.563     0.899    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1105]/Q
                         net (fo=1, routed)           0.108     1.171    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[5]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.872     0.872    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     0.622    
                         clock uncertainty            0.125     0.747    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.296     1.043    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1107]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.282%)  route 0.108ns (39.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.563     0.899    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1107]/Q
                         net (fo=1, routed)           0.108     1.171    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[7]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.872     0.872    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     0.622    
                         clock uncertainty            0.125     0.747    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296     1.043    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  rd_clk
  To Clock:  wr_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.456ns (15.214%)  route 2.541ns (84.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 9.504 - 8.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.652     1.652    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X43Y29         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     2.108 r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/Q
                         net (fo=4, routed)           2.541     4.649    design_1_i/display_0/inst/disp_regctrl/D[0]
    SLICE_X26Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.504     9.504    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X26Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/C
                         clock pessimism              0.000     9.504    
                         clock uncertainty           -0.264     9.239    
    SLICE_X26Y75         FDRE (Setup_fdre_C_D)       -0.016     9.223    design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.642ns (21.424%)  route 2.355ns (78.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 9.514 - 8.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.658     1.658    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X36Y33         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.518     2.176 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/Q
                         net (fo=2, routed)           2.355     4.531    design_1_i/display_0/inst/disp_buffer/DSP_FIFO_UNDER
    SLICE_X28Y79         LUT5 (Prop_lut5_I3_O)        0.124     4.655 r  design_1_i/display_0/inst/disp_buffer/FIFOUNDER_i_1/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg_0
    SLICE_X28Y79         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.514     9.514    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X28Y79         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/C
                         clock pessimism              0.000     9.514    
                         clock uncertainty           -0.264     9.249    
    SLICE_X28Y79         FDRE (Setup_fdre_C_D)        0.029     9.278    design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg
  -------------------------------------------------------------------
                         required time                          9.278    
                         arrival time                          -4.655    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/syncgen/VRSTART_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.419ns (20.330%)  route 1.642ns (79.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.654     1.654    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X45Y31         FDRE                                         r  design_1_i/display_0/inst/syncgen/VRSTART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.419     2.073 r  design_1_i/display_0/inst/syncgen/VRSTART_reg/Q
                         net (fo=1, routed)           1.642     3.715    design_1_i/display_0/inst/disp_vramctrl/D[0]
    SLICE_X37Y30         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.484     9.484    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X37Y30         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/C
                         clock pessimism              0.000     9.484    
                         clock uncertainty           -0.264     9.220    
    SLICE_X37Y30         FDRE (Setup_fdre_C_D)       -0.222     8.998    design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             38.562ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.333ns  (logic 0.518ns (38.855%)  route 0.815ns (61.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.815     1.333    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X33Y28         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y28         FDRE (Setup_fdre_C_D)       -0.105    39.895    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.895    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                 38.562    

Slack (MET) :             38.585ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.145ns  (logic 0.478ns (41.749%)  route 0.667ns (58.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.667     1.145    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)       -0.270    39.730    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                 38.585    

Slack (MET) :             38.671ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.057ns  (logic 0.478ns (45.214%)  route 0.579ns (54.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.579     1.057    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X33Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)       -0.272    39.728    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.728    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 38.671    

Slack (MET) :             38.673ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.063ns  (logic 0.478ns (44.951%)  route 0.585ns (55.049%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.585     1.063    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X33Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)       -0.264    39.736    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.736    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 38.673    

Slack (MET) :             38.767ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.140ns  (logic 0.518ns (45.424%)  route 0.622ns (54.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.622     1.140    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X33Y27         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)       -0.093    39.907    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                 38.767    

Slack (MET) :             38.821ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.915ns  (logic 0.478ns (52.254%)  route 0.437ns (47.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.437     0.915    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X33Y29         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)       -0.264    39.736    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.736    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 38.821    

Slack (MET) :             38.823ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.084ns  (logic 0.518ns (47.778%)  route 0.566ns (52.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.566     1.084    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X33Y30         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)       -0.093    39.907    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 38.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/syncgen/VRSTART_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.128ns (17.630%)  route 0.598ns (82.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.553     0.553    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X45Y31         FDRE                                         r  design_1_i/display_0/inst/syncgen/VRSTART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  design_1_i/display_0/inst/syncgen/VRSTART_reg/Q
                         net (fo=1, routed)           0.598     1.279    design_1_i/display_0/inst/disp_vramctrl/D[0]
    SLICE_X37Y30         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X37Y30         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.264     1.083    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.021     1.104    design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.209ns (18.053%)  route 0.949ns (81.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.555     0.555    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X36Y33         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/Q
                         net (fo=2, routed)           0.949     1.667    design_1_i/display_0/inst/disp_buffer/DSP_FIFO_UNDER
    SLICE_X28Y79         LUT5 (Prop_lut5_I3_O)        0.045     1.712 r  design_1_i/display_0/inst/disp_buffer/FIFOUNDER_i_1/O
                         net (fo=1, routed)           0.000     1.712    design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg_0
    SLICE_X28Y79         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.833     0.833    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X28Y79         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.264     1.097    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.091     1.188    design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.141ns (10.911%)  route 1.151ns (89.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.551     0.551    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X43Y29         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/Q
                         net (fo=4, routed)           1.151     1.843    design_1_i/display_0/inst/disp_regctrl/D[0]
    SLICE_X26Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.827     0.827    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X26Y75         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.264     1.091    
    SLICE_X26Y75         FDRE (Hold_fdre_C_D)         0.060     1.151    design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.691    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.456ns (11.018%)  route 3.683ns (88.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         3.683     7.072    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X39Y105        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.653    10.832    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X39Y105        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[20]/C
                         clock pessimism              0.129    10.961    
                         clock uncertainty           -0.125    10.836    
    SLICE_X39Y105        FDCE (Recov_fdce_C_CLR)     -0.405    10.431    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[20]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.456ns (11.018%)  route 3.683ns (88.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         3.683     7.072    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X39Y105        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.653    10.832    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X39Y105        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[21]/C
                         clock pessimism              0.129    10.961    
                         clock uncertainty           -0.125    10.836    
    SLICE_X39Y105        FDCE (Recov_fdce_C_CLR)     -0.405    10.431    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[21]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.456ns (11.018%)  route 3.683ns (88.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         3.683     7.072    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X39Y105        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.653    10.832    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X39Y105        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[25]/C
                         clock pessimism              0.129    10.961    
                         clock uncertainty           -0.125    10.836    
    SLICE_X39Y105        FDCE (Recov_fdce_C_CLR)     -0.405    10.431    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[25]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.456ns (11.018%)  route 3.683ns (88.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         3.683     7.072    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X39Y105        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.653    10.832    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X39Y105        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.129    10.961    
                         clock uncertainty           -0.125    10.836    
    SLICE_X39Y105        FDCE (Recov_fdce_C_CLR)     -0.405    10.431    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.456ns (11.018%)  route 3.683ns (88.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         3.683     7.072    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X39Y105        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.653    10.832    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X39Y105        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.129    10.961    
                         clock uncertainty           -0.125    10.836    
    SLICE_X39Y105        FDCE (Recov_fdce_C_CLR)     -0.405    10.431    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.456ns (11.018%)  route 3.683ns (88.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         3.683     7.072    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X39Y105        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.653    10.832    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X39Y105        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.129    10.961    
                         clock uncertainty           -0.125    10.836    
    SLICE_X39Y105        FDCE (Recov_fdce_C_CLR)     -0.405    10.431    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.456ns (11.018%)  route 3.683ns (88.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         3.683     7.072    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X39Y105        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.653    10.832    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X39Y105        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.129    10.961    
                         clock uncertainty           -0.125    10.836    
    SLICE_X39Y105        FDCE (Recov_fdce_C_CLR)     -0.405    10.431    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.456ns (11.018%)  route 3.683ns (88.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         3.683     7.072    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X38Y105        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.653    10.832    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X38Y105        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[23]/C
                         clock pessimism              0.129    10.961    
                         clock uncertainty           -0.125    10.836    
    SLICE_X38Y105        FDCE (Recov_fdce_C_CLR)     -0.361    10.475    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[23]
  -------------------------------------------------------------------
                         required time                         10.475    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.456ns (11.018%)  route 3.683ns (88.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         3.683     7.072    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X38Y105        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.653    10.832    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X38Y105        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[27]/C
                         clock pessimism              0.129    10.961    
                         clock uncertainty           -0.125    10.836    
    SLICE_X38Y105        FDCE (Recov_fdce_C_CLR)     -0.361    10.475    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[27]
  -------------------------------------------------------------------
                         required time                         10.475    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.456ns (11.018%)  route 3.683ns (88.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.639     2.933    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         3.683     7.072    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X38Y105        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.653    10.832    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X38Y105        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[18]/C
                         clock pessimism              0.129    10.961    
                         clock uncertainty           -0.125    10.836    
    SLICE_X38Y105        FDCE (Recov_fdce_C_CLR)     -0.319    10.517    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                         10.517    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  3.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.314%)  route 0.295ns (67.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.295     1.324    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/Q[0]
    SLICE_X50Y99         FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.821     1.187    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/s00_axi_aclk
    SLICE_X50Y99         FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.282     0.905    
    SLICE_X50Y99         FDCE (Remov_fdce_C_CLR)     -0.067     0.838    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.224%)  route 0.678ns (82.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.678     1.706    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X44Y103        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.910     1.276    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X44Y103        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[2]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X44Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.224%)  route 0.678ns (82.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.678     1.706    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X44Y103        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.910     1.276    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X44Y103        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[3]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X44Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.224%)  route 0.678ns (82.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.678     1.706    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X44Y103        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.910     1.276    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X44Y103        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[5]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X44Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.224%)  route 0.678ns (82.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.678     1.706    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X44Y103        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.910     1.276    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X44Y103        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[6]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X44Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_new_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.496%)  route 0.714ns (83.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.714     1.742    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X42Y102        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X42Y102        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_new_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_new_reg
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.496%)  route 0.714ns (83.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.714     1.742    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X43Y102        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X43Y102        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.496%)  route 0.714ns (83.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.714     1.742    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X43Y102        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X43Y102        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.141ns (15.857%)  route 0.748ns (84.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.748     1.777    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X41Y104        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.910     1.276    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X41Y104        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[29]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X41Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.649%)  route 0.821ns (85.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.821     1.850    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X42Y103        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.910     1.276    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X42Y103        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[0]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X42Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.174    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.676    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rd_clk
  To Clock:  rd_clk

Setup :            0  Failing Endpoints,  Worst Slack       37.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.057ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.518ns (21.051%)  route 1.943ns (78.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 41.557 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.651     1.651    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.169 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.943     4.112    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X29Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.557    41.557    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.115    41.672    
                         clock uncertainty           -0.098    41.574    
    SLICE_X29Y29         FDCE (Recov_fdce_C_CLR)     -0.405    41.169    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         41.169    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                 37.057    

Slack (MET) :             37.057ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.518ns (21.051%)  route 1.943ns (78.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 41.557 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.651     1.651    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.169 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.943     4.112    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X29Y29         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.557    41.557    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y29         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.115    41.672    
                         clock uncertainty           -0.098    41.574    
    SLICE_X29Y29         FDCE (Recov_fdce_C_CLR)     -0.405    41.169    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         41.169    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                 37.057    

Slack (MET) :             37.096ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.518ns (21.398%)  route 1.903ns (78.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 41.556 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.651     1.651    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.169 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.903     4.072    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X31Y28         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.556    41.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y28         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.115    41.671    
                         clock uncertainty           -0.098    41.573    
    SLICE_X31Y28         FDCE (Recov_fdce_C_CLR)     -0.405    41.168    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 37.096    

Slack (MET) :             37.096ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.518ns (21.398%)  route 1.903ns (78.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 41.556 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.651     1.651    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.169 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.903     4.072    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X31Y28         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.556    41.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y28         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.115    41.671    
                         clock uncertainty           -0.098    41.573    
    SLICE_X31Y28         FDCE (Recov_fdce_C_CLR)     -0.405    41.168    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 37.096    

Slack (MET) :             37.096ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.518ns (21.398%)  route 1.903ns (78.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 41.556 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.651     1.651    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.169 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.903     4.072    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X31Y28         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.556    41.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y28         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism              0.115    41.671    
                         clock uncertainty           -0.098    41.573    
    SLICE_X31Y28         FDCE (Recov_fdce_C_CLR)     -0.405    41.168    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 37.096    

Slack (MET) :             37.096ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.518ns (21.398%)  route 1.903ns (78.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 41.556 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.651     1.651    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.169 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.903     4.072    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X31Y28         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.556    41.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y28         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.115    41.671    
                         clock uncertainty           -0.098    41.573    
    SLICE_X31Y28         FDCE (Recov_fdce_C_CLR)     -0.405    41.168    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 37.096    

Slack (MET) :             37.096ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.518ns (21.398%)  route 1.903ns (78.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 41.556 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.651     1.651    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.169 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.903     4.072    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X31Y28         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.556    41.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y28         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.115    41.671    
                         clock uncertainty           -0.098    41.573    
    SLICE_X31Y28         FDCE (Recov_fdce_C_CLR)     -0.405    41.168    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 37.096    

Slack (MET) :             37.096ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.518ns (21.398%)  route 1.903ns (78.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 41.556 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.651     1.651    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.169 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.903     4.072    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X31Y28         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.556    41.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y28         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.115    41.671    
                         clock uncertainty           -0.098    41.573    
    SLICE_X31Y28         FDCE (Recov_fdce_C_CLR)     -0.405    41.168    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 37.096    

Slack (MET) :             37.096ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.518ns (21.398%)  route 1.903ns (78.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 41.556 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.651     1.651    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.169 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.903     4.072    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X31Y28         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.556    41.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y28         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.115    41.671    
                         clock uncertainty           -0.098    41.573    
    SLICE_X31Y28         FDCE (Recov_fdce_C_CLR)     -0.405    41.168    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 37.096    

Slack (MET) :             37.096ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.518ns (21.398%)  route 1.903ns (78.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 41.556 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.651     1.651    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.518     2.169 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.903     4.072    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X31Y28         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.556    41.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y28         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              0.115    41.671    
                         clock uncertainty           -0.098    41.573    
    SLICE_X31Y28         FDCE (Recov_fdce_C_CLR)     -0.405    41.168    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 37.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.551     0.551    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X42Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDPE (Prop_fdpe_C_Q)         0.148     0.699 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     0.877    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X42Y28         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.815     0.815    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.251     0.564    
    SLICE_X42Y28         FDCE (Remov_fdce_C_CLR)     -0.120     0.444    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.551     0.551    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X42Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDPE (Prop_fdpe_C_Q)         0.148     0.699 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     0.877    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X42Y28         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.815     0.815    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.251     0.564    
    SLICE_X42Y28         FDCE (Remov_fdce_C_CLR)     -0.120     0.444    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.551     0.551    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X42Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDPE (Prop_fdpe_C_Q)         0.148     0.699 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     0.877    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X42Y28         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.815     0.815    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.251     0.564    
    SLICE_X42Y28         FDPE (Remov_fdpe_C_PRE)     -0.124     0.440    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.164ns (25.384%)  route 0.482ns (74.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.550     0.550    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.714 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.482     1.196    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X32Y31         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X32Y31         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.233     0.586    
    SLICE_X32Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     0.515    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.164ns (25.384%)  route 0.482ns (74.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.550     0.550    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.714 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.482     1.196    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X32Y31         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X32Y31         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.233     0.586    
    SLICE_X32Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     0.515    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.164ns (20.576%)  route 0.633ns (79.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.550     0.550    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.714 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.633     1.347    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X30Y31         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.847     0.847    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y31         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.233     0.614    
    SLICE_X30Y31         FDCE (Remov_fdce_C_CLR)     -0.067     0.547    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.164ns (20.576%)  route 0.633ns (79.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.550     0.550    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.714 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.633     1.347    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X30Y31         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.847     0.847    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y31         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.233     0.614    
    SLICE_X30Y31         FDCE (Remov_fdce_C_CLR)     -0.067     0.547    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.164ns (20.576%)  route 0.633ns (79.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.550     0.550    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.714 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.633     1.347    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X31Y31         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.847     0.847    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y31         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.233     0.614    
    SLICE_X31Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.522    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.164ns (20.576%)  route 0.633ns (79.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.550     0.550    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.714 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.633     1.347    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X31Y31         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.847     0.847    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y31         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.233     0.614    
    SLICE_X31Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.522    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.164ns (17.470%)  route 0.775ns (82.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.550     0.550    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y28         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDPE (Prop_fdpe_C_Q)         0.164     0.714 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.775     1.488    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X31Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.846     0.846    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
                         clock pessimism             -0.233     0.613    
    SLICE_X31Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.521    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.968    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  wr_clk
  To Clock:  wr_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.456ns (27.468%)  route 1.204ns (72.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 9.481 - 8.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.657     1.657    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.113 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.204     3.317    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y26         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.481     9.481    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y26         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.115     9.596    
                         clock uncertainty           -0.035     9.561    
    SLICE_X35Y26         FDCE (Recov_fdce_C_CLR)     -0.405     9.156    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.456ns (27.468%)  route 1.204ns (72.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 9.481 - 8.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.657     1.657    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.113 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.204     3.317    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y26         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.481     9.481    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y26         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.115     9.596    
                         clock uncertainty           -0.035     9.561    
    SLICE_X35Y26         FDCE (Recov_fdce_C_CLR)     -0.405     9.156    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.456ns (27.468%)  route 1.204ns (72.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 9.481 - 8.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.657     1.657    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.113 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.204     3.317    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y26         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.481     9.481    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y26         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.115     9.596    
                         clock uncertainty           -0.035     9.561    
    SLICE_X35Y26         FDCE (Recov_fdce_C_CLR)     -0.405     9.156    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.456ns (27.671%)  route 1.192ns (72.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.657     1.657    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.113 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.192     3.305    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y27         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.482     9.482    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y27         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.115     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X35Y27         FDCE (Recov_fdce_C_CLR)     -0.405     9.157    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.456ns (27.468%)  route 1.204ns (72.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 9.481 - 8.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.657     1.657    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.113 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.204     3.317    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/AR[0]
    SLICE_X34Y26         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.481     9.481    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X34Y26         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/C
                         clock pessimism              0.115     9.596    
                         clock uncertainty           -0.035     9.561    
    SLICE_X34Y26         FDCE (Recov_fdce_C_CLR)     -0.319     9.242    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]
  -------------------------------------------------------------------
                         required time                          9.242    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.456ns (27.671%)  route 1.192ns (72.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.657     1.657    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.113 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.192     3.305    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/AR[0]
    SLICE_X34Y27         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.482     9.482    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X34Y27         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
                         clock pessimism              0.115     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X34Y27         FDCE (Recov_fdce_C_CLR)     -0.319     9.243    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[9]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.456ns (27.671%)  route 1.192ns (72.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.657     1.657    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.113 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.192     3.305    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/AR[0]
    SLICE_X34Y27         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.482     9.482    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X34Y27         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[9]/C
                         clock pessimism              0.115     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X34Y27         FDCE (Recov_fdce_C_CLR)     -0.319     9.243    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[9]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.456ns (31.696%)  route 0.983ns (68.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 9.478 - 8.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.657     1.657    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.113 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.983     3.096    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y25         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.478     9.478    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y25         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.149     9.627    
                         clock uncertainty           -0.035     9.592    
    SLICE_X39Y25         FDCE (Recov_fdce_C_CLR)     -0.405     9.187    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.456ns (31.696%)  route 0.983ns (68.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 9.478 - 8.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.657     1.657    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.113 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.983     3.096    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y25         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.478     9.478    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y25         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.149     9.627    
                         clock uncertainty           -0.035     9.592    
    SLICE_X39Y25         FDCE (Recov_fdce_C_CLR)     -0.405     9.187    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.456ns (31.696%)  route 0.983ns (68.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 9.478 - 8.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.657     1.657    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDPE (Prop_fdpe_C_Q)         0.456     2.113 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.983     3.096    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y25         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.478     9.478    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y25         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.149     9.627    
                         clock uncertainty           -0.035     9.592    
    SLICE_X39Y25         FDPE (Recov_fdpe_C_PRE)     -0.359     9.233    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  6.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.875%)  route 0.201ns (61.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDPE (Prop_fdpe_C_Q)         0.128     0.681 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.201     0.882    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X38Y30         FDCE (Remov_fdce_C_CLR)     -0.121     0.465    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.465    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.875%)  route 0.201ns (61.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDPE (Prop_fdpe_C_Q)         0.128     0.681 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.201     0.882    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X38Y30         FDCE (Remov_fdce_C_CLR)     -0.121     0.465    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.465    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.391%)  route 0.197ns (60.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDPE (Prop_fdpe_C_Q)         0.128     0.681 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.197     0.878    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y29         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.233     0.585    
    SLICE_X38Y29         FDPE (Remov_fdpe_C_PRE)     -0.125     0.460    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.875%)  route 0.201ns (61.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDPE (Prop_fdpe_C_Q)         0.128     0.681 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.201     0.882    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y30         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.233     0.586    
    SLICE_X38Y30         FDPE (Remov_fdpe_C_PRE)     -0.125     0.461    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.875%)  route 0.201ns (61.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDPE (Prop_fdpe_C_Q)         0.128     0.681 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.201     0.882    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y30         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.233     0.586    
    SLICE_X38Y30         FDPE (Remov_fdpe_C_PRE)     -0.125     0.461    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.875%)  route 0.201ns (61.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDPE (Prop_fdpe_C_Q)         0.128     0.681 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.201     0.882    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X39Y30         FDCE (Remov_fdce_C_CLR)     -0.146     0.440    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.875%)  route 0.201ns (61.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDPE (Prop_fdpe_C_Q)         0.128     0.681 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.201     0.882    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y30         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y30         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X39Y30         FDCE (Remov_fdce_C_CLR)     -0.146     0.440    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.875%)  route 0.201ns (61.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDPE (Prop_fdpe_C_Q)         0.128     0.681 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.201     0.882    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y30         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.233     0.586    
    SLICE_X39Y30         FDPE (Remov_fdpe_C_PRE)     -0.149     0.437    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.875%)  route 0.201ns (61.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDPE (Prop_fdpe_C_Q)         0.128     0.681 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.201     0.882    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y30         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.233     0.586    
    SLICE_X39Y30         FDPE (Remov_fdpe_C_PRE)     -0.149     0.437    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.198%)  route 0.179ns (54.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y30         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.148     0.702 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.179     0.881    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X37Y29         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X37Y29         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.251     0.567    
    SLICE_X37Y29         FDPE (Remov_fdpe_C_PRE)     -0.148     0.419    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.462    





