{
  "module_name": "xilinx_sdfec.h",
  "hash_id": "ddbec95b4539b9ea7736a41ea0f1d9af4f8bb439bdb10e18f5799f44fac75c77",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/misc/xilinx_sdfec.h",
  "human_readable_source": " \n \n#ifndef __XILINX_SDFEC_H__\n#define __XILINX_SDFEC_H__\n\n#include <linux/types.h>\n\n \n#define XSDFEC_LDPC_SC_TABLE_ADDR_BASE (0x10000)\n#define XSDFEC_LDPC_SC_TABLE_ADDR_HIGH (0x10400)\n#define XSDFEC_LDPC_LA_TABLE_ADDR_BASE (0x18000)\n#define XSDFEC_LDPC_LA_TABLE_ADDR_HIGH (0x19000)\n#define XSDFEC_LDPC_QC_TABLE_ADDR_BASE (0x20000)\n#define XSDFEC_LDPC_QC_TABLE_ADDR_HIGH (0x28000)\n\n \n#define XSDFEC_SC_TABLE_DEPTH                                                  \\\n\t(XSDFEC_LDPC_SC_TABLE_ADDR_HIGH - XSDFEC_LDPC_SC_TABLE_ADDR_BASE)\n#define XSDFEC_LA_TABLE_DEPTH                                                  \\\n\t(XSDFEC_LDPC_LA_TABLE_ADDR_HIGH - XSDFEC_LDPC_LA_TABLE_ADDR_BASE)\n#define XSDFEC_QC_TABLE_DEPTH                                                  \\\n\t(XSDFEC_LDPC_QC_TABLE_ADDR_HIGH - XSDFEC_LDPC_QC_TABLE_ADDR_BASE)\n\n \nenum xsdfec_code {\n\tXSDFEC_TURBO_CODE = 0,\n\tXSDFEC_LDPC_CODE,\n};\n\n \nenum xsdfec_order {\n\tXSDFEC_MAINTAIN_ORDER = 0,\n\tXSDFEC_OUT_OF_ORDER,\n};\n\n \nenum xsdfec_turbo_alg {\n\tXSDFEC_MAX_SCALE = 0,\n\tXSDFEC_MAX_STAR,\n\tXSDFEC_TURBO_ALG_MAX,\n};\n\n \nenum xsdfec_state {\n\tXSDFEC_INIT = 0,\n\tXSDFEC_STARTED,\n\tXSDFEC_STOPPED,\n\tXSDFEC_NEEDS_RESET,\n\tXSDFEC_PL_RECONFIGURE,\n};\n\n \nenum xsdfec_axis_width {\n\tXSDFEC_1x128b = 1,\n\tXSDFEC_2x128b = 2,\n\tXSDFEC_4x128b = 4,\n};\n\n \nenum xsdfec_axis_word_include {\n\tXSDFEC_FIXED_VALUE = 0,\n\tXSDFEC_IN_BLOCK,\n\tXSDFEC_PER_AXI_TRANSACTION,\n\tXSDFEC_AXIS_WORDS_INCLUDE_MAX,\n};\n\n \nstruct xsdfec_turbo {\n\t__u32 alg;\n\t__u8 scale;\n};\n\n \nstruct xsdfec_ldpc_params {\n\t__u32 n;\n\t__u32 k;\n\t__u32 psize;\n\t__u32 nlayers;\n\t__u32 nqc;\n\t__u32 nmqc;\n\t__u32 nm;\n\t__u32 norm_type;\n\t__u32 no_packing;\n\t__u32 special_qc;\n\t__u32 no_final_parity;\n\t__u32 max_schedule;\n\t__u32 sc_off;\n\t__u32 la_off;\n\t__u32 qc_off;\n\t__u32 *sc_table;\n\t__u32 *la_table;\n\t__u32 *qc_table;\n\t__u16 code_id;\n};\n\n \nstruct xsdfec_status {\n\t__u32 state;\n\t__s8 activity;\n};\n\n \nstruct xsdfec_irq {\n\t__s8 enable_isr;\n\t__s8 enable_ecc_isr;\n};\n\n \nstruct xsdfec_config {\n\t__u32 code;\n\t__u32 order;\n\t__u32 din_width;\n\t__u32 din_word_include;\n\t__u32 dout_width;\n\t__u32 dout_word_include;\n\tstruct xsdfec_irq irq;\n\t__s8 bypass;\n\t__s8 code_wr_protect;\n};\n\n \nstruct xsdfec_stats {\n\t__u32 isr_err_count;\n\t__u32 cecc_count;\n\t__u32 uecc_count;\n};\n\n \nstruct xsdfec_ldpc_param_table_sizes {\n\t__u32 sc_size;\n\t__u32 la_size;\n\t__u32 qc_size;\n};\n\n \n#define XSDFEC_MAGIC 'f'\n \n#define XSDFEC_START_DEV _IO(XSDFEC_MAGIC, 0)\n \n#define XSDFEC_STOP_DEV _IO(XSDFEC_MAGIC, 1)\n \n#define XSDFEC_GET_STATUS _IOR(XSDFEC_MAGIC, 2, struct xsdfec_status)\n \n#define XSDFEC_SET_IRQ _IOW(XSDFEC_MAGIC, 3, struct xsdfec_irq)\n \n#define XSDFEC_SET_TURBO _IOW(XSDFEC_MAGIC, 4, struct xsdfec_turbo)\n \n#define XSDFEC_ADD_LDPC_CODE_PARAMS                                            \\\n\t_IOW(XSDFEC_MAGIC, 5, struct xsdfec_ldpc_params)\n \n#define XSDFEC_GET_CONFIG _IOR(XSDFEC_MAGIC, 6, struct xsdfec_config)\n \n#define XSDFEC_GET_TURBO _IOR(XSDFEC_MAGIC, 7, struct xsdfec_turbo)\n \n#define XSDFEC_SET_ORDER _IOW(XSDFEC_MAGIC, 8, unsigned long)\n \n#define XSDFEC_SET_BYPASS _IOW(XSDFEC_MAGIC, 9, bool)\n \n#define XSDFEC_IS_ACTIVE _IOR(XSDFEC_MAGIC, 10, bool)\n \n#define XSDFEC_CLEAR_STATS _IO(XSDFEC_MAGIC, 11)\n \n#define XSDFEC_GET_STATS _IOR(XSDFEC_MAGIC, 12, struct xsdfec_stats)\n \n#define XSDFEC_SET_DEFAULT_CONFIG _IO(XSDFEC_MAGIC, 13)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}