
Testprogramm Entwicklung.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003854  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08003910  08003910  00004910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039fc  080039fc  00005010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080039fc  080039fc  00005010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080039fc  080039fc  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039fc  080039fc  000049fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003a00  08003a00  00004a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08003a04  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000424  20000010  08003a14  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  08003a14  00005434  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c7a5  00000000  00000000  00005038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f98  00000000  00000000  000117dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  00014778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a97  00000000  00000000  00015598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cc2  00000000  00000000  0001602f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013fb4  00000000  00000000  0002ccf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d845  00000000  00000000  00040ca5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ce4ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e7c  00000000  00000000  000ce530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  000d13ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000010 	.word	0x20000010
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080038f8 	.word	0x080038f8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000014 	.word	0x20000014
 8000100:	080038f8 	.word	0x080038f8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000428 <MX_DMA_Init+0x38>)
 80003f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80003fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000428 <MX_DMA_Init+0x38>)
 80003fc:	2101      	movs	r1, #1
 80003fe:	430a      	orrs	r2, r1
 8000400:	639a      	str	r2, [r3, #56]	@ 0x38
 8000402:	4b09      	ldr	r3, [pc, #36]	@ (8000428 <MX_DMA_Init+0x38>)
 8000404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000406:	2201      	movs	r2, #1
 8000408:	4013      	ands	r3, r2
 800040a:	607b      	str	r3, [r7, #4]
 800040c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800040e:	2200      	movs	r2, #0
 8000410:	2100      	movs	r1, #0
 8000412:	2009      	movs	r0, #9
 8000414:	f001 fb58 	bl	8001ac8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000418:	2009      	movs	r0, #9
 800041a:	f001 fb6a 	bl	8001af2 <HAL_NVIC_EnableIRQ>

}
 800041e:	46c0      	nop			@ (mov r8, r8)
 8000420:	46bd      	mov	sp, r7
 8000422:	b002      	add	sp, #8
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	40021000 	.word	0x40021000

0800042c <MX_GPIO_Init>:
     PB5   ------> SPI1_MOSI
     PB7   ------> I2C1_SDA
     PB8   ------> I2C1_SCL
*/
void MX_GPIO_Init(void)
{
 800042c:	b590      	push	{r4, r7, lr}
 800042e:	b089      	sub	sp, #36	@ 0x24
 8000430:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000432:	240c      	movs	r4, #12
 8000434:	193b      	adds	r3, r7, r4
 8000436:	0018      	movs	r0, r3
 8000438:	2314      	movs	r3, #20
 800043a:	001a      	movs	r2, r3
 800043c:	2100      	movs	r1, #0
 800043e:	f003 fa25 	bl	800388c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000442:	4b78      	ldr	r3, [pc, #480]	@ (8000624 <MX_GPIO_Init+0x1f8>)
 8000444:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000446:	4b77      	ldr	r3, [pc, #476]	@ (8000624 <MX_GPIO_Init+0x1f8>)
 8000448:	2104      	movs	r1, #4
 800044a:	430a      	orrs	r2, r1
 800044c:	635a      	str	r2, [r3, #52]	@ 0x34
 800044e:	4b75      	ldr	r3, [pc, #468]	@ (8000624 <MX_GPIO_Init+0x1f8>)
 8000450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000452:	2204      	movs	r2, #4
 8000454:	4013      	ands	r3, r2
 8000456:	60bb      	str	r3, [r7, #8]
 8000458:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800045a:	4b72      	ldr	r3, [pc, #456]	@ (8000624 <MX_GPIO_Init+0x1f8>)
 800045c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800045e:	4b71      	ldr	r3, [pc, #452]	@ (8000624 <MX_GPIO_Init+0x1f8>)
 8000460:	2101      	movs	r1, #1
 8000462:	430a      	orrs	r2, r1
 8000464:	635a      	str	r2, [r3, #52]	@ 0x34
 8000466:	4b6f      	ldr	r3, [pc, #444]	@ (8000624 <MX_GPIO_Init+0x1f8>)
 8000468:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800046a:	2201      	movs	r2, #1
 800046c:	4013      	ands	r3, r2
 800046e:	607b      	str	r3, [r7, #4]
 8000470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000472:	4b6c      	ldr	r3, [pc, #432]	@ (8000624 <MX_GPIO_Init+0x1f8>)
 8000474:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000476:	4b6b      	ldr	r3, [pc, #428]	@ (8000624 <MX_GPIO_Init+0x1f8>)
 8000478:	2102      	movs	r1, #2
 800047a:	430a      	orrs	r2, r1
 800047c:	635a      	str	r2, [r3, #52]	@ 0x34
 800047e:	4b69      	ldr	r3, [pc, #420]	@ (8000624 <MX_GPIO_Init+0x1f8>)
 8000480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000482:	2202      	movs	r2, #2
 8000484:	4013      	ands	r3, r2
 8000486:	603b      	str	r3, [r7, #0]
 8000488:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800048a:	23c8      	movs	r3, #200	@ 0xc8
 800048c:	0159      	lsls	r1, r3, #5
 800048e:	23a0      	movs	r3, #160	@ 0xa0
 8000490:	05db      	lsls	r3, r3, #23
 8000492:	2200      	movs	r2, #0
 8000494:	0018      	movs	r0, r3
 8000496:	f001 fe39 	bl	800210c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800049a:	4b63      	ldr	r3, [pc, #396]	@ (8000628 <MX_GPIO_Init+0x1fc>)
 800049c:	2200      	movs	r2, #0
 800049e:	2140      	movs	r1, #64	@ 0x40
 80004a0:	0018      	movs	r0, r3
 80004a2:	f001 fe33 	bl	800210c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC15 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_6;
 80004a6:	193b      	adds	r3, r7, r4
 80004a8:	4a60      	ldr	r2, [pc, #384]	@ (800062c <MX_GPIO_Init+0x200>)
 80004aa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004ac:	193b      	adds	r3, r7, r4
 80004ae:	2203      	movs	r2, #3
 80004b0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b2:	193b      	adds	r3, r7, r4
 80004b4:	2200      	movs	r2, #0
 80004b6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004b8:	193b      	adds	r3, r7, r4
 80004ba:	4a5d      	ldr	r2, [pc, #372]	@ (8000630 <MX_GPIO_Init+0x204>)
 80004bc:	0019      	movs	r1, r3
 80004be:	0010      	movs	r0, r2
 80004c0:	f001 fcc0 	bl	8001e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA2 PA5 PA6
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6
 80004c4:	193b      	adds	r3, r7, r4
 80004c6:	4a5b      	ldr	r2, [pc, #364]	@ (8000634 <MX_GPIO_Init+0x208>)
 80004c8:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004ca:	193b      	adds	r3, r7, r4
 80004cc:	2203      	movs	r2, #3
 80004ce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d0:	193b      	adds	r3, r7, r4
 80004d2:	2200      	movs	r2, #0
 80004d4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d6:	193a      	adds	r2, r7, r4
 80004d8:	23a0      	movs	r3, #160	@ 0xa0
 80004da:	05db      	lsls	r3, r3, #23
 80004dc:	0011      	movs	r1, r2
 80004de:	0018      	movs	r0, r3
 80004e0:	f001 fcb0 	bl	8001e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80004e4:	193b      	adds	r3, r7, r4
 80004e6:	2202      	movs	r2, #2
 80004e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004ea:	193b      	adds	r3, r7, r4
 80004ec:	2284      	movs	r2, #132	@ 0x84
 80004ee:	0392      	lsls	r2, r2, #14
 80004f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f2:	193b      	adds	r3, r7, r4
 80004f4:	2200      	movs	r2, #0
 80004f6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004f8:	193a      	adds	r2, r7, r4
 80004fa:	23a0      	movs	r3, #160	@ 0xa0
 80004fc:	05db      	lsls	r3, r3, #23
 80004fe:	0011      	movs	r1, r2
 8000500:	0018      	movs	r0, r3
 8000502:	f001 fc9f 	bl	8001e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000506:	193b      	adds	r3, r7, r4
 8000508:	2208      	movs	r2, #8
 800050a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800050c:	193b      	adds	r3, r7, r4
 800050e:	2200      	movs	r2, #0
 8000510:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000512:	193b      	adds	r3, r7, r4
 8000514:	2200      	movs	r2, #0
 8000516:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000518:	193a      	adds	r2, r7, r4
 800051a:	23a0      	movs	r3, #160	@ 0xa0
 800051c:	05db      	lsls	r3, r3, #23
 800051e:	0011      	movs	r1, r2
 8000520:	0018      	movs	r0, r3
 8000522:	f001 fc8f 	bl	8001e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000526:	193b      	adds	r3, r7, r4
 8000528:	2201      	movs	r2, #1
 800052a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800052c:	193b      	adds	r3, r7, r4
 800052e:	2203      	movs	r2, #3
 8000530:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000532:	193b      	adds	r3, r7, r4
 8000534:	2200      	movs	r2, #0
 8000536:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000538:	193b      	adds	r3, r7, r4
 800053a:	4a3b      	ldr	r2, [pc, #236]	@ (8000628 <MX_GPIO_Init+0x1fc>)
 800053c:	0019      	movs	r1, r3
 800053e:	0010      	movs	r0, r2
 8000540:	f001 fc80 	bl	8001e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000544:	193b      	adds	r3, r7, r4
 8000546:	2202      	movs	r2, #2
 8000548:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800054a:	193b      	adds	r3, r7, r4
 800054c:	2200      	movs	r2, #0
 800054e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000550:	193b      	adds	r3, r7, r4
 8000552:	2200      	movs	r2, #0
 8000554:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000556:	193b      	adds	r3, r7, r4
 8000558:	4a33      	ldr	r2, [pc, #204]	@ (8000628 <MX_GPIO_Init+0x1fc>)
 800055a:	0019      	movs	r1, r3
 800055c:	0010      	movs	r0, r2
 800055e:	f001 fc71 	bl	8001e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000562:	0021      	movs	r1, r4
 8000564:	187b      	adds	r3, r7, r1
 8000566:	22c8      	movs	r2, #200	@ 0xc8
 8000568:	0152      	lsls	r2, r2, #5
 800056a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800056c:	000c      	movs	r4, r1
 800056e:	193b      	adds	r3, r7, r4
 8000570:	2201      	movs	r2, #1
 8000572:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000574:	193b      	adds	r3, r7, r4
 8000576:	2200      	movs	r2, #0
 8000578:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800057a:	193b      	adds	r3, r7, r4
 800057c:	2200      	movs	r2, #0
 800057e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000580:	193a      	adds	r2, r7, r4
 8000582:	23a0      	movs	r3, #160	@ 0xa0
 8000584:	05db      	lsls	r3, r3, #23
 8000586:	0011      	movs	r1, r2
 8000588:	0018      	movs	r0, r3
 800058a:	f001 fc5b 	bl	8001e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800058e:	193b      	adds	r3, r7, r4
 8000590:	2238      	movs	r2, #56	@ 0x38
 8000592:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000594:	193b      	adds	r3, r7, r4
 8000596:	2202      	movs	r2, #2
 8000598:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059a:	193b      	adds	r3, r7, r4
 800059c:	2200      	movs	r2, #0
 800059e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a0:	193b      	adds	r3, r7, r4
 80005a2:	2200      	movs	r2, #0
 80005a4:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80005a6:	193b      	adds	r3, r7, r4
 80005a8:	2200      	movs	r2, #0
 80005aa:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005ac:	193b      	adds	r3, r7, r4
 80005ae:	4a1e      	ldr	r2, [pc, #120]	@ (8000628 <MX_GPIO_Init+0x1fc>)
 80005b0:	0019      	movs	r1, r3
 80005b2:	0010      	movs	r0, r2
 80005b4:	f001 fc46 	bl	8001e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80005b8:	193b      	adds	r3, r7, r4
 80005ba:	2240      	movs	r2, #64	@ 0x40
 80005bc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005be:	193b      	adds	r3, r7, r4
 80005c0:	2201      	movs	r2, #1
 80005c2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c4:	193b      	adds	r3, r7, r4
 80005c6:	2200      	movs	r2, #0
 80005c8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ca:	193b      	adds	r3, r7, r4
 80005cc:	2200      	movs	r2, #0
 80005ce:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005d0:	193b      	adds	r3, r7, r4
 80005d2:	4a15      	ldr	r2, [pc, #84]	@ (8000628 <MX_GPIO_Init+0x1fc>)
 80005d4:	0019      	movs	r1, r3
 80005d6:	0010      	movs	r0, r2
 80005d8:	f001 fc34 	bl	8001e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80005dc:	0021      	movs	r1, r4
 80005de:	187b      	adds	r3, r7, r1
 80005e0:	22c0      	movs	r2, #192	@ 0xc0
 80005e2:	0052      	lsls	r2, r2, #1
 80005e4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	2212      	movs	r2, #18
 80005ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ec:	187b      	adds	r3, r7, r1
 80005ee:	2200      	movs	r2, #0
 80005f0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f2:	187b      	adds	r3, r7, r1
 80005f4:	2200      	movs	r2, #0
 80005f6:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	2206      	movs	r2, #6
 80005fc:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005fe:	187b      	adds	r3, r7, r1
 8000600:	4a09      	ldr	r2, [pc, #36]	@ (8000628 <MX_GPIO_Init+0x1fc>)
 8000602:	0019      	movs	r1, r3
 8000604:	0010      	movs	r0, r2
 8000606:	f001 fc1d 	bl	8001e44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800060a:	2200      	movs	r2, #0
 800060c:	2100      	movs	r1, #0
 800060e:	2005      	movs	r0, #5
 8000610:	f001 fa5a 	bl	8001ac8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000614:	2005      	movs	r0, #5
 8000616:	f001 fa6c 	bl	8001af2 <HAL_NVIC_EnableIRQ>

}
 800061a:	46c0      	nop			@ (mov r8, r8)
 800061c:	46bd      	mov	sp, r7
 800061e:	b009      	add	sp, #36	@ 0x24
 8000620:	bd90      	pop	{r4, r7, pc}
 8000622:	46c0      	nop			@ (mov r8, r8)
 8000624:	40021000 	.word	0x40021000
 8000628:	50000400 	.word	0x50000400
 800062c:	0000c040 	.word	0x0000c040
 8000630:	50000800 	.word	0x50000800
 8000634:	00008065 	.word	0x00008065

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063c:	f001 f912 	bl	8001864 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000640:	f000 f81e 	bl	8000680 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000644:	f7ff fef2 	bl	800042c <MX_GPIO_Init>
  MX_DMA_Init();
 8000648:	f7ff fed2 	bl	80003f0 <MX_DMA_Init>
  MX_TIM3_Init();
 800064c:	f000 f8dc 	bl	8000808 <MX_TIM3_Init>
  MX_TIM14_Init();
 8000650:	f000 f93a 	bl	80008c8 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  sound_engine_init();
 8000654:	f001 f8d4 	bl	8001800 <sound_engine_init>
  led_effect_engine_init();
 8000658:	f000 fe3a 	bl	80012d0 <led_effect_engine_init>
  led_effect_engine_set(LED_EFFECT_SOLID);
 800065c:	2001      	movs	r0, #1
 800065e:	f000 fe41 	bl	80012e4 <led_effect_engine_set>

  // Test: Piezo über Sound-Engine beim Start
  sound_engine_play(SOUND_BEEP);
 8000662:	2001      	movs	r0, #1
 8000664:	f001 f880 	bl	8001768 <sound_engine_play>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    sound_engine_tick();
 8000668:	f001 f88e 	bl	8001788 <sound_engine_tick>
    sound_beep_update();
 800066c:	f001 f83e 	bl	80016ec <sound_beep_update>
    led_effect_engine_update(HAL_GetTick());
 8000670:	f001 f974 	bl	800195c <HAL_GetTick>
 8000674:	0003      	movs	r3, r0
 8000676:	0018      	movs	r0, r3
 8000678:	f000 fe44 	bl	8001304 <led_effect_engine_update>
    sound_engine_tick();
 800067c:	46c0      	nop			@ (mov r8, r8)
 800067e:	e7f3      	b.n	8000668 <main+0x30>

08000680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000680:	b590      	push	{r4, r7, lr}
 8000682:	b093      	sub	sp, #76	@ 0x4c
 8000684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000686:	2410      	movs	r4, #16
 8000688:	193b      	adds	r3, r7, r4
 800068a:	0018      	movs	r0, r3
 800068c:	2338      	movs	r3, #56	@ 0x38
 800068e:	001a      	movs	r2, r3
 8000690:	2100      	movs	r1, #0
 8000692:	f003 f8fb 	bl	800388c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000696:	003b      	movs	r3, r7
 8000698:	0018      	movs	r0, r3
 800069a:	2310      	movs	r3, #16
 800069c:	001a      	movs	r2, r3
 800069e:	2100      	movs	r1, #0
 80006a0:	f003 f8f4 	bl	800388c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006a4:	2380      	movs	r3, #128	@ 0x80
 80006a6:	009b      	lsls	r3, r3, #2
 80006a8:	0018      	movs	r0, r3
 80006aa:	f001 fda5 	bl	80021f8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ae:	193b      	adds	r3, r7, r4
 80006b0:	2202      	movs	r2, #2
 80006b2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b4:	193b      	adds	r3, r7, r4
 80006b6:	2280      	movs	r2, #128	@ 0x80
 80006b8:	0052      	lsls	r2, r2, #1
 80006ba:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006bc:	0021      	movs	r1, r4
 80006be:	187b      	adds	r3, r7, r1
 80006c0:	2200      	movs	r2, #0
 80006c2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c4:	187b      	adds	r3, r7, r1
 80006c6:	2240      	movs	r2, #64	@ 0x40
 80006c8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ca:	187b      	adds	r3, r7, r1
 80006cc:	2202      	movs	r2, #2
 80006ce:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006d0:	187b      	adds	r3, r7, r1
 80006d2:	2202      	movs	r2, #2
 80006d4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	2200      	movs	r2, #0
 80006da:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80006dc:	187b      	adds	r3, r7, r1
 80006de:	2208      	movs	r2, #8
 80006e0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006e2:	187b      	adds	r3, r7, r1
 80006e4:	2280      	movs	r2, #128	@ 0x80
 80006e6:	0292      	lsls	r2, r2, #10
 80006e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ea:	187b      	adds	r3, r7, r1
 80006ec:	2280      	movs	r2, #128	@ 0x80
 80006ee:	0492      	lsls	r2, r2, #18
 80006f0:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006f2:	187b      	adds	r3, r7, r1
 80006f4:	2280      	movs	r2, #128	@ 0x80
 80006f6:	0592      	lsls	r2, r2, #22
 80006f8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	0018      	movs	r0, r3
 80006fe:	f001 fdc7 	bl	8002290 <HAL_RCC_OscConfig>
 8000702:	1e03      	subs	r3, r0, #0
 8000704:	d001      	beq.n	800070a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000706:	f000 f819 	bl	800073c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800070a:	003b      	movs	r3, r7
 800070c:	2207      	movs	r2, #7
 800070e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000710:	003b      	movs	r3, r7
 8000712:	2202      	movs	r2, #2
 8000714:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000716:	003b      	movs	r3, r7
 8000718:	2200      	movs	r2, #0
 800071a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800071c:	003b      	movs	r3, r7
 800071e:	2200      	movs	r2, #0
 8000720:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000722:	003b      	movs	r3, r7
 8000724:	2102      	movs	r1, #2
 8000726:	0018      	movs	r0, r3
 8000728:	f002 f8cc 	bl	80028c4 <HAL_RCC_ClockConfig>
 800072c:	1e03      	subs	r3, r0, #0
 800072e:	d001      	beq.n	8000734 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000730:	f000 f804 	bl	800073c <Error_Handler>
  }
}
 8000734:	46c0      	nop			@ (mov r8, r8)
 8000736:	46bd      	mov	sp, r7
 8000738:	b013      	add	sp, #76	@ 0x4c
 800073a:	bd90      	pop	{r4, r7, pc}

0800073c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000740:	b672      	cpsid	i
}
 8000742:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8000744:	46c0      	nop			@ (mov r8, r8)
 8000746:	e7fd      	b.n	8000744 <Error_Handler+0x8>

08000748 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800074e:	4b0f      	ldr	r3, [pc, #60]	@ (800078c <HAL_MspInit+0x44>)
 8000750:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000752:	4b0e      	ldr	r3, [pc, #56]	@ (800078c <HAL_MspInit+0x44>)
 8000754:	2101      	movs	r1, #1
 8000756:	430a      	orrs	r2, r1
 8000758:	641a      	str	r2, [r3, #64]	@ 0x40
 800075a:	4b0c      	ldr	r3, [pc, #48]	@ (800078c <HAL_MspInit+0x44>)
 800075c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800075e:	2201      	movs	r2, #1
 8000760:	4013      	ands	r3, r2
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000766:	4b09      	ldr	r3, [pc, #36]	@ (800078c <HAL_MspInit+0x44>)
 8000768:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800076a:	4b08      	ldr	r3, [pc, #32]	@ (800078c <HAL_MspInit+0x44>)
 800076c:	2180      	movs	r1, #128	@ 0x80
 800076e:	0549      	lsls	r1, r1, #21
 8000770:	430a      	orrs	r2, r1
 8000772:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000774:	4b05      	ldr	r3, [pc, #20]	@ (800078c <HAL_MspInit+0x44>)
 8000776:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000778:	2380      	movs	r3, #128	@ 0x80
 800077a:	055b      	lsls	r3, r3, #21
 800077c:	4013      	ands	r3, r2
 800077e:	603b      	str	r3, [r7, #0]
 8000780:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  // Eigene globale Initialisierungen, z.B. NVIC-Prioritäten, können hier ergänzt werden.
  /* USER CODE END MspInit 1 */
}
 8000782:	46c0      	nop			@ (mov r8, r8)
 8000784:	46bd      	mov	sp, r7
 8000786:	b002      	add	sp, #8
 8000788:	bd80      	pop	{r7, pc}
 800078a:	46c0      	nop			@ (mov r8, r8)
 800078c:	40021000 	.word	0x40021000

08000790 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000794:	46c0      	nop			@ (mov r8, r8)
 8000796:	e7fd      	b.n	8000794 <NMI_Handler+0x4>

08000798 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800079c:	46c0      	nop			@ (mov r8, r8)
 800079e:	e7fd      	b.n	800079c <HardFault_Handler+0x4>

080007a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80007a4:	46c0      	nop			@ (mov r8, r8)
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007aa:	b580      	push	{r7, lr}
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ae:	46c0      	nop			@ (mov r8, r8)
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007b8:	f001 f8be 	bl	8001938 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007bc:	46c0      	nop			@ (mov r8, r8)
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80007c2:	b580      	push	{r7, lr}
 80007c4:	af00      	add	r7, sp, #0
    // Test: Toggle PA12 (nur zum Debuggen)
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 80007c6:	2380      	movs	r3, #128	@ 0x80
 80007c8:	015a      	lsls	r2, r3, #5
 80007ca:	23a0      	movs	r3, #160	@ 0xa0
 80007cc:	05db      	lsls	r3, r3, #23
 80007ce:	0011      	movs	r1, r2
 80007d0:	0018      	movs	r0, r3
 80007d2:	f001 fcb8 	bl	8002146 <HAL_GPIO_TogglePin>

    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80007d6:	2002      	movs	r0, #2
 80007d8:	f001 fcd0 	bl	800217c <HAL_GPIO_EXTI_IRQHandler>
}
 80007dc:	46c0      	nop			@ (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
	...

080007e4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 80007e8:	4b03      	ldr	r3, [pc, #12]	@ (80007f8 <DMA1_Channel1_IRQHandler+0x14>)
 80007ea:	0018      	movs	r0, r3
 80007ec:	f001 fa28 	bl	8001c40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80007f0:	46c0      	nop			@ (mov r8, r8)
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	46c0      	nop			@ (mov r8, r8)
 80007f8:	200000c4 	.word	0x200000c4

080007fc <SystemInit>:
  * Erklärung:
  *   Wird beim Reset aufgerufen, bevor main() startet.
  *   Hier kann z.B. die Vektor-Tabelle umgesetzt werden.
  */
void SystemInit(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000800:	46c0      	nop			@ (mov r8, r8)
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
	...

08000808 <MX_TIM3_Init>:
TIM_HandleTypeDef htim14;
DMA_HandleTypeDef hdma_tim3_ch2;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b08a      	sub	sp, #40	@ 0x28
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800080e:	231c      	movs	r3, #28
 8000810:	18fb      	adds	r3, r7, r3
 8000812:	0018      	movs	r0, r3
 8000814:	230c      	movs	r3, #12
 8000816:	001a      	movs	r2, r3
 8000818:	2100      	movs	r1, #0
 800081a:	f003 f837 	bl	800388c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800081e:	003b      	movs	r3, r7
 8000820:	0018      	movs	r0, r3
 8000822:	231c      	movs	r3, #28
 8000824:	001a      	movs	r2, r3
 8000826:	2100      	movs	r1, #0
 8000828:	f003 f830 	bl	800388c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800082c:	4b24      	ldr	r3, [pc, #144]	@ (80008c0 <MX_TIM3_Init+0xb8>)
 800082e:	4a25      	ldr	r2, [pc, #148]	@ (80008c4 <MX_TIM3_Init+0xbc>)
 8000830:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000832:	4b23      	ldr	r3, [pc, #140]	@ (80008c0 <MX_TIM3_Init+0xb8>)
 8000834:	2200      	movs	r2, #0
 8000836:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000838:	4b21      	ldr	r3, [pc, #132]	@ (80008c0 <MX_TIM3_Init+0xb8>)
 800083a:	2200      	movs	r2, #0
 800083c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 79;
 800083e:	4b20      	ldr	r3, [pc, #128]	@ (80008c0 <MX_TIM3_Init+0xb8>)
 8000840:	224f      	movs	r2, #79	@ 0x4f
 8000842:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000844:	4b1e      	ldr	r3, [pc, #120]	@ (80008c0 <MX_TIM3_Init+0xb8>)
 8000846:	2200      	movs	r2, #0
 8000848:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800084a:	4b1d      	ldr	r3, [pc, #116]	@ (80008c0 <MX_TIM3_Init+0xb8>)
 800084c:	2280      	movs	r2, #128	@ 0x80
 800084e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000850:	4b1b      	ldr	r3, [pc, #108]	@ (80008c0 <MX_TIM3_Init+0xb8>)
 8000852:	0018      	movs	r0, r3
 8000854:	f002 fa38 	bl	8002cc8 <HAL_TIM_PWM_Init>
 8000858:	1e03      	subs	r3, r0, #0
 800085a:	d001      	beq.n	8000860 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800085c:	f7ff ff6e 	bl	800073c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000860:	211c      	movs	r1, #28
 8000862:	187b      	adds	r3, r7, r1
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000868:	187b      	adds	r3, r7, r1
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800086e:	187a      	adds	r2, r7, r1
 8000870:	4b13      	ldr	r3, [pc, #76]	@ (80008c0 <MX_TIM3_Init+0xb8>)
 8000872:	0011      	movs	r1, r2
 8000874:	0018      	movs	r0, r3
 8000876:	f002 ffa1 	bl	80037bc <HAL_TIMEx_MasterConfigSynchronization>
 800087a:	1e03      	subs	r3, r0, #0
 800087c:	d001      	beq.n	8000882 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800087e:	f7ff ff5d 	bl	800073c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000882:	003b      	movs	r3, r7
 8000884:	2260      	movs	r2, #96	@ 0x60
 8000886:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000888:	003b      	movs	r3, r7
 800088a:	2200      	movs	r2, #0
 800088c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800088e:	003b      	movs	r3, r7
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000894:	003b      	movs	r3, r7
 8000896:	2200      	movs	r2, #0
 8000898:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800089a:	0039      	movs	r1, r7
 800089c:	4b08      	ldr	r3, [pc, #32]	@ (80008c0 <MX_TIM3_Init+0xb8>)
 800089e:	2204      	movs	r2, #4
 80008a0:	0018      	movs	r0, r3
 80008a2:	f002 fb47 	bl	8002f34 <HAL_TIM_PWM_ConfigChannel>
 80008a6:	1e03      	subs	r3, r0, #0
 80008a8:	d001      	beq.n	80008ae <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 80008aa:	f7ff ff47 	bl	800073c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80008ae:	4b04      	ldr	r3, [pc, #16]	@ (80008c0 <MX_TIM3_Init+0xb8>)
 80008b0:	0018      	movs	r0, r3
 80008b2:	f000 f8c5 	bl	8000a40 <HAL_TIM_MspPostInit>

}
 80008b6:	46c0      	nop			@ (mov r8, r8)
 80008b8:	46bd      	mov	sp, r7
 80008ba:	b00a      	add	sp, #40	@ 0x28
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	46c0      	nop			@ (mov r8, r8)
 80008c0:	2000002c 	.word	0x2000002c
 80008c4:	40000400 	.word	0x40000400

080008c8 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b088      	sub	sp, #32
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80008ce:	1d3b      	adds	r3, r7, #4
 80008d0:	0018      	movs	r0, r3
 80008d2:	231c      	movs	r3, #28
 80008d4:	001a      	movs	r2, r3
 80008d6:	2100      	movs	r1, #0
 80008d8:	f002 ffd8 	bl	800388c <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80008dc:	4b1f      	ldr	r3, [pc, #124]	@ (800095c <MX_TIM14_Init+0x94>)
 80008de:	4a20      	ldr	r2, [pc, #128]	@ (8000960 <MX_TIM14_Init+0x98>)
 80008e0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 1599;
 80008e2:	4b1e      	ldr	r3, [pc, #120]	@ (800095c <MX_TIM14_Init+0x94>)
 80008e4:	4a1f      	ldr	r2, [pc, #124]	@ (8000964 <MX_TIM14_Init+0x9c>)
 80008e6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008e8:	4b1c      	ldr	r3, [pc, #112]	@ (800095c <MX_TIM14_Init+0x94>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 9;
 80008ee:	4b1b      	ldr	r3, [pc, #108]	@ (800095c <MX_TIM14_Init+0x94>)
 80008f0:	2209      	movs	r2, #9
 80008f2:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008f4:	4b19      	ldr	r3, [pc, #100]	@ (800095c <MX_TIM14_Init+0x94>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80008fa:	4b18      	ldr	r3, [pc, #96]	@ (800095c <MX_TIM14_Init+0x94>)
 80008fc:	2280      	movs	r2, #128	@ 0x80
 80008fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000900:	4b16      	ldr	r3, [pc, #88]	@ (800095c <MX_TIM14_Init+0x94>)
 8000902:	0018      	movs	r0, r3
 8000904:	f002 f988 	bl	8002c18 <HAL_TIM_Base_Init>
 8000908:	1e03      	subs	r3, r0, #0
 800090a:	d001      	beq.n	8000910 <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 800090c:	f7ff ff16 	bl	800073c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000910:	4b12      	ldr	r3, [pc, #72]	@ (800095c <MX_TIM14_Init+0x94>)
 8000912:	0018      	movs	r0, r3
 8000914:	f002 f9d8 	bl	8002cc8 <HAL_TIM_PWM_Init>
 8000918:	1e03      	subs	r3, r0, #0
 800091a:	d001      	beq.n	8000920 <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 800091c:	f7ff ff0e 	bl	800073c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000920:	1d3b      	adds	r3, r7, #4
 8000922:	2260      	movs	r2, #96	@ 0x60
 8000924:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000926:	1d3b      	adds	r3, r7, #4
 8000928:	2200      	movs	r2, #0
 800092a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000938:	1d39      	adds	r1, r7, #4
 800093a:	4b08      	ldr	r3, [pc, #32]	@ (800095c <MX_TIM14_Init+0x94>)
 800093c:	2200      	movs	r2, #0
 800093e:	0018      	movs	r0, r3
 8000940:	f002 faf8 	bl	8002f34 <HAL_TIM_PWM_ConfigChannel>
 8000944:	1e03      	subs	r3, r0, #0
 8000946:	d001      	beq.n	800094c <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8000948:	f7ff fef8 	bl	800073c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 800094c:	4b03      	ldr	r3, [pc, #12]	@ (800095c <MX_TIM14_Init+0x94>)
 800094e:	0018      	movs	r0, r3
 8000950:	f000 f876 	bl	8000a40 <HAL_TIM_MspPostInit>

}
 8000954:	46c0      	nop			@ (mov r8, r8)
 8000956:	46bd      	mov	sp, r7
 8000958:	b008      	add	sp, #32
 800095a:	bd80      	pop	{r7, pc}
 800095c:	20000078 	.word	0x20000078
 8000960:	40002000 	.word	0x40002000
 8000964:	0000063f 	.word	0x0000063f

08000968 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a1e      	ldr	r2, [pc, #120]	@ (80009f0 <HAL_TIM_PWM_MspInit+0x88>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d136      	bne.n	80009e8 <HAL_TIM_PWM_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800097a:	4b1e      	ldr	r3, [pc, #120]	@ (80009f4 <HAL_TIM_PWM_MspInit+0x8c>)
 800097c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800097e:	4b1d      	ldr	r3, [pc, #116]	@ (80009f4 <HAL_TIM_PWM_MspInit+0x8c>)
 8000980:	2102      	movs	r1, #2
 8000982:	430a      	orrs	r2, r1
 8000984:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000986:	4b1b      	ldr	r3, [pc, #108]	@ (80009f4 <HAL_TIM_PWM_MspInit+0x8c>)
 8000988:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800098a:	2202      	movs	r2, #2
 800098c:	4013      	ands	r3, r2
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH2 Init */
    hdma_tim3_ch2.Instance = DMA1_Channel1;
 8000992:	4b19      	ldr	r3, [pc, #100]	@ (80009f8 <HAL_TIM_PWM_MspInit+0x90>)
 8000994:	4a19      	ldr	r2, [pc, #100]	@ (80009fc <HAL_TIM_PWM_MspInit+0x94>)
 8000996:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 8000998:	4b17      	ldr	r3, [pc, #92]	@ (80009f8 <HAL_TIM_PWM_MspInit+0x90>)
 800099a:	2221      	movs	r2, #33	@ 0x21
 800099c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800099e:	4b16      	ldr	r3, [pc, #88]	@ (80009f8 <HAL_TIM_PWM_MspInit+0x90>)
 80009a0:	2210      	movs	r2, #16
 80009a2:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80009a4:	4b14      	ldr	r3, [pc, #80]	@ (80009f8 <HAL_TIM_PWM_MspInit+0x90>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80009aa:	4b13      	ldr	r3, [pc, #76]	@ (80009f8 <HAL_TIM_PWM_MspInit+0x90>)
 80009ac:	2280      	movs	r2, #128	@ 0x80
 80009ae:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80009b0:	4b11      	ldr	r3, [pc, #68]	@ (80009f8 <HAL_TIM_PWM_MspInit+0x90>)
 80009b2:	2280      	movs	r2, #128	@ 0x80
 80009b4:	0052      	lsls	r2, r2, #1
 80009b6:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80009b8:	4b0f      	ldr	r3, [pc, #60]	@ (80009f8 <HAL_TIM_PWM_MspInit+0x90>)
 80009ba:	2280      	movs	r2, #128	@ 0x80
 80009bc:	00d2      	lsls	r2, r2, #3
 80009be:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_CIRCULAR;
 80009c0:	4b0d      	ldr	r3, [pc, #52]	@ (80009f8 <HAL_TIM_PWM_MspInit+0x90>)
 80009c2:	2220      	movs	r2, #32
 80009c4:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80009c6:	4b0c      	ldr	r3, [pc, #48]	@ (80009f8 <HAL_TIM_PWM_MspInit+0x90>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 80009cc:	4b0a      	ldr	r3, [pc, #40]	@ (80009f8 <HAL_TIM_PWM_MspInit+0x90>)
 80009ce:	0018      	movs	r0, r3
 80009d0:	f001 f8ac 	bl	8001b2c <HAL_DMA_Init>
 80009d4:	1e03      	subs	r3, r0, #0
 80009d6:	d001      	beq.n	80009dc <HAL_TIM_PWM_MspInit+0x74>
    {
      Error_Handler();
 80009d8:	f7ff feb0 	bl	800073c <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	4a06      	ldr	r2, [pc, #24]	@ (80009f8 <HAL_TIM_PWM_MspInit+0x90>)
 80009e0:	629a      	str	r2, [r3, #40]	@ 0x28
 80009e2:	4b05      	ldr	r3, [pc, #20]	@ (80009f8 <HAL_TIM_PWM_MspInit+0x90>)
 80009e4:	687a      	ldr	r2, [r7, #4]
 80009e6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80009e8:	46c0      	nop			@ (mov r8, r8)
 80009ea:	46bd      	mov	sp, r7
 80009ec:	b004      	add	sp, #16
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	40000400 	.word	0x40000400
 80009f4:	40021000 	.word	0x40021000
 80009f8:	200000c4 	.word	0x200000c4
 80009fc:	40020008 	.word	0x40020008

08000a00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM14)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000a38 <HAL_TIM_Base_MspInit+0x38>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d10d      	bne.n	8000a2e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* TIM14 clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000a12:	4b0a      	ldr	r3, [pc, #40]	@ (8000a3c <HAL_TIM_Base_MspInit+0x3c>)
 8000a14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a16:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <HAL_TIM_Base_MspInit+0x3c>)
 8000a18:	2180      	movs	r1, #128	@ 0x80
 8000a1a:	0209      	lsls	r1, r1, #8
 8000a1c:	430a      	orrs	r2, r1
 8000a1e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a20:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <HAL_TIM_Base_MspInit+0x3c>)
 8000a22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a24:	2380      	movs	r3, #128	@ 0x80
 8000a26:	021b      	lsls	r3, r3, #8
 8000a28:	4013      	ands	r3, r2
 8000a2a:	60fb      	str	r3, [r7, #12]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8000a2e:	46c0      	nop			@ (mov r8, r8)
 8000a30:	46bd      	mov	sp, r7
 8000a32:	b004      	add	sp, #16
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	46c0      	nop			@ (mov r8, r8)
 8000a38:	40002000 	.word	0x40002000
 8000a3c:	40021000 	.word	0x40021000

08000a40 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000a40:	b590      	push	{r4, r7, lr}
 8000a42:	b08b      	sub	sp, #44	@ 0x2c
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a48:	2414      	movs	r4, #20
 8000a4a:	193b      	adds	r3, r7, r4
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	2314      	movs	r3, #20
 8000a50:	001a      	movs	r2, r3
 8000a52:	2100      	movs	r1, #0
 8000a54:	f002 ff1a 	bl	800388c <memset>
  if(timHandle->Instance==TIM3)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a29      	ldr	r2, [pc, #164]	@ (8000b04 <HAL_TIM_MspPostInit+0xc4>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d123      	bne.n	8000aaa <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	4b29      	ldr	r3, [pc, #164]	@ (8000b08 <HAL_TIM_MspPostInit+0xc8>)
 8000a64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a66:	4b28      	ldr	r3, [pc, #160]	@ (8000b08 <HAL_TIM_MspPostInit+0xc8>)
 8000a68:	2101      	movs	r1, #1
 8000a6a:	430a      	orrs	r2, r1
 8000a6c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a6e:	4b26      	ldr	r3, [pc, #152]	@ (8000b08 <HAL_TIM_MspPostInit+0xc8>)
 8000a70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a72:	2201      	movs	r2, #1
 8000a74:	4013      	ands	r3, r2
 8000a76:	613b      	str	r3, [r7, #16]
 8000a78:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000a7a:	0021      	movs	r1, r4
 8000a7c:	187b      	adds	r3, r7, r1
 8000a7e:	2280      	movs	r2, #128	@ 0x80
 8000a80:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a82:	187b      	adds	r3, r7, r1
 8000a84:	2202      	movs	r2, #2
 8000a86:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8e:	187b      	adds	r3, r7, r1
 8000a90:	2200      	movs	r2, #0
 8000a92:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000a94:	187b      	adds	r3, r7, r1
 8000a96:	2201      	movs	r2, #1
 8000a98:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9a:	187a      	adds	r2, r7, r1
 8000a9c:	23a0      	movs	r3, #160	@ 0xa0
 8000a9e:	05db      	lsls	r3, r3, #23
 8000aa0:	0011      	movs	r1, r2
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f001 f9ce 	bl	8001e44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8000aa8:	e027      	b.n	8000afa <HAL_TIM_MspPostInit+0xba>
  else if(timHandle->Instance==TIM14)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a17      	ldr	r2, [pc, #92]	@ (8000b0c <HAL_TIM_MspPostInit+0xcc>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d122      	bne.n	8000afa <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab4:	4b14      	ldr	r3, [pc, #80]	@ (8000b08 <HAL_TIM_MspPostInit+0xc8>)
 8000ab6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ab8:	4b13      	ldr	r3, [pc, #76]	@ (8000b08 <HAL_TIM_MspPostInit+0xc8>)
 8000aba:	2101      	movs	r1, #1
 8000abc:	430a      	orrs	r2, r1
 8000abe:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ac0:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <HAL_TIM_MspPostInit+0xc8>)
 8000ac2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	60fb      	str	r3, [r7, #12]
 8000aca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000acc:	2114      	movs	r1, #20
 8000ace:	187b      	adds	r3, r7, r1
 8000ad0:	2210      	movs	r2, #16
 8000ad2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad4:	187b      	adds	r3, r7, r1
 8000ad6:	2202      	movs	r2, #2
 8000ad8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	187b      	adds	r3, r7, r1
 8000adc:	2200      	movs	r2, #0
 8000ade:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae0:	187b      	adds	r3, r7, r1
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 8000ae6:	187b      	adds	r3, r7, r1
 8000ae8:	2204      	movs	r2, #4
 8000aea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aec:	187a      	adds	r2, r7, r1
 8000aee:	23a0      	movs	r3, #160	@ 0xa0
 8000af0:	05db      	lsls	r3, r3, #23
 8000af2:	0011      	movs	r1, r2
 8000af4:	0018      	movs	r0, r3
 8000af6:	f001 f9a5 	bl	8001e44 <HAL_GPIO_Init>
}
 8000afa:	46c0      	nop			@ (mov r8, r8)
 8000afc:	46bd      	mov	sp, r7
 8000afe:	b00b      	add	sp, #44	@ 0x2c
 8000b00:	bd90      	pop	{r4, r7, pc}
 8000b02:	46c0      	nop			@ (mov r8, r8)
 8000b04:	40000400 	.word	0x40000400
 8000b08:	40021000 	.word	0x40021000
 8000b0c:	40002000 	.word	0x40002000

08000b10 <hsv_to_rgb>:
// Diese Datei sollte von allen Effekten eingebunden werden, die Farboperationen benötigen.
// -----------------------------------------------------------------------------

#include "color_utils.h"

RGB_t hsv_to_rgb(uint8_t h, uint8_t s, uint8_t v) {
 8000b10:	b5b0      	push	{r4, r5, r7, lr}
 8000b12:	b086      	sub	sp, #24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	0004      	movs	r4, r0
 8000b18:	0008      	movs	r0, r1
 8000b1a:	0011      	movs	r1, r2
 8000b1c:	1dfb      	adds	r3, r7, #7
 8000b1e:	1c22      	adds	r2, r4, #0
 8000b20:	701a      	strb	r2, [r3, #0]
 8000b22:	1dbb      	adds	r3, r7, #6
 8000b24:	1c02      	adds	r2, r0, #0
 8000b26:	701a      	strb	r2, [r3, #0]
 8000b28:	1d7b      	adds	r3, r7, #5
 8000b2a:	1c0a      	adds	r2, r1, #0
 8000b2c:	701a      	strb	r2, [r3, #0]
    RGB_t rgb = {0, 0, 0};
 8000b2e:	210c      	movs	r1, #12
 8000b30:	187b      	adds	r3, r7, r1
 8000b32:	2200      	movs	r2, #0
 8000b34:	701a      	strb	r2, [r3, #0]
 8000b36:	187b      	adds	r3, r7, r1
 8000b38:	2200      	movs	r2, #0
 8000b3a:	705a      	strb	r2, [r3, #1]
 8000b3c:	187b      	adds	r3, r7, r1
 8000b3e:	2200      	movs	r2, #0
 8000b40:	709a      	strb	r2, [r3, #2]

    uint8_t region = h / 43;
 8000b42:	2517      	movs	r5, #23
 8000b44:	197c      	adds	r4, r7, r5
 8000b46:	1dfb      	adds	r3, r7, #7
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	212b      	movs	r1, #43	@ 0x2b
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	f7ff fad9 	bl	8000104 <__udivsi3>
 8000b52:	0003      	movs	r3, r0
 8000b54:	7023      	strb	r3, [r4, #0]
    uint8_t remainder = (h - (region * 43)) * 6;
 8000b56:	1dfb      	adds	r3, r7, #7
 8000b58:	7819      	ldrb	r1, [r3, #0]
 8000b5a:	002c      	movs	r4, r5
 8000b5c:	193b      	adds	r3, r7, r4
 8000b5e:	781a      	ldrb	r2, [r3, #0]
 8000b60:	0013      	movs	r3, r2
 8000b62:	069b      	lsls	r3, r3, #26
 8000b64:	1a9b      	subs	r3, r3, r2
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	189b      	adds	r3, r3, r2
 8000b6a:	009b      	lsls	r3, r3, #2
 8000b6c:	189b      	adds	r3, r3, r2
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	189b      	adds	r3, r3, r2
 8000b72:	18cb      	adds	r3, r1, r3
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	2016      	movs	r0, #22
 8000b78:	183a      	adds	r2, r7, r0
 8000b7a:	1c19      	adds	r1, r3, #0
 8000b7c:	1c0b      	adds	r3, r1, #0
 8000b7e:	18db      	adds	r3, r3, r3
 8000b80:	185b      	adds	r3, r3, r1
 8000b82:	18db      	adds	r3, r3, r3
 8000b84:	7013      	strb	r3, [r2, #0]

    uint8_t p = (v * (255 - s)) >> 8;
 8000b86:	1d7b      	adds	r3, r7, #5
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	1dba      	adds	r2, r7, #6
 8000b8c:	7812      	ldrb	r2, [r2, #0]
 8000b8e:	21ff      	movs	r1, #255	@ 0xff
 8000b90:	1a8a      	subs	r2, r1, r2
 8000b92:	4353      	muls	r3, r2
 8000b94:	121a      	asrs	r2, r3, #8
 8000b96:	2315      	movs	r3, #21
 8000b98:	18fb      	adds	r3, r7, r3
 8000b9a:	701a      	strb	r2, [r3, #0]
    uint8_t q = (v * (255 - ((s * remainder) >> 8))) >> 8;
 8000b9c:	1d7b      	adds	r3, r7, #5
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	1dba      	adds	r2, r7, #6
 8000ba2:	7812      	ldrb	r2, [r2, #0]
 8000ba4:	1839      	adds	r1, r7, r0
 8000ba6:	7809      	ldrb	r1, [r1, #0]
 8000ba8:	434a      	muls	r2, r1
 8000baa:	1212      	asrs	r2, r2, #8
 8000bac:	21ff      	movs	r1, #255	@ 0xff
 8000bae:	1a8a      	subs	r2, r1, r2
 8000bb0:	4353      	muls	r3, r2
 8000bb2:	121a      	asrs	r2, r3, #8
 8000bb4:	2314      	movs	r3, #20
 8000bb6:	18fb      	adds	r3, r7, r3
 8000bb8:	701a      	strb	r2, [r3, #0]
    uint8_t t = (v * (255 - ((s * (255 - remainder)) >> 8))) >> 8;
 8000bba:	1d7b      	adds	r3, r7, #5
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	1dba      	adds	r2, r7, #6
 8000bc0:	7812      	ldrb	r2, [r2, #0]
 8000bc2:	1839      	adds	r1, r7, r0
 8000bc4:	7809      	ldrb	r1, [r1, #0]
 8000bc6:	20ff      	movs	r0, #255	@ 0xff
 8000bc8:	1a41      	subs	r1, r0, r1
 8000bca:	434a      	muls	r2, r1
 8000bcc:	1212      	asrs	r2, r2, #8
 8000bce:	21ff      	movs	r1, #255	@ 0xff
 8000bd0:	1a8a      	subs	r2, r1, r2
 8000bd2:	4353      	muls	r3, r2
 8000bd4:	121a      	asrs	r2, r3, #8
 8000bd6:	2313      	movs	r3, #19
 8000bd8:	18fb      	adds	r3, r7, r3
 8000bda:	701a      	strb	r2, [r3, #0]

    switch (region) {
 8000bdc:	193b      	adds	r3, r7, r4
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2b04      	cmp	r3, #4
 8000be2:	d854      	bhi.n	8000c8e <hsv_to_rgb+0x17e>
 8000be4:	009a      	lsls	r2, r3, #2
 8000be6:	4b43      	ldr	r3, [pc, #268]	@ (8000cf4 <hsv_to_rgb+0x1e4>)
 8000be8:	18d3      	adds	r3, r2, r3
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	469f      	mov	pc, r3
        case 0:
            rgb.r = v; rgb.g = t; rgb.b = p; break;
 8000bee:	210c      	movs	r1, #12
 8000bf0:	187b      	adds	r3, r7, r1
 8000bf2:	1d7a      	adds	r2, r7, #5
 8000bf4:	7812      	ldrb	r2, [r2, #0]
 8000bf6:	701a      	strb	r2, [r3, #0]
 8000bf8:	187b      	adds	r3, r7, r1
 8000bfa:	2213      	movs	r2, #19
 8000bfc:	18ba      	adds	r2, r7, r2
 8000bfe:	7812      	ldrb	r2, [r2, #0]
 8000c00:	705a      	strb	r2, [r3, #1]
 8000c02:	187b      	adds	r3, r7, r1
 8000c04:	2215      	movs	r2, #21
 8000c06:	18ba      	adds	r2, r7, r2
 8000c08:	7812      	ldrb	r2, [r2, #0]
 8000c0a:	709a      	strb	r2, [r3, #2]
 8000c0c:	e04f      	b.n	8000cae <hsv_to_rgb+0x19e>
        case 1:
            rgb.r = q; rgb.g = v; rgb.b = p; break;
 8000c0e:	210c      	movs	r1, #12
 8000c10:	187b      	adds	r3, r7, r1
 8000c12:	2214      	movs	r2, #20
 8000c14:	18ba      	adds	r2, r7, r2
 8000c16:	7812      	ldrb	r2, [r2, #0]
 8000c18:	701a      	strb	r2, [r3, #0]
 8000c1a:	187b      	adds	r3, r7, r1
 8000c1c:	1d7a      	adds	r2, r7, #5
 8000c1e:	7812      	ldrb	r2, [r2, #0]
 8000c20:	705a      	strb	r2, [r3, #1]
 8000c22:	187b      	adds	r3, r7, r1
 8000c24:	2215      	movs	r2, #21
 8000c26:	18ba      	adds	r2, r7, r2
 8000c28:	7812      	ldrb	r2, [r2, #0]
 8000c2a:	709a      	strb	r2, [r3, #2]
 8000c2c:	e03f      	b.n	8000cae <hsv_to_rgb+0x19e>
        case 2:
            rgb.r = p; rgb.g = v; rgb.b = t; break;
 8000c2e:	210c      	movs	r1, #12
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	2215      	movs	r2, #21
 8000c34:	18ba      	adds	r2, r7, r2
 8000c36:	7812      	ldrb	r2, [r2, #0]
 8000c38:	701a      	strb	r2, [r3, #0]
 8000c3a:	187b      	adds	r3, r7, r1
 8000c3c:	1d7a      	adds	r2, r7, #5
 8000c3e:	7812      	ldrb	r2, [r2, #0]
 8000c40:	705a      	strb	r2, [r3, #1]
 8000c42:	187b      	adds	r3, r7, r1
 8000c44:	2213      	movs	r2, #19
 8000c46:	18ba      	adds	r2, r7, r2
 8000c48:	7812      	ldrb	r2, [r2, #0]
 8000c4a:	709a      	strb	r2, [r3, #2]
 8000c4c:	e02f      	b.n	8000cae <hsv_to_rgb+0x19e>
        case 3:
            rgb.r = p; rgb.g = q; rgb.b = v; break;
 8000c4e:	210c      	movs	r1, #12
 8000c50:	187b      	adds	r3, r7, r1
 8000c52:	2215      	movs	r2, #21
 8000c54:	18ba      	adds	r2, r7, r2
 8000c56:	7812      	ldrb	r2, [r2, #0]
 8000c58:	701a      	strb	r2, [r3, #0]
 8000c5a:	187b      	adds	r3, r7, r1
 8000c5c:	2214      	movs	r2, #20
 8000c5e:	18ba      	adds	r2, r7, r2
 8000c60:	7812      	ldrb	r2, [r2, #0]
 8000c62:	705a      	strb	r2, [r3, #1]
 8000c64:	187b      	adds	r3, r7, r1
 8000c66:	1d7a      	adds	r2, r7, #5
 8000c68:	7812      	ldrb	r2, [r2, #0]
 8000c6a:	709a      	strb	r2, [r3, #2]
 8000c6c:	e01f      	b.n	8000cae <hsv_to_rgb+0x19e>
        case 4:
            rgb.r = t; rgb.g = p; rgb.b = v; break;
 8000c6e:	210c      	movs	r1, #12
 8000c70:	187b      	adds	r3, r7, r1
 8000c72:	2213      	movs	r2, #19
 8000c74:	18ba      	adds	r2, r7, r2
 8000c76:	7812      	ldrb	r2, [r2, #0]
 8000c78:	701a      	strb	r2, [r3, #0]
 8000c7a:	187b      	adds	r3, r7, r1
 8000c7c:	2215      	movs	r2, #21
 8000c7e:	18ba      	adds	r2, r7, r2
 8000c80:	7812      	ldrb	r2, [r2, #0]
 8000c82:	705a      	strb	r2, [r3, #1]
 8000c84:	187b      	adds	r3, r7, r1
 8000c86:	1d7a      	adds	r2, r7, #5
 8000c88:	7812      	ldrb	r2, [r2, #0]
 8000c8a:	709a      	strb	r2, [r3, #2]
 8000c8c:	e00f      	b.n	8000cae <hsv_to_rgb+0x19e>
        default:
            rgb.r = v; rgb.g = p; rgb.b = q; break;
 8000c8e:	210c      	movs	r1, #12
 8000c90:	187b      	adds	r3, r7, r1
 8000c92:	1d7a      	adds	r2, r7, #5
 8000c94:	7812      	ldrb	r2, [r2, #0]
 8000c96:	701a      	strb	r2, [r3, #0]
 8000c98:	187b      	adds	r3, r7, r1
 8000c9a:	2215      	movs	r2, #21
 8000c9c:	18ba      	adds	r2, r7, r2
 8000c9e:	7812      	ldrb	r2, [r2, #0]
 8000ca0:	705a      	strb	r2, [r3, #1]
 8000ca2:	187b      	adds	r3, r7, r1
 8000ca4:	2214      	movs	r2, #20
 8000ca6:	18ba      	adds	r2, r7, r2
 8000ca8:	7812      	ldrb	r2, [r2, #0]
 8000caa:	709a      	strb	r2, [r3, #2]
 8000cac:	46c0      	nop			@ (mov r8, r8)
    }

    return rgb;
 8000cae:	2010      	movs	r0, #16
 8000cb0:	183b      	adds	r3, r7, r0
 8000cb2:	220c      	movs	r2, #12
 8000cb4:	18ba      	adds	r2, r7, r2
 8000cb6:	8811      	ldrh	r1, [r2, #0]
 8000cb8:	8019      	strh	r1, [r3, #0]
 8000cba:	7892      	ldrb	r2, [r2, #2]
 8000cbc:	709a      	strb	r2, [r3, #2]
 8000cbe:	183a      	adds	r2, r7, r0
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	7811      	ldrb	r1, [r2, #0]
 8000cc4:	20ff      	movs	r0, #255	@ 0xff
 8000cc6:	4001      	ands	r1, r0
 8000cc8:	20ff      	movs	r0, #255	@ 0xff
 8000cca:	4383      	bics	r3, r0
 8000ccc:	430b      	orrs	r3, r1
 8000cce:	7851      	ldrb	r1, [r2, #1]
 8000cd0:	20ff      	movs	r0, #255	@ 0xff
 8000cd2:	4001      	ands	r1, r0
 8000cd4:	0209      	lsls	r1, r1, #8
 8000cd6:	4808      	ldr	r0, [pc, #32]	@ (8000cf8 <hsv_to_rgb+0x1e8>)
 8000cd8:	4003      	ands	r3, r0
 8000cda:	430b      	orrs	r3, r1
 8000cdc:	7892      	ldrb	r2, [r2, #2]
 8000cde:	21ff      	movs	r1, #255	@ 0xff
 8000ce0:	400a      	ands	r2, r1
 8000ce2:	0412      	lsls	r2, r2, #16
 8000ce4:	4905      	ldr	r1, [pc, #20]	@ (8000cfc <hsv_to_rgb+0x1ec>)
 8000ce6:	400b      	ands	r3, r1
 8000ce8:	4313      	orrs	r3, r2
}
 8000cea:	0018      	movs	r0, r3
 8000cec:	46bd      	mov	sp, r7
 8000cee:	b006      	add	sp, #24
 8000cf0:	bdb0      	pop	{r4, r5, r7, pc}
 8000cf2:	46c0      	nop			@ (mov r8, r8)
 8000cf4:	08003970 	.word	0x08003970
 8000cf8:	ffff00ff 	.word	0xffff00ff
 8000cfc:	ff00ffff 	.word	0xff00ffff

08000d00 <encode_leds_to_pwm>:
// -----------------------------------------------------------------------------
// encode_leds_to_pwm
// Kodiert den aktuellen Zustand von led_state[] in das PWM-Bufferformat für DMA.
// Reihenfolge: GRB (wie von SK6812/WS2812 erwartet).
// -----------------------------------------------------------------------------
static void encode_leds_to_pwm(void) {
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af00      	add	r7, sp, #0
    uint16_t *p = pwm_buffer;
 8000d06:	4b35      	ldr	r3, [pc, #212]	@ (8000ddc <encode_leds_to_pwm+0xdc>)
 8000d08:	617b      	str	r3, [r7, #20]

    for (uint8_t i = 0; i < LED_COUNT; ++i) {
 8000d0a:	2313      	movs	r3, #19
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	2200      	movs	r2, #0
 8000d10:	701a      	strb	r2, [r3, #0]
 8000d12:	e04a      	b.n	8000daa <encode_leds_to_pwm+0xaa>
        uint8_t colors[3] = { led_state[i].g, led_state[i].r, led_state[i].b };
 8000d14:	2013      	movs	r0, #19
 8000d16:	183b      	adds	r3, r7, r0
 8000d18:	781a      	ldrb	r2, [r3, #0]
 8000d1a:	4931      	ldr	r1, [pc, #196]	@ (8000de0 <encode_leds_to_pwm+0xe0>)
 8000d1c:	0013      	movs	r3, r2
 8000d1e:	005b      	lsls	r3, r3, #1
 8000d20:	189b      	adds	r3, r3, r2
 8000d22:	18cb      	adds	r3, r1, r3
 8000d24:	3301      	adds	r3, #1
 8000d26:	781a      	ldrb	r2, [r3, #0]
 8000d28:	003b      	movs	r3, r7
 8000d2a:	701a      	strb	r2, [r3, #0]
 8000d2c:	183b      	adds	r3, r7, r0
 8000d2e:	781a      	ldrb	r2, [r3, #0]
 8000d30:	492b      	ldr	r1, [pc, #172]	@ (8000de0 <encode_leds_to_pwm+0xe0>)
 8000d32:	0013      	movs	r3, r2
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	189b      	adds	r3, r3, r2
 8000d38:	5c5a      	ldrb	r2, [r3, r1]
 8000d3a:	003b      	movs	r3, r7
 8000d3c:	705a      	strb	r2, [r3, #1]
 8000d3e:	183b      	adds	r3, r7, r0
 8000d40:	781a      	ldrb	r2, [r3, #0]
 8000d42:	4927      	ldr	r1, [pc, #156]	@ (8000de0 <encode_leds_to_pwm+0xe0>)
 8000d44:	0013      	movs	r3, r2
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	189b      	adds	r3, r3, r2
 8000d4a:	18cb      	adds	r3, r1, r3
 8000d4c:	3302      	adds	r3, #2
 8000d4e:	781a      	ldrb	r2, [r3, #0]
 8000d50:	003b      	movs	r3, r7
 8000d52:	709a      	strb	r2, [r3, #2]
        for (int c = 0; c < 3; ++c) {
 8000d54:	2300      	movs	r3, #0
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	e01e      	b.n	8000d98 <encode_leds_to_pwm+0x98>
            for (int bit = 7; bit >= 0; --bit) {
 8000d5a:	2307      	movs	r3, #7
 8000d5c:	60bb      	str	r3, [r7, #8]
 8000d5e:	e015      	b.n	8000d8c <encode_leds_to_pwm+0x8c>
                *p++ = (colors[c] & (1 << bit)) ? TIMER_PWM_HIGH : TIMER_PWM_LOW;
 8000d60:	003a      	movs	r2, r7
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	18d3      	adds	r3, r2, r3
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	001a      	movs	r2, r3
 8000d6a:	68bb      	ldr	r3, [r7, #8]
 8000d6c:	411a      	asrs	r2, r3
 8000d6e:	0013      	movs	r3, r2
 8000d70:	2201      	movs	r2, #1
 8000d72:	4013      	ands	r3, r2
 8000d74:	d001      	beq.n	8000d7a <encode_leds_to_pwm+0x7a>
 8000d76:	2141      	movs	r1, #65	@ 0x41
 8000d78:	e000      	b.n	8000d7c <encode_leds_to_pwm+0x7c>
 8000d7a:	211e      	movs	r1, #30
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	1c9a      	adds	r2, r3, #2
 8000d80:	617a      	str	r2, [r7, #20]
 8000d82:	1c0a      	adds	r2, r1, #0
 8000d84:	801a      	strh	r2, [r3, #0]
            for (int bit = 7; bit >= 0; --bit) {
 8000d86:	68bb      	ldr	r3, [r7, #8]
 8000d88:	3b01      	subs	r3, #1
 8000d8a:	60bb      	str	r3, [r7, #8]
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	dae6      	bge.n	8000d60 <encode_leds_to_pwm+0x60>
        for (int c = 0; c < 3; ++c) {
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	3301      	adds	r3, #1
 8000d96:	60fb      	str	r3, [r7, #12]
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	2b02      	cmp	r3, #2
 8000d9c:	dddd      	ble.n	8000d5a <encode_leds_to_pwm+0x5a>
    for (uint8_t i = 0; i < LED_COUNT; ++i) {
 8000d9e:	2213      	movs	r2, #19
 8000da0:	18bb      	adds	r3, r7, r2
 8000da2:	18ba      	adds	r2, r7, r2
 8000da4:	7812      	ldrb	r2, [r2, #0]
 8000da6:	3201      	adds	r2, #1
 8000da8:	701a      	strb	r2, [r3, #0]
 8000daa:	2313      	movs	r3, #19
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	2b0b      	cmp	r3, #11
 8000db2:	d9af      	bls.n	8000d14 <encode_leds_to_pwm+0x14>
            }
        }
    }

    // Reset-Slots füllen (Latch-Zeit)
    for (int i = 0; i < LED_RESET_SLOTS; ++i) {
 8000db4:	2300      	movs	r3, #0
 8000db6:	607b      	str	r3, [r7, #4]
 8000db8:	e007      	b.n	8000dca <encode_leds_to_pwm+0xca>
        *p++ = 0;
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	1c9a      	adds	r2, r3, #2
 8000dbe:	617a      	str	r2, [r7, #20]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < LED_RESET_SLOTS; ++i) {
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	607b      	str	r3, [r7, #4]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2b2f      	cmp	r3, #47	@ 0x2f
 8000dce:	ddf4      	ble.n	8000dba <encode_leds_to_pwm+0xba>
    }
}
 8000dd0:	46c0      	nop			@ (mov r8, r8)
 8000dd2:	46c0      	nop			@ (mov r8, r8)
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	b006      	add	sp, #24
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	46c0      	nop			@ (mov r8, r8)
 8000ddc:	20000120 	.word	0x20000120
 8000de0:	200003c0 	.word	0x200003c0

08000de4 <led_driver_update>:
// -----------------------------------------------------------------------------
// led_driver_update
// Kodiert den aktuellen LED-Zustand in den DMA-Buffer (ohne Übertragung zu starten).
// Nach jedem Setzen von LEDs aufrufen!
// -----------------------------------------------------------------------------
void led_driver_update(void) {
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
    encode_leds_to_pwm();
 8000de8:	f7ff ff8a 	bl	8000d00 <encode_leds_to_pwm>
}
 8000dec:	46c0      	nop			@ (mov r8, r8)
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
	...

08000df4 <led_driver_set_all>:

// -----------------------------------------------------------------------------
// led_driver_set_all
// Setzt alle LEDs auf die gewünschte Farbe (RGB).
// -----------------------------------------------------------------------------
void led_driver_set_all(RGB_t color) {
 8000df4:	b590      	push	{r4, r7, lr}
 8000df6:	b085      	sub	sp, #20
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	1d3b      	adds	r3, r7, #4
 8000dfc:	6018      	str	r0, [r3, #0]
    for (uint8_t i = 0; i < LED_COUNT; ++i) {
 8000dfe:	230f      	movs	r3, #15
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	2200      	movs	r2, #0
 8000e04:	701a      	strb	r2, [r3, #0]
 8000e06:	e012      	b.n	8000e2e <led_driver_set_all+0x3a>
        led_state[i] = color;
 8000e08:	240f      	movs	r4, #15
 8000e0a:	193b      	adds	r3, r7, r4
 8000e0c:	781a      	ldrb	r2, [r3, #0]
 8000e0e:	490d      	ldr	r1, [pc, #52]	@ (8000e44 <led_driver_set_all+0x50>)
 8000e10:	0013      	movs	r3, r2
 8000e12:	005b      	lsls	r3, r3, #1
 8000e14:	189b      	adds	r3, r3, r2
 8000e16:	1d3a      	adds	r2, r7, #4
 8000e18:	18cb      	adds	r3, r1, r3
 8000e1a:	0011      	movs	r1, r2
 8000e1c:	2203      	movs	r2, #3
 8000e1e:	0018      	movs	r0, r3
 8000e20:	f002 fd60 	bl	80038e4 <memcpy>
    for (uint8_t i = 0; i < LED_COUNT; ++i) {
 8000e24:	193b      	adds	r3, r7, r4
 8000e26:	193a      	adds	r2, r7, r4
 8000e28:	7812      	ldrb	r2, [r2, #0]
 8000e2a:	3201      	adds	r2, #1
 8000e2c:	701a      	strb	r2, [r3, #0]
 8000e2e:	230f      	movs	r3, #15
 8000e30:	18fb      	adds	r3, r7, r3
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b0b      	cmp	r3, #11
 8000e36:	d9e7      	bls.n	8000e08 <led_driver_set_all+0x14>
    }
}
 8000e38:	46c0      	nop			@ (mov r8, r8)
 8000e3a:	46c0      	nop			@ (mov r8, r8)
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	b005      	add	sp, #20
 8000e40:	bd90      	pop	{r4, r7, pc}
 8000e42:	46c0      	nop			@ (mov r8, r8)
 8000e44:	200003c0 	.word	0x200003c0

08000e48 <led_driver_clear>:

// -----------------------------------------------------------------------------
// led_driver_clear
// Schaltet alle LEDs aus (setzt sie auf schwarz).
// -----------------------------------------------------------------------------
void led_driver_clear(void) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
    RGB_t black = {0, 0, 0};
 8000e4e:	1d3b      	adds	r3, r7, #4
 8000e50:	2200      	movs	r2, #0
 8000e52:	701a      	strb	r2, [r3, #0]
 8000e54:	1d3b      	adds	r3, r7, #4
 8000e56:	2200      	movs	r2, #0
 8000e58:	705a      	strb	r2, [r3, #1]
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	709a      	strb	r2, [r3, #2]
    led_driver_set_all(black);
 8000e60:	1d3b      	adds	r3, r7, #4
 8000e62:	6818      	ldr	r0, [r3, #0]
 8000e64:	f7ff ffc6 	bl	8000df4 <led_driver_set_all>
}
 8000e68:	46c0      	nop			@ (mov r8, r8)
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	b002      	add	sp, #8
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <led_effect_blink_update>:
    state = false;
    last_toggle = timer_tick;
    led_driver_clear();
}

void led_effect_blink_update(uint32_t tick) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
    // Geschwindigkeit: speed 0–255 → Intervall 1000–200 ms
    uint32_t interval = 200 + (1000 - (uint32_t)effect_params.speed * 8);
 8000e78:	4b2a      	ldr	r3, [pc, #168]	@ (8000f24 <led_effect_blink_update+0xb4>)
 8000e7a:	789b      	ldrb	r3, [r3, #2]
 8000e7c:	001a      	movs	r2, r3
 8000e7e:	2396      	movs	r3, #150	@ 0x96
 8000e80:	1a9b      	subs	r3, r3, r2
 8000e82:	00db      	lsls	r3, r3, #3
 8000e84:	613b      	str	r3, [r7, #16]

    if (tick - last_toggle >= interval) {
 8000e86:	4b28      	ldr	r3, [pc, #160]	@ (8000f28 <led_effect_blink_update+0xb8>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	687a      	ldr	r2, [r7, #4]
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d843      	bhi.n	8000f1c <led_effect_blink_update+0xac>
        last_toggle = tick;
 8000e94:	4b24      	ldr	r3, [pc, #144]	@ (8000f28 <led_effect_blink_update+0xb8>)
 8000e96:	687a      	ldr	r2, [r7, #4]
 8000e98:	601a      	str	r2, [r3, #0]
        state = !state;
 8000e9a:	4b24      	ldr	r3, [pc, #144]	@ (8000f2c <led_effect_blink_update+0xbc>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	1e5a      	subs	r2, r3, #1
 8000ea0:	4193      	sbcs	r3, r2
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	4053      	eors	r3, r2
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	1c1a      	adds	r2, r3, #0
 8000eac:	2301      	movs	r3, #1
 8000eae:	4013      	ands	r3, r2
 8000eb0:	b2da      	uxtb	r2, r3
 8000eb2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f2c <led_effect_blink_update+0xbc>)
 8000eb4:	701a      	strb	r2, [r3, #0]

        if (state) {
 8000eb6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f2c <led_effect_blink_update+0xbc>)
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d02a      	beq.n	8000f14 <led_effect_blink_update+0xa4>
            // KORREKTUR: Funktionsname hsv2rgb → hsv_to_rgb
            RGB_t color = hsv_to_rgb(effect_params.hue, 255, effect_params.brightness);
 8000ebe:	4b19      	ldr	r3, [pc, #100]	@ (8000f24 <led_effect_blink_update+0xb4>)
 8000ec0:	7818      	ldrb	r0, [r3, #0]
 8000ec2:	4b18      	ldr	r3, [pc, #96]	@ (8000f24 <led_effect_blink_update+0xb4>)
 8000ec4:	785b      	ldrb	r3, [r3, #1]
 8000ec6:	001a      	movs	r2, r3
 8000ec8:	21ff      	movs	r1, #255	@ 0xff
 8000eca:	f7ff fe21 	bl	8000b10 <hsv_to_rgb>
 8000ece:	0003      	movs	r3, r0
 8000ed0:	001a      	movs	r2, r3
 8000ed2:	230c      	movs	r3, #12
 8000ed4:	18fb      	adds	r3, r7, r3
 8000ed6:	1c11      	adds	r1, r2, #0
 8000ed8:	7019      	strb	r1, [r3, #0]
 8000eda:	0411      	lsls	r1, r2, #16
 8000edc:	0e09      	lsrs	r1, r1, #24
 8000ede:	7059      	strb	r1, [r3, #1]
 8000ee0:	0212      	lsls	r2, r2, #8
 8000ee2:	0e12      	lsrs	r2, r2, #24
 8000ee4:	709a      	strb	r2, [r3, #2]
            for (int i = 0; i < LED_COUNT; i++) {
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	617b      	str	r3, [r7, #20]
 8000eea:	e00f      	b.n	8000f0c <led_effect_blink_update+0x9c>
                led_state[i] = color;
 8000eec:	4910      	ldr	r1, [pc, #64]	@ (8000f30 <led_effect_blink_update+0xc0>)
 8000eee:	697a      	ldr	r2, [r7, #20]
 8000ef0:	0013      	movs	r3, r2
 8000ef2:	005b      	lsls	r3, r3, #1
 8000ef4:	189b      	adds	r3, r3, r2
 8000ef6:	220c      	movs	r2, #12
 8000ef8:	18ba      	adds	r2, r7, r2
 8000efa:	18cb      	adds	r3, r1, r3
 8000efc:	0011      	movs	r1, r2
 8000efe:	2203      	movs	r2, #3
 8000f00:	0018      	movs	r0, r3
 8000f02:	f002 fcef 	bl	80038e4 <memcpy>
            for (int i = 0; i < LED_COUNT; i++) {
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	617b      	str	r3, [r7, #20]
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	2b0b      	cmp	r3, #11
 8000f10:	ddec      	ble.n	8000eec <led_effect_blink_update+0x7c>
 8000f12:	e001      	b.n	8000f18 <led_effect_blink_update+0xa8>
            }
        } else {
            led_driver_clear();
 8000f14:	f7ff ff98 	bl	8000e48 <led_driver_clear>
        }

        led_driver_update();
 8000f18:	f7ff ff64 	bl	8000de4 <led_driver_update>
    }
}
 8000f1c:	46c0      	nop			@ (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	b006      	add	sp, #24
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	2000040c 	.word	0x2000040c
 8000f28:	200003e8 	.word	0x200003e8
 8000f2c:	200003e4 	.word	0x200003e4
 8000f30:	200003c0 	.word	0x200003c0

08000f34 <led_effect_breathe_update>:
    brightness = 0;
    direction = 1;
    last_update = 0;
}

void led_effect_breathe_update(uint32_t tick) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
    // Geschwindigkeit: Je höher effect_params.speed, desto schneller das Atmen
    uint32_t interval = 50 - effect_params.speed; // Wertebereich ggf. anpassen
 8000f3c:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff0 <led_effect_breathe_update+0xbc>)
 8000f3e:	789b      	ldrb	r3, [r3, #2]
 8000f40:	001a      	movs	r2, r3
 8000f42:	2332      	movs	r3, #50	@ 0x32
 8000f44:	1a9b      	subs	r3, r3, r2
 8000f46:	613b      	str	r3, [r7, #16]

    if (tick - last_update < interval) return;
 8000f48:	4b2a      	ldr	r3, [pc, #168]	@ (8000ff4 <led_effect_breathe_update+0xc0>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	687a      	ldr	r2, [r7, #4]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d847      	bhi.n	8000fe6 <led_effect_breathe_update+0xb2>
    last_update = tick;
 8000f56:	4b27      	ldr	r3, [pc, #156]	@ (8000ff4 <led_effect_breathe_update+0xc0>)
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	601a      	str	r2, [r3, #0]

    // Richtung umkehren bei Max/Min
    if (brightness == 255) direction = -1;
 8000f5c:	4b26      	ldr	r3, [pc, #152]	@ (8000ff8 <led_effect_breathe_update+0xc4>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2bff      	cmp	r3, #255	@ 0xff
 8000f62:	d102      	bne.n	8000f6a <led_effect_breathe_update+0x36>
 8000f64:	4b25      	ldr	r3, [pc, #148]	@ (8000ffc <led_effect_breathe_update+0xc8>)
 8000f66:	22ff      	movs	r2, #255	@ 0xff
 8000f68:	701a      	strb	r2, [r3, #0]
    if (brightness == 0) direction = 1;
 8000f6a:	4b23      	ldr	r3, [pc, #140]	@ (8000ff8 <led_effect_breathe_update+0xc4>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d102      	bne.n	8000f78 <led_effect_breathe_update+0x44>
 8000f72:	4b22      	ldr	r3, [pc, #136]	@ (8000ffc <led_effect_breathe_update+0xc8>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	701a      	strb	r2, [r3, #0]

    brightness += direction;
 8000f78:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff8 <led_effect_breathe_update+0xc4>)
 8000f7a:	781a      	ldrb	r2, [r3, #0]
 8000f7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ffc <led_effect_breathe_update+0xc8>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	b25b      	sxtb	r3, r3
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	18d3      	adds	r3, r2, r3
 8000f86:	b2da      	uxtb	r2, r3
 8000f88:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff8 <led_effect_breathe_update+0xc4>)
 8000f8a:	701a      	strb	r2, [r3, #0]

    RGB_t color = hsv_to_rgb(effect_params.hue, 255, brightness);
 8000f8c:	4b18      	ldr	r3, [pc, #96]	@ (8000ff0 <led_effect_breathe_update+0xbc>)
 8000f8e:	7818      	ldrb	r0, [r3, #0]
 8000f90:	4b19      	ldr	r3, [pc, #100]	@ (8000ff8 <led_effect_breathe_update+0xc4>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	001a      	movs	r2, r3
 8000f96:	21ff      	movs	r1, #255	@ 0xff
 8000f98:	f7ff fdba 	bl	8000b10 <hsv_to_rgb>
 8000f9c:	0003      	movs	r3, r0
 8000f9e:	001a      	movs	r2, r3
 8000fa0:	230c      	movs	r3, #12
 8000fa2:	18fb      	adds	r3, r7, r3
 8000fa4:	1c11      	adds	r1, r2, #0
 8000fa6:	7019      	strb	r1, [r3, #0]
 8000fa8:	0411      	lsls	r1, r2, #16
 8000faa:	0e09      	lsrs	r1, r1, #24
 8000fac:	7059      	strb	r1, [r3, #1]
 8000fae:	0212      	lsls	r2, r2, #8
 8000fb0:	0e12      	lsrs	r2, r2, #24
 8000fb2:	709a      	strb	r2, [r3, #2]

    for (int i = 0; i < 12; i++) {
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]
 8000fb8:	e00f      	b.n	8000fda <led_effect_breathe_update+0xa6>
        led_state[i] = color;
 8000fba:	4911      	ldr	r1, [pc, #68]	@ (8001000 <led_effect_breathe_update+0xcc>)
 8000fbc:	697a      	ldr	r2, [r7, #20]
 8000fbe:	0013      	movs	r3, r2
 8000fc0:	005b      	lsls	r3, r3, #1
 8000fc2:	189b      	adds	r3, r3, r2
 8000fc4:	220c      	movs	r2, #12
 8000fc6:	18ba      	adds	r2, r7, r2
 8000fc8:	18cb      	adds	r3, r1, r3
 8000fca:	0011      	movs	r1, r2
 8000fcc:	2203      	movs	r2, #3
 8000fce:	0018      	movs	r0, r3
 8000fd0:	f002 fc88 	bl	80038e4 <memcpy>
    for (int i = 0; i < 12; i++) {
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	617b      	str	r3, [r7, #20]
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	2b0b      	cmp	r3, #11
 8000fde:	ddec      	ble.n	8000fba <led_effect_breathe_update+0x86>
    }

    led_driver_update();
 8000fe0:	f7ff ff00 	bl	8000de4 <led_driver_update>
 8000fe4:	e000      	b.n	8000fe8 <led_effect_breathe_update+0xb4>
    if (tick - last_update < interval) return;
 8000fe6:	46c0      	nop			@ (mov r8, r8)
}
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	b006      	add	sp, #24
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	46c0      	nop			@ (mov r8, r8)
 8000ff0:	2000040c 	.word	0x2000040c
 8000ff4:	200003f0 	.word	0x200003f0
 8000ff8:	200003ec 	.word	0x200003ec
 8000ffc:	20000004 	.word	0x20000004
 8001000:	200003c0 	.word	0x200003c0

08001004 <led_effect_chase_left_update>:
void led_effect_chase_left_start(void) {
    current_pos = 0;
    last_update = 0;
}

void led_effect_chase_left_update(uint32_t tick) {
 8001004:	b5b0      	push	{r4, r5, r7, lr}
 8001006:	b086      	sub	sp, #24
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
    // Geschwindigkeit: Je höher effect_params.speed, desto kürzer das Intervall
    uint32_t interval = 150 - effect_params.speed * 10;
 800100c:	4b33      	ldr	r3, [pc, #204]	@ (80010dc <led_effect_chase_left_update+0xd8>)
 800100e:	789b      	ldrb	r3, [r3, #2]
 8001010:	001a      	movs	r2, r3
 8001012:	0013      	movs	r3, r2
 8001014:	075b      	lsls	r3, r3, #29
 8001016:	1a9b      	subs	r3, r3, r2
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	1a9b      	subs	r3, r3, r2
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	3396      	adds	r3, #150	@ 0x96
 8001020:	613b      	str	r3, [r7, #16]
    if (tick - last_update < interval) return;
 8001022:	4b2f      	ldr	r3, [pc, #188]	@ (80010e0 <led_effect_chase_left_update+0xdc>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	429a      	cmp	r2, r3
 800102e:	d850      	bhi.n	80010d2 <led_effect_chase_left_update+0xce>
    last_update = tick;
 8001030:	4b2b      	ldr	r3, [pc, #172]	@ (80010e0 <led_effect_chase_left_update+0xdc>)
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	601a      	str	r2, [r3, #0]

    for (int i = 0; i < 12; i++) {
 8001036:	2300      	movs	r3, #0
 8001038:	617b      	str	r3, [r7, #20]
 800103a:	e039      	b.n	80010b0 <led_effect_chase_left_update+0xac>
        led_state[i] = (i == current_pos)
 800103c:	4b29      	ldr	r3, [pc, #164]	@ (80010e4 <led_effect_chase_left_update+0xe0>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	001a      	movs	r2, r3
            ? hsv_to_rgb(effect_params.hue, 255, effect_params.brightness)
            : (RGB_t){0, 0, 0};
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	4293      	cmp	r3, r2
 8001046:	d117      	bne.n	8001078 <led_effect_chase_left_update+0x74>
            ? hsv_to_rgb(effect_params.hue, 255, effect_params.brightness)
 8001048:	4b24      	ldr	r3, [pc, #144]	@ (80010dc <led_effect_chase_left_update+0xd8>)
 800104a:	7818      	ldrb	r0, [r3, #0]
 800104c:	4b23      	ldr	r3, [pc, #140]	@ (80010dc <led_effect_chase_left_update+0xd8>)
 800104e:	785a      	ldrb	r2, [r3, #1]
 8001050:	4d25      	ldr	r5, [pc, #148]	@ (80010e8 <led_effect_chase_left_update+0xe4>)
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	001c      	movs	r4, r3
 8001056:	0064      	lsls	r4, r4, #1
 8001058:	18e4      	adds	r4, r4, r3
 800105a:	21ff      	movs	r1, #255	@ 0xff
 800105c:	f7ff fd58 	bl	8000b10 <hsv_to_rgb>
 8001060:	0003      	movs	r3, r0
 8001062:	1c1a      	adds	r2, r3, #0
 8001064:	5562      	strb	r2, [r4, r5]
 8001066:	041a      	lsls	r2, r3, #16
 8001068:	0e11      	lsrs	r1, r2, #24
 800106a:	192a      	adds	r2, r5, r4
 800106c:	7051      	strb	r1, [r2, #1]
 800106e:	021b      	lsls	r3, r3, #8
 8001070:	0e1a      	lsrs	r2, r3, #24
 8001072:	192b      	adds	r3, r5, r4
 8001074:	709a      	strb	r2, [r3, #2]
 8001076:	e018      	b.n	80010aa <led_effect_chase_left_update+0xa6>
        led_state[i] = (i == current_pos)
 8001078:	491b      	ldr	r1, [pc, #108]	@ (80010e8 <led_effect_chase_left_update+0xe4>)
 800107a:	697a      	ldr	r2, [r7, #20]
 800107c:	0013      	movs	r3, r2
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	189b      	adds	r3, r3, r2
 8001082:	2200      	movs	r2, #0
 8001084:	545a      	strb	r2, [r3, r1]
 8001086:	4918      	ldr	r1, [pc, #96]	@ (80010e8 <led_effect_chase_left_update+0xe4>)
 8001088:	697a      	ldr	r2, [r7, #20]
 800108a:	0013      	movs	r3, r2
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	189b      	adds	r3, r3, r2
 8001090:	18cb      	adds	r3, r1, r3
 8001092:	3301      	adds	r3, #1
 8001094:	2200      	movs	r2, #0
 8001096:	701a      	strb	r2, [r3, #0]
 8001098:	4913      	ldr	r1, [pc, #76]	@ (80010e8 <led_effect_chase_left_update+0xe4>)
 800109a:	697a      	ldr	r2, [r7, #20]
 800109c:	0013      	movs	r3, r2
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	189b      	adds	r3, r3, r2
 80010a2:	18cb      	adds	r3, r1, r3
 80010a4:	3302      	adds	r3, #2
 80010a6:	2200      	movs	r2, #0
 80010a8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 12; i++) {
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	3301      	adds	r3, #1
 80010ae:	617b      	str	r3, [r7, #20]
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	2b0b      	cmp	r3, #11
 80010b4:	ddc2      	ble.n	800103c <led_effect_chase_left_update+0x38>
    }

    current_pos = (current_pos + 1) % 12;
 80010b6:	4b0b      	ldr	r3, [pc, #44]	@ (80010e4 <led_effect_chase_left_update+0xe0>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	3301      	adds	r3, #1
 80010bc:	210c      	movs	r1, #12
 80010be:	0018      	movs	r0, r3
 80010c0:	f7ff f990 	bl	80003e4 <__aeabi_idivmod>
 80010c4:	000b      	movs	r3, r1
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	4b06      	ldr	r3, [pc, #24]	@ (80010e4 <led_effect_chase_left_update+0xe0>)
 80010ca:	701a      	strb	r2, [r3, #0]
    led_driver_update();
 80010cc:	f7ff fe8a 	bl	8000de4 <led_driver_update>
 80010d0:	e000      	b.n	80010d4 <led_effect_chase_left_update+0xd0>
    if (tick - last_update < interval) return;
 80010d2:	46c0      	nop			@ (mov r8, r8)
}
 80010d4:	46bd      	mov	sp, r7
 80010d6:	b006      	add	sp, #24
 80010d8:	bdb0      	pop	{r4, r5, r7, pc}
 80010da:	46c0      	nop			@ (mov r8, r8)
 80010dc:	2000040c 	.word	0x2000040c
 80010e0:	200003f8 	.word	0x200003f8
 80010e4:	200003f4 	.word	0x200003f4
 80010e8:	200003c0 	.word	0x200003c0

080010ec <led_effect_chase_right_update>:
void led_effect_chase_right_start(void) {
    current_pos = 11;
    last_update = 0;
}

void led_effect_chase_right_update(uint32_t tick) {
 80010ec:	b5b0      	push	{r4, r5, r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
    // Geschwindigkeit: Je höher effect_params.speed, desto kürzer das Intervall
    uint32_t interval = 150 - effect_params.speed * 10;
 80010f4:	4b33      	ldr	r3, [pc, #204]	@ (80011c4 <led_effect_chase_right_update+0xd8>)
 80010f6:	789b      	ldrb	r3, [r3, #2]
 80010f8:	001a      	movs	r2, r3
 80010fa:	0013      	movs	r3, r2
 80010fc:	075b      	lsls	r3, r3, #29
 80010fe:	1a9b      	subs	r3, r3, r2
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	1a9b      	subs	r3, r3, r2
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	3396      	adds	r3, #150	@ 0x96
 8001108:	613b      	str	r3, [r7, #16]
    if (tick - last_update < interval) return;
 800110a:	4b2f      	ldr	r3, [pc, #188]	@ (80011c8 <led_effect_chase_right_update+0xdc>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	429a      	cmp	r2, r3
 8001116:	d851      	bhi.n	80011bc <led_effect_chase_right_update+0xd0>
    last_update = tick;
 8001118:	4b2b      	ldr	r3, [pc, #172]	@ (80011c8 <led_effect_chase_right_update+0xdc>)
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	601a      	str	r2, [r3, #0]

    for (int i = 0; i < 12; i++) {
 800111e:	2300      	movs	r3, #0
 8001120:	617b      	str	r3, [r7, #20]
 8001122:	e039      	b.n	8001198 <led_effect_chase_right_update+0xac>
        led_state[i] = (i == current_pos)
 8001124:	4b29      	ldr	r3, [pc, #164]	@ (80011cc <led_effect_chase_right_update+0xe0>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	001a      	movs	r2, r3
            ? hsv_to_rgb(effect_params.hue, 255, effect_params.brightness)
            : (RGB_t){0, 0, 0};
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	4293      	cmp	r3, r2
 800112e:	d117      	bne.n	8001160 <led_effect_chase_right_update+0x74>
            ? hsv_to_rgb(effect_params.hue, 255, effect_params.brightness)
 8001130:	4b24      	ldr	r3, [pc, #144]	@ (80011c4 <led_effect_chase_right_update+0xd8>)
 8001132:	7818      	ldrb	r0, [r3, #0]
 8001134:	4b23      	ldr	r3, [pc, #140]	@ (80011c4 <led_effect_chase_right_update+0xd8>)
 8001136:	785a      	ldrb	r2, [r3, #1]
 8001138:	4d25      	ldr	r5, [pc, #148]	@ (80011d0 <led_effect_chase_right_update+0xe4>)
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	001c      	movs	r4, r3
 800113e:	0064      	lsls	r4, r4, #1
 8001140:	18e4      	adds	r4, r4, r3
 8001142:	21ff      	movs	r1, #255	@ 0xff
 8001144:	f7ff fce4 	bl	8000b10 <hsv_to_rgb>
 8001148:	0003      	movs	r3, r0
 800114a:	1c1a      	adds	r2, r3, #0
 800114c:	5562      	strb	r2, [r4, r5]
 800114e:	041a      	lsls	r2, r3, #16
 8001150:	0e11      	lsrs	r1, r2, #24
 8001152:	192a      	adds	r2, r5, r4
 8001154:	7051      	strb	r1, [r2, #1]
 8001156:	021b      	lsls	r3, r3, #8
 8001158:	0e1a      	lsrs	r2, r3, #24
 800115a:	192b      	adds	r3, r5, r4
 800115c:	709a      	strb	r2, [r3, #2]
 800115e:	e018      	b.n	8001192 <led_effect_chase_right_update+0xa6>
        led_state[i] = (i == current_pos)
 8001160:	491b      	ldr	r1, [pc, #108]	@ (80011d0 <led_effect_chase_right_update+0xe4>)
 8001162:	697a      	ldr	r2, [r7, #20]
 8001164:	0013      	movs	r3, r2
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	189b      	adds	r3, r3, r2
 800116a:	2200      	movs	r2, #0
 800116c:	545a      	strb	r2, [r3, r1]
 800116e:	4918      	ldr	r1, [pc, #96]	@ (80011d0 <led_effect_chase_right_update+0xe4>)
 8001170:	697a      	ldr	r2, [r7, #20]
 8001172:	0013      	movs	r3, r2
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	189b      	adds	r3, r3, r2
 8001178:	18cb      	adds	r3, r1, r3
 800117a:	3301      	adds	r3, #1
 800117c:	2200      	movs	r2, #0
 800117e:	701a      	strb	r2, [r3, #0]
 8001180:	4913      	ldr	r1, [pc, #76]	@ (80011d0 <led_effect_chase_right_update+0xe4>)
 8001182:	697a      	ldr	r2, [r7, #20]
 8001184:	0013      	movs	r3, r2
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	189b      	adds	r3, r3, r2
 800118a:	18cb      	adds	r3, r1, r3
 800118c:	3302      	adds	r3, #2
 800118e:	2200      	movs	r2, #0
 8001190:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 12; i++) {
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	3301      	adds	r3, #1
 8001196:	617b      	str	r3, [r7, #20]
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	2b0b      	cmp	r3, #11
 800119c:	ddc2      	ble.n	8001124 <led_effect_chase_right_update+0x38>
    }

    current_pos = (current_pos == 0) ? 11 : current_pos - 1;
 800119e:	4b0b      	ldr	r3, [pc, #44]	@ (80011cc <led_effect_chase_right_update+0xe0>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d004      	beq.n	80011b0 <led_effect_chase_right_update+0xc4>
 80011a6:	4b09      	ldr	r3, [pc, #36]	@ (80011cc <led_effect_chase_right_update+0xe0>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	3b01      	subs	r3, #1
 80011ac:	b2da      	uxtb	r2, r3
 80011ae:	e000      	b.n	80011b2 <led_effect_chase_right_update+0xc6>
 80011b0:	220b      	movs	r2, #11
 80011b2:	4b06      	ldr	r3, [pc, #24]	@ (80011cc <led_effect_chase_right_update+0xe0>)
 80011b4:	701a      	strb	r2, [r3, #0]
    led_driver_update();
 80011b6:	f7ff fe15 	bl	8000de4 <led_driver_update>
 80011ba:	e000      	b.n	80011be <led_effect_chase_right_update+0xd2>
    if (tick - last_update < interval) return;
 80011bc:	46c0      	nop			@ (mov r8, r8)
}
 80011be:	46bd      	mov	sp, r7
 80011c0:	b006      	add	sp, #24
 80011c2:	bdb0      	pop	{r4, r5, r7, pc}
 80011c4:	2000040c 	.word	0x2000040c
 80011c8:	20000400 	.word	0x20000400
 80011cc:	200003fc 	.word	0x200003fc
 80011d0:	200003c0 	.word	0x200003c0

080011d4 <led_effect_config_mode_update>:
    active_led = 0;
    last_update = 0;
    on = 1;
}

void led_effect_config_mode_update(uint32_t tick) {
 80011d4:	b5b0      	push	{r4, r5, r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
    if (tick - last_update < (200 - effect_params.speed * 10)) return;
 80011dc:	4b37      	ldr	r3, [pc, #220]	@ (80012bc <led_effect_config_mode_update+0xe8>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	1ad1      	subs	r1, r2, r3
 80011e4:	4b36      	ldr	r3, [pc, #216]	@ (80012c0 <led_effect_config_mode_update+0xec>)
 80011e6:	789b      	ldrb	r3, [r3, #2]
 80011e8:	001a      	movs	r2, r3
 80011ea:	0013      	movs	r3, r2
 80011ec:	075b      	lsls	r3, r3, #29
 80011ee:	1a9b      	subs	r3, r3, r2
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	1a9b      	subs	r3, r3, r2
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	33c8      	adds	r3, #200	@ 0xc8
 80011f8:	4299      	cmp	r1, r3
 80011fa:	d35b      	bcc.n	80012b4 <led_effect_config_mode_update+0xe0>
    last_update = tick;
 80011fc:	4b2f      	ldr	r3, [pc, #188]	@ (80012bc <led_effect_config_mode_update+0xe8>)
 80011fe:	687a      	ldr	r2, [r7, #4]
 8001200:	601a      	str	r2, [r3, #0]

    on ^= 1;  // toggle LEDs an/aus
 8001202:	4b30      	ldr	r3, [pc, #192]	@ (80012c4 <led_effect_config_mode_update+0xf0>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	2201      	movs	r2, #1
 8001208:	4053      	eors	r3, r2
 800120a:	b2da      	uxtb	r2, r3
 800120c:	4b2d      	ldr	r3, [pc, #180]	@ (80012c4 <led_effect_config_mode_update+0xf0>)
 800120e:	701a      	strb	r2, [r3, #0]

    for (int i = 0; i < 12; i++) {
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
 8001214:	e03d      	b.n	8001292 <led_effect_config_mode_update+0xbe>
        if (i == active_led && on) {
 8001216:	4b2c      	ldr	r3, [pc, #176]	@ (80012c8 <led_effect_config_mode_update+0xf4>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	001a      	movs	r2, r3
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	4293      	cmp	r3, r2
 8001220:	d11b      	bne.n	800125a <led_effect_config_mode_update+0x86>
 8001222:	4b28      	ldr	r3, [pc, #160]	@ (80012c4 <led_effect_config_mode_update+0xf0>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d017      	beq.n	800125a <led_effect_config_mode_update+0x86>
            led_state[i] = hsv_to_rgb(effect_params.hue, 255, effect_params.brightness);
 800122a:	4b25      	ldr	r3, [pc, #148]	@ (80012c0 <led_effect_config_mode_update+0xec>)
 800122c:	7818      	ldrb	r0, [r3, #0]
 800122e:	4b24      	ldr	r3, [pc, #144]	@ (80012c0 <led_effect_config_mode_update+0xec>)
 8001230:	785a      	ldrb	r2, [r3, #1]
 8001232:	4d26      	ldr	r5, [pc, #152]	@ (80012cc <led_effect_config_mode_update+0xf8>)
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	001c      	movs	r4, r3
 8001238:	0064      	lsls	r4, r4, #1
 800123a:	18e4      	adds	r4, r4, r3
 800123c:	21ff      	movs	r1, #255	@ 0xff
 800123e:	f7ff fc67 	bl	8000b10 <hsv_to_rgb>
 8001242:	0003      	movs	r3, r0
 8001244:	1c1a      	adds	r2, r3, #0
 8001246:	5562      	strb	r2, [r4, r5]
 8001248:	041a      	lsls	r2, r3, #16
 800124a:	0e11      	lsrs	r1, r2, #24
 800124c:	192a      	adds	r2, r5, r4
 800124e:	7051      	strb	r1, [r2, #1]
 8001250:	021b      	lsls	r3, r3, #8
 8001252:	0e1a      	lsrs	r2, r3, #24
 8001254:	192b      	adds	r3, r5, r4
 8001256:	709a      	strb	r2, [r3, #2]
 8001258:	e018      	b.n	800128c <led_effect_config_mode_update+0xb8>
        } else {
            led_state[i].r = 0;
 800125a:	491c      	ldr	r1, [pc, #112]	@ (80012cc <led_effect_config_mode_update+0xf8>)
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	0013      	movs	r3, r2
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	189b      	adds	r3, r3, r2
 8001264:	2200      	movs	r2, #0
 8001266:	545a      	strb	r2, [r3, r1]
            led_state[i].g = 0;
 8001268:	4918      	ldr	r1, [pc, #96]	@ (80012cc <led_effect_config_mode_update+0xf8>)
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	0013      	movs	r3, r2
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	189b      	adds	r3, r3, r2
 8001272:	18cb      	adds	r3, r1, r3
 8001274:	3301      	adds	r3, #1
 8001276:	2200      	movs	r2, #0
 8001278:	701a      	strb	r2, [r3, #0]
            led_state[i].b = 0;
 800127a:	4914      	ldr	r1, [pc, #80]	@ (80012cc <led_effect_config_mode_update+0xf8>)
 800127c:	68fa      	ldr	r2, [r7, #12]
 800127e:	0013      	movs	r3, r2
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	189b      	adds	r3, r3, r2
 8001284:	18cb      	adds	r3, r1, r3
 8001286:	3302      	adds	r3, #2
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 12; i++) {
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	3301      	adds	r3, #1
 8001290:	60fb      	str	r3, [r7, #12]
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	2b0b      	cmp	r3, #11
 8001296:	ddbe      	ble.n	8001216 <led_effect_config_mode_update+0x42>
        }
    }

    active_led = (active_led + 1) % 12;
 8001298:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <led_effect_config_mode_update+0xf4>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	3301      	adds	r3, #1
 800129e:	210c      	movs	r1, #12
 80012a0:	0018      	movs	r0, r3
 80012a2:	f7ff f89f 	bl	80003e4 <__aeabi_idivmod>
 80012a6:	000b      	movs	r3, r1
 80012a8:	b2da      	uxtb	r2, r3
 80012aa:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <led_effect_config_mode_update+0xf4>)
 80012ac:	701a      	strb	r2, [r3, #0]

    led_driver_update();
 80012ae:	f7ff fd99 	bl	8000de4 <led_driver_update>
 80012b2:	e000      	b.n	80012b6 <led_effect_config_mode_update+0xe2>
    if (tick - last_update < (200 - effect_params.speed * 10)) return;
 80012b4:	46c0      	nop			@ (mov r8, r8)
}
 80012b6:	46bd      	mov	sp, r7
 80012b8:	b004      	add	sp, #16
 80012ba:	bdb0      	pop	{r4, r5, r7, pc}
 80012bc:	20000404 	.word	0x20000404
 80012c0:	2000040c 	.word	0x2000040c
 80012c4:	20000409 	.word	0x20000409
 80012c8:	20000408 	.word	0x20000408
 80012cc:	200003c0 	.word	0x200003c0

080012d0 <led_effect_engine_init>:
led_effect_id_t current_effect = LED_EFFECT_NONE;

// KORREKTUR: Globale Definition von effect_params_t effect_params hinzufügen
effect_params_t effect_params;

void led_effect_engine_init(void) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
    current_effect = LED_EFFECT_NONE;
 80012d4:	4b02      	ldr	r3, [pc, #8]	@ (80012e0 <led_effect_engine_init+0x10>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
}
 80012da:	46c0      	nop			@ (mov r8, r8)
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	2000040a 	.word	0x2000040a

080012e4 <led_effect_engine_set>:

void led_effect_engine_set(led_effect_id_t effect) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	0002      	movs	r2, r0
 80012ec:	1dfb      	adds	r3, r7, #7
 80012ee:	701a      	strb	r2, [r3, #0]
    current_effect = effect;
 80012f0:	4b03      	ldr	r3, [pc, #12]	@ (8001300 <led_effect_engine_set+0x1c>)
 80012f2:	1dfa      	adds	r2, r7, #7
 80012f4:	7812      	ldrb	r2, [r2, #0]
 80012f6:	701a      	strb	r2, [r3, #0]
}
 80012f8:	46c0      	nop			@ (mov r8, r8)
 80012fa:	46bd      	mov	sp, r7
 80012fc:	b002      	add	sp, #8
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	2000040a 	.word	0x2000040a

08001304 <led_effect_engine_update>:

void led_effect_engine_update(uint32_t tick) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
    switch (current_effect) {
 800130c:	4b1a      	ldr	r3, [pc, #104]	@ (8001378 <led_effect_engine_update+0x74>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b08      	cmp	r3, #8
 8001312:	d82c      	bhi.n	800136e <led_effect_engine_update+0x6a>
 8001314:	009a      	lsls	r2, r3, #2
 8001316:	4b19      	ldr	r3, [pc, #100]	@ (800137c <led_effect_engine_update+0x78>)
 8001318:	18d3      	adds	r3, r2, r3
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	469f      	mov	pc, r3
        case LED_EFFECT_SOLID:
            led_effect_solid_update(tick);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	0018      	movs	r0, r3
 8001322:	f000 f91b 	bl	800155c <led_effect_solid_update>
            break;
 8001326:	e023      	b.n	8001370 <led_effect_engine_update+0x6c>
        case LED_EFFECT_BLINK:
            led_effect_blink_update(tick);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	0018      	movs	r0, r3
 800132c:	f7ff fda0 	bl	8000e70 <led_effect_blink_update>
            break;
 8001330:	e01e      	b.n	8001370 <led_effect_engine_update+0x6c>
        case LED_EFFECT_BREATHE:
            led_effect_breathe_update(tick);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	0018      	movs	r0, r3
 8001336:	f7ff fdfd 	bl	8000f34 <led_effect_breathe_update>
            break;
 800133a:	e019      	b.n	8001370 <led_effect_engine_update+0x6c>
        case LED_EFFECT_FLASH_ALT:
            led_effect_flash_alt_update(tick);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	0018      	movs	r0, r3
 8001340:	f000 f81e 	bl	8001380 <led_effect_flash_alt_update>
            break;
 8001344:	e014      	b.n	8001370 <led_effect_engine_update+0x6c>
        case LED_EFFECT_CHASE_LEFT:
            led_effect_chase_left_update(tick);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	0018      	movs	r0, r3
 800134a:	f7ff fe5b 	bl	8001004 <led_effect_chase_left_update>
            break;
 800134e:	e00f      	b.n	8001370 <led_effect_engine_update+0x6c>
        case LED_EFFECT_CHASE_RIGHT:
            led_effect_chase_right_update(tick);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	0018      	movs	r0, r3
 8001354:	f7ff feca 	bl	80010ec <led_effect_chase_right_update>
            break;
 8001358:	e00a      	b.n	8001370 <led_effect_engine_update+0x6c>
        case LED_EFFECT_CONFIG_MODE:
            led_effect_config_mode_update(tick);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	0018      	movs	r0, r3
 800135e:	f7ff ff39 	bl	80011d4 <led_effect_config_mode_update>
            break;
 8001362:	e005      	b.n	8001370 <led_effect_engine_update+0x6c>
        case LED_EFFECT_SINGLE_LED:
            led_effect_single_led_update(tick);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	0018      	movs	r0, r3
 8001368:	f000 f888 	bl	800147c <led_effect_single_led_update>
            break;
 800136c:	e000      	b.n	8001370 <led_effect_engine_update+0x6c>
        default:
            break;
 800136e:	46c0      	nop			@ (mov r8, r8)
    }
}
 8001370:	46c0      	nop			@ (mov r8, r8)
 8001372:	46bd      	mov	sp, r7
 8001374:	b002      	add	sp, #8
 8001376:	bd80      	pop	{r7, pc}
 8001378:	2000040a 	.word	0x2000040a
 800137c:	08003984 	.word	0x08003984

08001380 <led_effect_flash_alt_update>:
void led_effect_flash_alt_start(void) {
    flash_on = 0;
    last_update = 0;
}

void led_effect_flash_alt_update(uint32_t tick) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
    if (tick - last_update < (300 - effect_params.speed * 20)) return;
 8001388:	4b36      	ldr	r3, [pc, #216]	@ (8001464 <led_effect_flash_alt_update+0xe4>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	1ad1      	subs	r1, r2, r3
 8001390:	4b35      	ldr	r3, [pc, #212]	@ (8001468 <led_effect_flash_alt_update+0xe8>)
 8001392:	789b      	ldrb	r3, [r3, #2]
 8001394:	001a      	movs	r2, r3
 8001396:	0013      	movs	r3, r2
 8001398:	071b      	lsls	r3, r3, #28
 800139a:	1a9b      	subs	r3, r3, r2
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	1a9b      	subs	r3, r3, r2
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	332d      	adds	r3, #45	@ 0x2d
 80013a4:	33ff      	adds	r3, #255	@ 0xff
 80013a6:	4299      	cmp	r1, r3
 80013a8:	d358      	bcc.n	800145c <led_effect_flash_alt_update+0xdc>
    last_update = tick;
 80013aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001464 <led_effect_flash_alt_update+0xe4>)
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	601a      	str	r2, [r3, #0]

    flash_on ^= 1;
 80013b0:	4b2e      	ldr	r3, [pc, #184]	@ (800146c <led_effect_flash_alt_update+0xec>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2201      	movs	r2, #1
 80013b6:	4053      	eors	r3, r2
 80013b8:	b2da      	uxtb	r2, r3
 80013ba:	4b2c      	ldr	r3, [pc, #176]	@ (800146c <led_effect_flash_alt_update+0xec>)
 80013bc:	701a      	strb	r2, [r3, #0]

    RGB_t color = flash_on
        ? hsv_to_rgb(effect_params.hue, 255, effect_params.brightness)
 80013be:	4b2b      	ldr	r3, [pc, #172]	@ (800146c <led_effect_flash_alt_update+0xec>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
        : hsv_to_rgb((effect_params.hue + 128) % 256, 255, effect_params.brightness); // Kontrastfarbe
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d014      	beq.n	80013f0 <led_effect_flash_alt_update+0x70>
        ? hsv_to_rgb(effect_params.hue, 255, effect_params.brightness)
 80013c6:	4b28      	ldr	r3, [pc, #160]	@ (8001468 <led_effect_flash_alt_update+0xe8>)
 80013c8:	7818      	ldrb	r0, [r3, #0]
 80013ca:	4b27      	ldr	r3, [pc, #156]	@ (8001468 <led_effect_flash_alt_update+0xe8>)
 80013cc:	785b      	ldrb	r3, [r3, #1]
 80013ce:	001a      	movs	r2, r3
 80013d0:	21ff      	movs	r1, #255	@ 0xff
 80013d2:	f7ff fb9d 	bl	8000b10 <hsv_to_rgb>
 80013d6:	0003      	movs	r3, r0
 80013d8:	001a      	movs	r2, r3
 80013da:	2308      	movs	r3, #8
 80013dc:	18fb      	adds	r3, r7, r3
 80013de:	1c11      	adds	r1, r2, #0
 80013e0:	7019      	strb	r1, [r3, #0]
 80013e2:	0411      	lsls	r1, r2, #16
 80013e4:	0e09      	lsrs	r1, r1, #24
 80013e6:	7059      	strb	r1, [r3, #1]
 80013e8:	0212      	lsls	r2, r2, #8
 80013ea:	0e12      	lsrs	r2, r2, #24
 80013ec:	709a      	strb	r2, [r3, #2]
 80013ee:	e01c      	b.n	800142a <led_effect_flash_alt_update+0xaa>
        : hsv_to_rgb((effect_params.hue + 128) % 256, 255, effect_params.brightness); // Kontrastfarbe
 80013f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001468 <led_effect_flash_alt_update+0xe8>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	3380      	adds	r3, #128	@ 0x80
 80013f6:	4a1e      	ldr	r2, [pc, #120]	@ (8001470 <led_effect_flash_alt_update+0xf0>)
 80013f8:	4013      	ands	r3, r2
 80013fa:	d503      	bpl.n	8001404 <led_effect_flash_alt_update+0x84>
 80013fc:	3b01      	subs	r3, #1
 80013fe:	4a1d      	ldr	r2, [pc, #116]	@ (8001474 <led_effect_flash_alt_update+0xf4>)
 8001400:	4313      	orrs	r3, r2
 8001402:	3301      	adds	r3, #1
 8001404:	b2d8      	uxtb	r0, r3
 8001406:	4b18      	ldr	r3, [pc, #96]	@ (8001468 <led_effect_flash_alt_update+0xe8>)
 8001408:	785b      	ldrb	r3, [r3, #1]
 800140a:	001a      	movs	r2, r3
 800140c:	21ff      	movs	r1, #255	@ 0xff
 800140e:	f7ff fb7f 	bl	8000b10 <hsv_to_rgb>
 8001412:	0003      	movs	r3, r0
 8001414:	001a      	movs	r2, r3
 8001416:	2308      	movs	r3, #8
 8001418:	18fb      	adds	r3, r7, r3
 800141a:	1c11      	adds	r1, r2, #0
 800141c:	7019      	strb	r1, [r3, #0]
 800141e:	0411      	lsls	r1, r2, #16
 8001420:	0e09      	lsrs	r1, r1, #24
 8001422:	7059      	strb	r1, [r3, #1]
 8001424:	0212      	lsls	r2, r2, #8
 8001426:	0e12      	lsrs	r2, r2, #24
 8001428:	709a      	strb	r2, [r3, #2]

    for (int i = 0; i < 12; i++) {
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	e00f      	b.n	8001450 <led_effect_flash_alt_update+0xd0>
        led_state[i] = color;
 8001430:	4911      	ldr	r1, [pc, #68]	@ (8001478 <led_effect_flash_alt_update+0xf8>)
 8001432:	68fa      	ldr	r2, [r7, #12]
 8001434:	0013      	movs	r3, r2
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	189b      	adds	r3, r3, r2
 800143a:	2208      	movs	r2, #8
 800143c:	18ba      	adds	r2, r7, r2
 800143e:	18cb      	adds	r3, r1, r3
 8001440:	0011      	movs	r1, r2
 8001442:	2203      	movs	r2, #3
 8001444:	0018      	movs	r0, r3
 8001446:	f002 fa4d 	bl	80038e4 <memcpy>
    for (int i = 0; i < 12; i++) {
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	3301      	adds	r3, #1
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2b0b      	cmp	r3, #11
 8001454:	ddec      	ble.n	8001430 <led_effect_flash_alt_update+0xb0>
    }

    led_driver_update();
 8001456:	f7ff fcc5 	bl	8000de4 <led_driver_update>
 800145a:	e000      	b.n	800145e <led_effect_flash_alt_update+0xde>
    if (tick - last_update < (300 - effect_params.speed * 20)) return;
 800145c:	46c0      	nop			@ (mov r8, r8)
}
 800145e:	46bd      	mov	sp, r7
 8001460:	b004      	add	sp, #16
 8001462:	bd80      	pop	{r7, pc}
 8001464:	20000414 	.word	0x20000414
 8001468:	2000040c 	.word	0x2000040c
 800146c:	20000410 	.word	0x20000410
 8001470:	800000ff 	.word	0x800000ff
 8001474:	ffffff00 	.word	0xffffff00
 8001478:	200003c0 	.word	0x200003c0

0800147c <led_effect_single_led_update>:
void led_effect_single_led_start(void) {
    last_update = 0;
    led_on = 1;
}

void led_effect_single_led_update(uint32_t tick) {
 800147c:	b5b0      	push	{r4, r5, r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
    if (tick - last_update < (500 - effect_params.speed * 20)) return;
 8001484:	4b31      	ldr	r3, [pc, #196]	@ (800154c <led_effect_single_led_update+0xd0>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	1ad1      	subs	r1, r2, r3
 800148c:	4b30      	ldr	r3, [pc, #192]	@ (8001550 <led_effect_single_led_update+0xd4>)
 800148e:	789b      	ldrb	r3, [r3, #2]
 8001490:	001a      	movs	r2, r3
 8001492:	0013      	movs	r3, r2
 8001494:	071b      	lsls	r3, r3, #28
 8001496:	1a9b      	subs	r3, r3, r2
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	1a9b      	subs	r3, r3, r2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	33f5      	adds	r3, #245	@ 0xf5
 80014a0:	33ff      	adds	r3, #255	@ 0xff
 80014a2:	4299      	cmp	r1, r3
 80014a4:	d34d      	bcc.n	8001542 <led_effect_single_led_update+0xc6>
    last_update = tick;
 80014a6:	4b29      	ldr	r3, [pc, #164]	@ (800154c <led_effect_single_led_update+0xd0>)
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	601a      	str	r2, [r3, #0]
    led_on ^= 1;
 80014ac:	4b29      	ldr	r3, [pc, #164]	@ (8001554 <led_effect_single_led_update+0xd8>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	2201      	movs	r2, #1
 80014b2:	4053      	eors	r3, r2
 80014b4:	b2da      	uxtb	r2, r3
 80014b6:	4b27      	ldr	r3, [pc, #156]	@ (8001554 <led_effect_single_led_update+0xd8>)
 80014b8:	701a      	strb	r2, [r3, #0]

    for (int i = 0; i < 12; i++) {
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	e03a      	b.n	8001536 <led_effect_single_led_update+0xba>
        if (i == 0 && led_on) {
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d11b      	bne.n	80014fe <led_effect_single_led_update+0x82>
 80014c6:	4b23      	ldr	r3, [pc, #140]	@ (8001554 <led_effect_single_led_update+0xd8>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d017      	beq.n	80014fe <led_effect_single_led_update+0x82>
            led_state[i] = hsv_to_rgb(effect_params.hue, 255, effect_params.brightness);
 80014ce:	4b20      	ldr	r3, [pc, #128]	@ (8001550 <led_effect_single_led_update+0xd4>)
 80014d0:	7818      	ldrb	r0, [r3, #0]
 80014d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001550 <led_effect_single_led_update+0xd4>)
 80014d4:	785a      	ldrb	r2, [r3, #1]
 80014d6:	4d20      	ldr	r5, [pc, #128]	@ (8001558 <led_effect_single_led_update+0xdc>)
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	001c      	movs	r4, r3
 80014dc:	0064      	lsls	r4, r4, #1
 80014de:	18e4      	adds	r4, r4, r3
 80014e0:	21ff      	movs	r1, #255	@ 0xff
 80014e2:	f7ff fb15 	bl	8000b10 <hsv_to_rgb>
 80014e6:	0003      	movs	r3, r0
 80014e8:	1c1a      	adds	r2, r3, #0
 80014ea:	5562      	strb	r2, [r4, r5]
 80014ec:	041a      	lsls	r2, r3, #16
 80014ee:	0e11      	lsrs	r1, r2, #24
 80014f0:	192a      	adds	r2, r5, r4
 80014f2:	7051      	strb	r1, [r2, #1]
 80014f4:	021b      	lsls	r3, r3, #8
 80014f6:	0e1a      	lsrs	r2, r3, #24
 80014f8:	192b      	adds	r3, r5, r4
 80014fa:	709a      	strb	r2, [r3, #2]
 80014fc:	e018      	b.n	8001530 <led_effect_single_led_update+0xb4>
        } else {
            led_state[i].r = 0;
 80014fe:	4916      	ldr	r1, [pc, #88]	@ (8001558 <led_effect_single_led_update+0xdc>)
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	0013      	movs	r3, r2
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	189b      	adds	r3, r3, r2
 8001508:	2200      	movs	r2, #0
 800150a:	545a      	strb	r2, [r3, r1]
            led_state[i].g = 0;
 800150c:	4912      	ldr	r1, [pc, #72]	@ (8001558 <led_effect_single_led_update+0xdc>)
 800150e:	68fa      	ldr	r2, [r7, #12]
 8001510:	0013      	movs	r3, r2
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	189b      	adds	r3, r3, r2
 8001516:	18cb      	adds	r3, r1, r3
 8001518:	3301      	adds	r3, #1
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]
            led_state[i].b = 0;
 800151e:	490e      	ldr	r1, [pc, #56]	@ (8001558 <led_effect_single_led_update+0xdc>)
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	0013      	movs	r3, r2
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	189b      	adds	r3, r3, r2
 8001528:	18cb      	adds	r3, r1, r3
 800152a:	3302      	adds	r3, #2
 800152c:	2200      	movs	r2, #0
 800152e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 12; i++) {
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	3301      	adds	r3, #1
 8001534:	60fb      	str	r3, [r7, #12]
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	2b0b      	cmp	r3, #11
 800153a:	ddc1      	ble.n	80014c0 <led_effect_single_led_update+0x44>
        }
    }

    led_driver_update();
 800153c:	f7ff fc52 	bl	8000de4 <led_driver_update>
 8001540:	e000      	b.n	8001544 <led_effect_single_led_update+0xc8>
    if (tick - last_update < (500 - effect_params.speed * 20)) return;
 8001542:	46c0      	nop			@ (mov r8, r8)
}
 8001544:	46bd      	mov	sp, r7
 8001546:	b004      	add	sp, #16
 8001548:	bdb0      	pop	{r4, r5, r7, pc}
 800154a:	46c0      	nop			@ (mov r8, r8)
 800154c:	20000418 	.word	0x20000418
 8001550:	2000040c 	.word	0x2000040c
 8001554:	2000041c 	.word	0x2000041c
 8001558:	200003c0 	.word	0x200003c0

0800155c <led_effect_solid_update>:
void led_effect_solid_start(void) {
    prev_hue = 255;         // Erzwingt Update beim ersten Tick
    prev_brightness = 255;
}

void led_effect_solid_update(uint32_t tick) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
    (void)tick;

    if (effect_params.hue != prev_hue || effect_params.brightness != prev_brightness) {
 8001564:	4b21      	ldr	r3, [pc, #132]	@ (80015ec <led_effect_solid_update+0x90>)
 8001566:	781a      	ldrb	r2, [r3, #0]
 8001568:	4b21      	ldr	r3, [pc, #132]	@ (80015f0 <led_effect_solid_update+0x94>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	429a      	cmp	r2, r3
 800156e:	d105      	bne.n	800157c <led_effect_solid_update+0x20>
 8001570:	4b1e      	ldr	r3, [pc, #120]	@ (80015ec <led_effect_solid_update+0x90>)
 8001572:	785a      	ldrb	r2, [r3, #1]
 8001574:	4b1f      	ldr	r3, [pc, #124]	@ (80015f4 <led_effect_solid_update+0x98>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	429a      	cmp	r2, r3
 800157a:	d033      	beq.n	80015e4 <led_effect_solid_update+0x88>
        RGB_t color = hsv_to_rgb(effect_params.hue, 255, effect_params.brightness);
 800157c:	4b1b      	ldr	r3, [pc, #108]	@ (80015ec <led_effect_solid_update+0x90>)
 800157e:	7818      	ldrb	r0, [r3, #0]
 8001580:	4b1a      	ldr	r3, [pc, #104]	@ (80015ec <led_effect_solid_update+0x90>)
 8001582:	785b      	ldrb	r3, [r3, #1]
 8001584:	001a      	movs	r2, r3
 8001586:	21ff      	movs	r1, #255	@ 0xff
 8001588:	f7ff fac2 	bl	8000b10 <hsv_to_rgb>
 800158c:	0003      	movs	r3, r0
 800158e:	001a      	movs	r2, r3
 8001590:	2308      	movs	r3, #8
 8001592:	18fb      	adds	r3, r7, r3
 8001594:	1c11      	adds	r1, r2, #0
 8001596:	7019      	strb	r1, [r3, #0]
 8001598:	0411      	lsls	r1, r2, #16
 800159a:	0e09      	lsrs	r1, r1, #24
 800159c:	7059      	strb	r1, [r3, #1]
 800159e:	0212      	lsls	r2, r2, #8
 80015a0:	0e12      	lsrs	r2, r2, #24
 80015a2:	709a      	strb	r2, [r3, #2]
        for (int i = 0; i < 12; i++) {
 80015a4:	2300      	movs	r3, #0
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	e00f      	b.n	80015ca <led_effect_solid_update+0x6e>
            led_state[i] = color;
 80015aa:	4913      	ldr	r1, [pc, #76]	@ (80015f8 <led_effect_solid_update+0x9c>)
 80015ac:	68fa      	ldr	r2, [r7, #12]
 80015ae:	0013      	movs	r3, r2
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	189b      	adds	r3, r3, r2
 80015b4:	2208      	movs	r2, #8
 80015b6:	18ba      	adds	r2, r7, r2
 80015b8:	18cb      	adds	r3, r1, r3
 80015ba:	0011      	movs	r1, r2
 80015bc:	2203      	movs	r2, #3
 80015be:	0018      	movs	r0, r3
 80015c0:	f002 f990 	bl	80038e4 <memcpy>
        for (int i = 0; i < 12; i++) {
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	3301      	adds	r3, #1
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	2b0b      	cmp	r3, #11
 80015ce:	ddec      	ble.n	80015aa <led_effect_solid_update+0x4e>
        }
        led_driver_update();
 80015d0:	f7ff fc08 	bl	8000de4 <led_driver_update>
        prev_hue = effect_params.hue;
 80015d4:	4b05      	ldr	r3, [pc, #20]	@ (80015ec <led_effect_solid_update+0x90>)
 80015d6:	781a      	ldrb	r2, [r3, #0]
 80015d8:	4b05      	ldr	r3, [pc, #20]	@ (80015f0 <led_effect_solid_update+0x94>)
 80015da:	701a      	strb	r2, [r3, #0]
        prev_brightness = effect_params.brightness;
 80015dc:	4b03      	ldr	r3, [pc, #12]	@ (80015ec <led_effect_solid_update+0x90>)
 80015de:	785a      	ldrb	r2, [r3, #1]
 80015e0:	4b04      	ldr	r3, [pc, #16]	@ (80015f4 <led_effect_solid_update+0x98>)
 80015e2:	701a      	strb	r2, [r3, #0]
    }
}
 80015e4:	46c0      	nop			@ (mov r8, r8)
 80015e6:	46bd      	mov	sp, r7
 80015e8:	b004      	add	sp, #16
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	2000040c 	.word	0x2000040c
 80015f0:	20000005 	.word	0x20000005
 80015f4:	20000006 	.word	0x20000006
 80015f8:	200003c0 	.word	0x200003c0

080015fc <piezo_init>:
#include "tim.h"      // Nutzung von TIM14 (PA4)
#include "main.h"

static uint32_t beep_end_time = 0;

void piezo_init(void) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8001600:	4b05      	ldr	r3, [pc, #20]	@ (8001618 <piezo_init+0x1c>)
 8001602:	2100      	movs	r1, #0
 8001604:	0018      	movs	r0, r3
 8001606:	f001 fbb7 	bl	8002d78 <HAL_TIM_PWM_Start>
    __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, 0);
 800160a:	4b03      	ldr	r3, [pc, #12]	@ (8001618 <piezo_init+0x1c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2200      	movs	r2, #0
 8001610:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001612:	46c0      	nop			@ (mov r8, r8)
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20000078 	.word	0x20000078

0800161c <piezo_beep>:

void piezo_beep(uint16_t freq_hz, uint16_t duration_ms) {
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af00      	add	r7, sp, #0
 8001622:	0002      	movs	r2, r0
 8001624:	1dbb      	adds	r3, r7, #6
 8001626:	801a      	strh	r2, [r3, #0]
 8001628:	1d3b      	adds	r3, r7, #4
 800162a:	1c0a      	adds	r2, r1, #0
 800162c:	801a      	strh	r2, [r3, #0]
    uint32_t timer_clock = HAL_RCC_GetPCLK1Freq(); // z.B. 64 MHz
 800162e:	f001 fadd 	bl	8002bec <HAL_RCC_GetPCLK1Freq>
 8001632:	0003      	movs	r3, r0
 8001634:	617b      	str	r3, [r7, #20]
    uint32_t prescaler = 1;
 8001636:	2301      	movs	r3, #1
 8001638:	613b      	str	r3, [r7, #16]
    uint32_t period = (timer_clock / freq_hz) - 1;
 800163a:	1dbb      	adds	r3, r7, #6
 800163c:	881b      	ldrh	r3, [r3, #0]
 800163e:	0019      	movs	r1, r3
 8001640:	6978      	ldr	r0, [r7, #20]
 8001642:	f7fe fd5f 	bl	8000104 <__udivsi3>
 8001646:	0003      	movs	r3, r0
 8001648:	3b01      	subs	r3, #1
 800164a:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_PRESCALER(&htim14, prescaler);
 800164c:	4b0d      	ldr	r3, [pc, #52]	@ (8001684 <piezo_beep+0x68>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	693a      	ldr	r2, [r7, #16]
 8001652:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(&htim14, period);
 8001654:	4b0b      	ldr	r3, [pc, #44]	@ (8001684 <piezo_beep+0x68>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	68fa      	ldr	r2, [r7, #12]
 800165a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800165c:	4b09      	ldr	r3, [pc, #36]	@ (8001684 <piezo_beep+0x68>)
 800165e:	68fa      	ldr	r2, [r7, #12]
 8001660:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, period / 2);
 8001662:	4b08      	ldr	r3, [pc, #32]	@ (8001684 <piezo_beep+0x68>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	68fa      	ldr	r2, [r7, #12]
 8001668:	0852      	lsrs	r2, r2, #1
 800166a:	635a      	str	r2, [r3, #52]	@ 0x34

    beep_end_time = HAL_GetTick() + duration_ms;
 800166c:	f000 f976 	bl	800195c <HAL_GetTick>
 8001670:	0002      	movs	r2, r0
 8001672:	1d3b      	adds	r3, r7, #4
 8001674:	881b      	ldrh	r3, [r3, #0]
 8001676:	18d2      	adds	r2, r2, r3
 8001678:	4b03      	ldr	r3, [pc, #12]	@ (8001688 <piezo_beep+0x6c>)
 800167a:	601a      	str	r2, [r3, #0]
}
 800167c:	46c0      	nop			@ (mov r8, r8)
 800167e:	46bd      	mov	sp, r7
 8001680:	b006      	add	sp, #24
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000078 	.word	0x20000078
 8001688:	20000420 	.word	0x20000420

0800168c <piezo_stop>:

void piezo_stop(void) {
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, 0);
 8001690:	4b03      	ldr	r3, [pc, #12]	@ (80016a0 <piezo_stop+0x14>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2200      	movs	r2, #0
 8001696:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001698:	46c0      	nop			@ (mov r8, r8)
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	46c0      	nop			@ (mov r8, r8)
 80016a0:	20000078 	.word	0x20000078

080016a4 <sound_beep_start>:
#include "stm32g0xx_hal.h" // Für HAL_GetTick()

static bool beep_active = false;
static uint32_t beep_end_time = 0;

void sound_beep_start(uint16_t duration_ms, uint16_t frequency_hz) {
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	0002      	movs	r2, r0
 80016ac:	1dbb      	adds	r3, r7, #6
 80016ae:	801a      	strh	r2, [r3, #0]
 80016b0:	1d3b      	adds	r3, r7, #4
 80016b2:	1c0a      	adds	r2, r1, #0
 80016b4:	801a      	strh	r2, [r3, #0]
    piezo_beep(frequency_hz, duration_ms);
 80016b6:	1dbb      	adds	r3, r7, #6
 80016b8:	881a      	ldrh	r2, [r3, #0]
 80016ba:	1d3b      	adds	r3, r7, #4
 80016bc:	881b      	ldrh	r3, [r3, #0]
 80016be:	0011      	movs	r1, r2
 80016c0:	0018      	movs	r0, r3
 80016c2:	f7ff ffab 	bl	800161c <piezo_beep>
    beep_end_time = HAL_GetTick() + duration_ms;
 80016c6:	f000 f949 	bl	800195c <HAL_GetTick>
 80016ca:	0002      	movs	r2, r0
 80016cc:	1dbb      	adds	r3, r7, #6
 80016ce:	881b      	ldrh	r3, [r3, #0]
 80016d0:	18d2      	adds	r2, r2, r3
 80016d2:	4b04      	ldr	r3, [pc, #16]	@ (80016e4 <sound_beep_start+0x40>)
 80016d4:	601a      	str	r2, [r3, #0]
    beep_active = true;
 80016d6:	4b04      	ldr	r3, [pc, #16]	@ (80016e8 <sound_beep_start+0x44>)
 80016d8:	2201      	movs	r2, #1
 80016da:	701a      	strb	r2, [r3, #0]
}
 80016dc:	46c0      	nop			@ (mov r8, r8)
 80016de:	46bd      	mov	sp, r7
 80016e0:	b002      	add	sp, #8
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000428 	.word	0x20000428
 80016e8:	20000424 	.word	0x20000424

080016ec <sound_beep_update>:

void sound_beep_update(void) {
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
    if (beep_active && HAL_GetTick() >= beep_end_time) {
 80016f0:	4b09      	ldr	r3, [pc, #36]	@ (8001718 <sound_beep_update+0x2c>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d00b      	beq.n	8001710 <sound_beep_update+0x24>
 80016f8:	f000 f930 	bl	800195c <HAL_GetTick>
 80016fc:	0002      	movs	r2, r0
 80016fe:	4b07      	ldr	r3, [pc, #28]	@ (800171c <sound_beep_update+0x30>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	429a      	cmp	r2, r3
 8001704:	d304      	bcc.n	8001710 <sound_beep_update+0x24>
        piezo_stop();
 8001706:	f7ff ffc1 	bl	800168c <piezo_stop>
        beep_active = false;
 800170a:	4b03      	ldr	r3, [pc, #12]	@ (8001718 <sound_beep_update+0x2c>)
 800170c:	2200      	movs	r2, #0
 800170e:	701a      	strb	r2, [r3, #0]
    }
}
 8001710:	46c0      	nop			@ (mov r8, r8)
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	46c0      	nop			@ (mov r8, r8)
 8001718:	20000424 	.word	0x20000424
 800171c:	20000428 	.word	0x20000428

08001720 <sound_beep_is_active>:

bool sound_beep_is_active(void) {
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
    return beep_active;
 8001724:	4b02      	ldr	r3, [pc, #8]	@ (8001730 <sound_beep_is_active+0x10>)
 8001726:	781b      	ldrb	r3, [r3, #0]
}
 8001728:	0018      	movs	r0, r3
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	46c0      	nop			@ (mov r8, r8)
 8001730:	20000424 	.word	0x20000424

08001734 <sound_engine_set>:

// Globale Zustände
static sound_id_t current_sound = SOUND_NONE;
static uint8_t sound_repeat_counter = 0;

void sound_engine_set(sound_id_t sound_id, uint8_t repeat) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	0002      	movs	r2, r0
 800173c:	1dfb      	adds	r3, r7, #7
 800173e:	701a      	strb	r2, [r3, #0]
 8001740:	1dbb      	adds	r3, r7, #6
 8001742:	1c0a      	adds	r2, r1, #0
 8001744:	701a      	strb	r2, [r3, #0]
    current_sound = sound_id;
 8001746:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <sound_engine_set+0x2c>)
 8001748:	1dfa      	adds	r2, r7, #7
 800174a:	7812      	ldrb	r2, [r2, #0]
 800174c:	701a      	strb	r2, [r3, #0]
    sound_repeat_counter = repeat;
 800174e:	4b05      	ldr	r3, [pc, #20]	@ (8001764 <sound_engine_set+0x30>)
 8001750:	1dba      	adds	r2, r7, #6
 8001752:	7812      	ldrb	r2, [r2, #0]
 8001754:	701a      	strb	r2, [r3, #0]
}
 8001756:	46c0      	nop			@ (mov r8, r8)
 8001758:	46bd      	mov	sp, r7
 800175a:	b002      	add	sp, #8
 800175c:	bd80      	pop	{r7, pc}
 800175e:	46c0      	nop			@ (mov r8, r8)
 8001760:	2000042c 	.word	0x2000042c
 8001764:	2000042d 	.word	0x2000042d

08001768 <sound_engine_play>:

void sound_engine_play(sound_id_t sound) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	0002      	movs	r2, r0
 8001770:	1dfb      	adds	r3, r7, #7
 8001772:	701a      	strb	r2, [r3, #0]
    sound_engine_set(sound, 1);
 8001774:	1dfb      	adds	r3, r7, #7
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	2101      	movs	r1, #1
 800177a:	0018      	movs	r0, r3
 800177c:	f7ff ffda 	bl	8001734 <sound_engine_set>
}
 8001780:	46c0      	nop			@ (mov r8, r8)
 8001782:	46bd      	mov	sp, r7
 8001784:	b002      	add	sp, #8
 8001786:	bd80      	pop	{r7, pc}

08001788 <sound_engine_tick>:

void sound_engine_tick(void) {
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
    if (current_sound == SOUND_NONE) return;
 800178c:	4b1a      	ldr	r3, [pc, #104]	@ (80017f8 <sound_engine_tick+0x70>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d026      	beq.n	80017e2 <sound_engine_tick+0x5a>

    switch (current_sound) {
 8001794:	4b18      	ldr	r3, [pc, #96]	@ (80017f8 <sound_engine_tick+0x70>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	2b03      	cmp	r3, #3
 800179a:	d024      	beq.n	80017e6 <sound_engine_tick+0x5e>
 800179c:	dc25      	bgt.n	80017ea <sound_engine_tick+0x62>
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d002      	beq.n	80017a8 <sound_engine_tick+0x20>
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d023      	beq.n	80017ee <sound_engine_tick+0x66>
            break;
        case SOUND_CONFIG_MODE:
            // Analog: Hier ggf. sound_config_mode_is_active() prüfen!
            break;
        default:
            break;
 80017a6:	e020      	b.n	80017ea <sound_engine_tick+0x62>
            if (!sound_beep_is_active()) {
 80017a8:	f7ff ffba 	bl	8001720 <sound_beep_is_active>
 80017ac:	0003      	movs	r3, r0
 80017ae:	001a      	movs	r2, r3
 80017b0:	2301      	movs	r3, #1
 80017b2:	4053      	eors	r3, r2
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d01b      	beq.n	80017f2 <sound_engine_tick+0x6a>
                sound_beep_start(80, 4000); // Beispiel: 80 ms, 4 kHz
 80017ba:	23fa      	movs	r3, #250	@ 0xfa
 80017bc:	011b      	lsls	r3, r3, #4
 80017be:	0019      	movs	r1, r3
 80017c0:	2050      	movs	r0, #80	@ 0x50
 80017c2:	f7ff ff6f 	bl	80016a4 <sound_beep_start>
                sound_repeat_counter--;
 80017c6:	4b0d      	ldr	r3, [pc, #52]	@ (80017fc <sound_engine_tick+0x74>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	3b01      	subs	r3, #1
 80017cc:	b2da      	uxtb	r2, r3
 80017ce:	4b0b      	ldr	r3, [pc, #44]	@ (80017fc <sound_engine_tick+0x74>)
 80017d0:	701a      	strb	r2, [r3, #0]
                if (sound_repeat_counter == 0) {
 80017d2:	4b0a      	ldr	r3, [pc, #40]	@ (80017fc <sound_engine_tick+0x74>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d10b      	bne.n	80017f2 <sound_engine_tick+0x6a>
                    current_sound = SOUND_NONE;
 80017da:	4b07      	ldr	r3, [pc, #28]	@ (80017f8 <sound_engine_tick+0x70>)
 80017dc:	2200      	movs	r2, #0
 80017de:	701a      	strb	r2, [r3, #0]
            break;
 80017e0:	e007      	b.n	80017f2 <sound_engine_tick+0x6a>
    if (current_sound == SOUND_NONE) return;
 80017e2:	46c0      	nop			@ (mov r8, r8)
 80017e4:	e006      	b.n	80017f4 <sound_engine_tick+0x6c>
            break;
 80017e6:	46c0      	nop			@ (mov r8, r8)
 80017e8:	e004      	b.n	80017f4 <sound_engine_tick+0x6c>
            break;
 80017ea:	46c0      	nop			@ (mov r8, r8)
 80017ec:	e002      	b.n	80017f4 <sound_engine_tick+0x6c>
            break;
 80017ee:	46c0      	nop			@ (mov r8, r8)
 80017f0:	e000      	b.n	80017f4 <sound_engine_tick+0x6c>
            break;
 80017f2:	46c0      	nop			@ (mov r8, r8)
    }
}
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	2000042c 	.word	0x2000042c
 80017fc:	2000042d 	.word	0x2000042d

08001800 <sound_engine_init>:

void sound_engine_init(void) {
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
    piezo_init();
 8001804:	f7ff fefa 	bl	80015fc <piezo_init>
}
 8001808:	46c0      	nop			@ (mov r8, r8)
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
	...

08001810 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001810:	480d      	ldr	r0, [pc, #52]	@ (8001848 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001812:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001814:	f7fe fff2 	bl	80007fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001818:	480c      	ldr	r0, [pc, #48]	@ (800184c <LoopForever+0x6>)
  ldr r1, =_edata
 800181a:	490d      	ldr	r1, [pc, #52]	@ (8001850 <LoopForever+0xa>)
  ldr r2, =_sidata
 800181c:	4a0d      	ldr	r2, [pc, #52]	@ (8001854 <LoopForever+0xe>)
  movs r3, #0
 800181e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001820:	e002      	b.n	8001828 <LoopCopyDataInit>

08001822 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001822:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001824:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001826:	3304      	adds	r3, #4

08001828 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001828:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800182a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800182c:	d3f9      	bcc.n	8001822 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800182e:	4a0a      	ldr	r2, [pc, #40]	@ (8001858 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001830:	4c0a      	ldr	r4, [pc, #40]	@ (800185c <LoopForever+0x16>)
  movs r3, #0
 8001832:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001834:	e001      	b.n	800183a <LoopFillZerobss>

08001836 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001836:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001838:	3204      	adds	r2, #4

0800183a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800183a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800183c:	d3fb      	bcc.n	8001836 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800183e:	f002 f82d 	bl	800389c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001842:	f7fe fef9 	bl	8000638 <main>

08001846 <LoopForever>:

LoopForever:
  b LoopForever
 8001846:	e7fe      	b.n	8001846 <LoopForever>
  ldr   r0, =_estack
 8001848:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800184c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001850:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001854:	08003a04 	.word	0x08003a04
  ldr r2, =_sbss
 8001858:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800185c:	20000434 	.word	0x20000434

08001860 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001860:	e7fe      	b.n	8001860 <ADC1_IRQHandler>
	...

08001864 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800186a:	1dfb      	adds	r3, r7, #7
 800186c:	2200      	movs	r2, #0
 800186e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001870:	4b0b      	ldr	r3, [pc, #44]	@ (80018a0 <HAL_Init+0x3c>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	4b0a      	ldr	r3, [pc, #40]	@ (80018a0 <HAL_Init+0x3c>)
 8001876:	2180      	movs	r1, #128	@ 0x80
 8001878:	0049      	lsls	r1, r1, #1
 800187a:	430a      	orrs	r2, r1
 800187c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800187e:	2003      	movs	r0, #3
 8001880:	f000 f810 	bl	80018a4 <HAL_InitTick>
 8001884:	1e03      	subs	r3, r0, #0
 8001886:	d003      	beq.n	8001890 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001888:	1dfb      	adds	r3, r7, #7
 800188a:	2201      	movs	r2, #1
 800188c:	701a      	strb	r2, [r3, #0]
 800188e:	e001      	b.n	8001894 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001890:	f7fe ff5a 	bl	8000748 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001894:	1dfb      	adds	r3, r7, #7
 8001896:	781b      	ldrb	r3, [r3, #0]
}
 8001898:	0018      	movs	r0, r3
 800189a:	46bd      	mov	sp, r7
 800189c:	b002      	add	sp, #8
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	40022000 	.word	0x40022000

080018a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018a4:	b590      	push	{r4, r7, lr}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018ac:	230f      	movs	r3, #15
 80018ae:	18fb      	adds	r3, r7, r3
 80018b0:	2200      	movs	r2, #0
 80018b2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80018b4:	4b1d      	ldr	r3, [pc, #116]	@ (800192c <HAL_InitTick+0x88>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d02b      	beq.n	8001914 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80018bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001930 <HAL_InitTick+0x8c>)
 80018be:	681c      	ldr	r4, [r3, #0]
 80018c0:	4b1a      	ldr	r3, [pc, #104]	@ (800192c <HAL_InitTick+0x88>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	0019      	movs	r1, r3
 80018c6:	23fa      	movs	r3, #250	@ 0xfa
 80018c8:	0098      	lsls	r0, r3, #2
 80018ca:	f7fe fc1b 	bl	8000104 <__udivsi3>
 80018ce:	0003      	movs	r3, r0
 80018d0:	0019      	movs	r1, r3
 80018d2:	0020      	movs	r0, r4
 80018d4:	f7fe fc16 	bl	8000104 <__udivsi3>
 80018d8:	0003      	movs	r3, r0
 80018da:	0018      	movs	r0, r3
 80018dc:	f000 f919 	bl	8001b12 <HAL_SYSTICK_Config>
 80018e0:	1e03      	subs	r3, r0, #0
 80018e2:	d112      	bne.n	800190a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2b03      	cmp	r3, #3
 80018e8:	d80a      	bhi.n	8001900 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	2301      	movs	r3, #1
 80018ee:	425b      	negs	r3, r3
 80018f0:	2200      	movs	r2, #0
 80018f2:	0018      	movs	r0, r3
 80018f4:	f000 f8e8 	bl	8001ac8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001934 <HAL_InitTick+0x90>)
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	e00d      	b.n	800191c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001900:	230f      	movs	r3, #15
 8001902:	18fb      	adds	r3, r7, r3
 8001904:	2201      	movs	r2, #1
 8001906:	701a      	strb	r2, [r3, #0]
 8001908:	e008      	b.n	800191c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800190a:	230f      	movs	r3, #15
 800190c:	18fb      	adds	r3, r7, r3
 800190e:	2201      	movs	r2, #1
 8001910:	701a      	strb	r2, [r3, #0]
 8001912:	e003      	b.n	800191c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001914:	230f      	movs	r3, #15
 8001916:	18fb      	adds	r3, r7, r3
 8001918:	2201      	movs	r2, #1
 800191a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800191c:	230f      	movs	r3, #15
 800191e:	18fb      	adds	r3, r7, r3
 8001920:	781b      	ldrb	r3, [r3, #0]
}
 8001922:	0018      	movs	r0, r3
 8001924:	46bd      	mov	sp, r7
 8001926:	b005      	add	sp, #20
 8001928:	bd90      	pop	{r4, r7, pc}
 800192a:	46c0      	nop			@ (mov r8, r8)
 800192c:	2000000c 	.word	0x2000000c
 8001930:	20000000 	.word	0x20000000
 8001934:	20000008 	.word	0x20000008

08001938 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800193c:	4b05      	ldr	r3, [pc, #20]	@ (8001954 <HAL_IncTick+0x1c>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	001a      	movs	r2, r3
 8001942:	4b05      	ldr	r3, [pc, #20]	@ (8001958 <HAL_IncTick+0x20>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	18d2      	adds	r2, r2, r3
 8001948:	4b03      	ldr	r3, [pc, #12]	@ (8001958 <HAL_IncTick+0x20>)
 800194a:	601a      	str	r2, [r3, #0]
}
 800194c:	46c0      	nop			@ (mov r8, r8)
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	46c0      	nop			@ (mov r8, r8)
 8001954:	2000000c 	.word	0x2000000c
 8001958:	20000430 	.word	0x20000430

0800195c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  return uwTick;
 8001960:	4b02      	ldr	r3, [pc, #8]	@ (800196c <HAL_GetTick+0x10>)
 8001962:	681b      	ldr	r3, [r3, #0]
}
 8001964:	0018      	movs	r0, r3
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	46c0      	nop			@ (mov r8, r8)
 800196c:	20000430 	.word	0x20000430

08001970 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	0002      	movs	r2, r0
 8001978:	1dfb      	adds	r3, r7, #7
 800197a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800197c:	1dfb      	adds	r3, r7, #7
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b7f      	cmp	r3, #127	@ 0x7f
 8001982:	d809      	bhi.n	8001998 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001984:	1dfb      	adds	r3, r7, #7
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	001a      	movs	r2, r3
 800198a:	231f      	movs	r3, #31
 800198c:	401a      	ands	r2, r3
 800198e:	4b04      	ldr	r3, [pc, #16]	@ (80019a0 <__NVIC_EnableIRQ+0x30>)
 8001990:	2101      	movs	r1, #1
 8001992:	4091      	lsls	r1, r2
 8001994:	000a      	movs	r2, r1
 8001996:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001998:	46c0      	nop			@ (mov r8, r8)
 800199a:	46bd      	mov	sp, r7
 800199c:	b002      	add	sp, #8
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	e000e100 	.word	0xe000e100

080019a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019a4:	b590      	push	{r4, r7, lr}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	0002      	movs	r2, r0
 80019ac:	6039      	str	r1, [r7, #0]
 80019ae:	1dfb      	adds	r3, r7, #7
 80019b0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80019b2:	1dfb      	adds	r3, r7, #7
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80019b8:	d828      	bhi.n	8001a0c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019ba:	4a2f      	ldr	r2, [pc, #188]	@ (8001a78 <__NVIC_SetPriority+0xd4>)
 80019bc:	1dfb      	adds	r3, r7, #7
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	b25b      	sxtb	r3, r3
 80019c2:	089b      	lsrs	r3, r3, #2
 80019c4:	33c0      	adds	r3, #192	@ 0xc0
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	589b      	ldr	r3, [r3, r2]
 80019ca:	1dfa      	adds	r2, r7, #7
 80019cc:	7812      	ldrb	r2, [r2, #0]
 80019ce:	0011      	movs	r1, r2
 80019d0:	2203      	movs	r2, #3
 80019d2:	400a      	ands	r2, r1
 80019d4:	00d2      	lsls	r2, r2, #3
 80019d6:	21ff      	movs	r1, #255	@ 0xff
 80019d8:	4091      	lsls	r1, r2
 80019da:	000a      	movs	r2, r1
 80019dc:	43d2      	mvns	r2, r2
 80019de:	401a      	ands	r2, r3
 80019e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	019b      	lsls	r3, r3, #6
 80019e6:	22ff      	movs	r2, #255	@ 0xff
 80019e8:	401a      	ands	r2, r3
 80019ea:	1dfb      	adds	r3, r7, #7
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	0018      	movs	r0, r3
 80019f0:	2303      	movs	r3, #3
 80019f2:	4003      	ands	r3, r0
 80019f4:	00db      	lsls	r3, r3, #3
 80019f6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019f8:	481f      	ldr	r0, [pc, #124]	@ (8001a78 <__NVIC_SetPriority+0xd4>)
 80019fa:	1dfb      	adds	r3, r7, #7
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	b25b      	sxtb	r3, r3
 8001a00:	089b      	lsrs	r3, r3, #2
 8001a02:	430a      	orrs	r2, r1
 8001a04:	33c0      	adds	r3, #192	@ 0xc0
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001a0a:	e031      	b.n	8001a70 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a0c:	4a1b      	ldr	r2, [pc, #108]	@ (8001a7c <__NVIC_SetPriority+0xd8>)
 8001a0e:	1dfb      	adds	r3, r7, #7
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	0019      	movs	r1, r3
 8001a14:	230f      	movs	r3, #15
 8001a16:	400b      	ands	r3, r1
 8001a18:	3b08      	subs	r3, #8
 8001a1a:	089b      	lsrs	r3, r3, #2
 8001a1c:	3306      	adds	r3, #6
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	18d3      	adds	r3, r2, r3
 8001a22:	3304      	adds	r3, #4
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	1dfa      	adds	r2, r7, #7
 8001a28:	7812      	ldrb	r2, [r2, #0]
 8001a2a:	0011      	movs	r1, r2
 8001a2c:	2203      	movs	r2, #3
 8001a2e:	400a      	ands	r2, r1
 8001a30:	00d2      	lsls	r2, r2, #3
 8001a32:	21ff      	movs	r1, #255	@ 0xff
 8001a34:	4091      	lsls	r1, r2
 8001a36:	000a      	movs	r2, r1
 8001a38:	43d2      	mvns	r2, r2
 8001a3a:	401a      	ands	r2, r3
 8001a3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	019b      	lsls	r3, r3, #6
 8001a42:	22ff      	movs	r2, #255	@ 0xff
 8001a44:	401a      	ands	r2, r3
 8001a46:	1dfb      	adds	r3, r7, #7
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	0018      	movs	r0, r3
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	4003      	ands	r3, r0
 8001a50:	00db      	lsls	r3, r3, #3
 8001a52:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a54:	4809      	ldr	r0, [pc, #36]	@ (8001a7c <__NVIC_SetPriority+0xd8>)
 8001a56:	1dfb      	adds	r3, r7, #7
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	001c      	movs	r4, r3
 8001a5c:	230f      	movs	r3, #15
 8001a5e:	4023      	ands	r3, r4
 8001a60:	3b08      	subs	r3, #8
 8001a62:	089b      	lsrs	r3, r3, #2
 8001a64:	430a      	orrs	r2, r1
 8001a66:	3306      	adds	r3, #6
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	18c3      	adds	r3, r0, r3
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	601a      	str	r2, [r3, #0]
}
 8001a70:	46c0      	nop			@ (mov r8, r8)
 8001a72:	46bd      	mov	sp, r7
 8001a74:	b003      	add	sp, #12
 8001a76:	bd90      	pop	{r4, r7, pc}
 8001a78:	e000e100 	.word	0xe000e100
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	1e5a      	subs	r2, r3, #1
 8001a8c:	2380      	movs	r3, #128	@ 0x80
 8001a8e:	045b      	lsls	r3, r3, #17
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d301      	bcc.n	8001a98 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a94:	2301      	movs	r3, #1
 8001a96:	e010      	b.n	8001aba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a98:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac4 <SysTick_Config+0x44>)
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	3a01      	subs	r2, #1
 8001a9e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	425b      	negs	r3, r3
 8001aa4:	2103      	movs	r1, #3
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	f7ff ff7c 	bl	80019a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aac:	4b05      	ldr	r3, [pc, #20]	@ (8001ac4 <SysTick_Config+0x44>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ab2:	4b04      	ldr	r3, [pc, #16]	@ (8001ac4 <SysTick_Config+0x44>)
 8001ab4:	2207      	movs	r2, #7
 8001ab6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	0018      	movs	r0, r3
 8001abc:	46bd      	mov	sp, r7
 8001abe:	b002      	add	sp, #8
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	46c0      	nop			@ (mov r8, r8)
 8001ac4:	e000e010 	.word	0xe000e010

08001ac8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	60b9      	str	r1, [r7, #8]
 8001ad0:	607a      	str	r2, [r7, #4]
 8001ad2:	210f      	movs	r1, #15
 8001ad4:	187b      	adds	r3, r7, r1
 8001ad6:	1c02      	adds	r2, r0, #0
 8001ad8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001ada:	68ba      	ldr	r2, [r7, #8]
 8001adc:	187b      	adds	r3, r7, r1
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	b25b      	sxtb	r3, r3
 8001ae2:	0011      	movs	r1, r2
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	f7ff ff5d 	bl	80019a4 <__NVIC_SetPriority>
}
 8001aea:	46c0      	nop			@ (mov r8, r8)
 8001aec:	46bd      	mov	sp, r7
 8001aee:	b004      	add	sp, #16
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b082      	sub	sp, #8
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	0002      	movs	r2, r0
 8001afa:	1dfb      	adds	r3, r7, #7
 8001afc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001afe:	1dfb      	adds	r3, r7, #7
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	b25b      	sxtb	r3, r3
 8001b04:	0018      	movs	r0, r3
 8001b06:	f7ff ff33 	bl	8001970 <__NVIC_EnableIRQ>
}
 8001b0a:	46c0      	nop			@ (mov r8, r8)
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	b002      	add	sp, #8
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b082      	sub	sp, #8
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	f7ff ffaf 	bl	8001a80 <SysTick_Config>
 8001b22:	0003      	movs	r3, r0
}
 8001b24:	0018      	movs	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	b002      	add	sp, #8
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d101      	bne.n	8001b3e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e077      	b.n	8001c2e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a3d      	ldr	r2, [pc, #244]	@ (8001c38 <HAL_DMA_Init+0x10c>)
 8001b44:	4694      	mov	ip, r2
 8001b46:	4463      	add	r3, ip
 8001b48:	2114      	movs	r1, #20
 8001b4a:	0018      	movs	r0, r3
 8001b4c:	f7fe fada 	bl	8000104 <__udivsi3>
 8001b50:	0003      	movs	r3, r0
 8001b52:	009a      	lsls	r2, r3, #2
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2225      	movs	r2, #37	@ 0x25
 8001b5c:	2102      	movs	r1, #2
 8001b5e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4934      	ldr	r1, [pc, #208]	@ (8001c3c <HAL_DMA_Init+0x110>)
 8001b6c:	400a      	ands	r2, r1
 8001b6e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	6819      	ldr	r1, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	689a      	ldr	r2, [r3, #8]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	68db      	ldr	r3, [r3, #12]
 8001b7e:	431a      	orrs	r2, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	691b      	ldr	r3, [r3, #16]
 8001b84:	431a      	orrs	r2, r3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	695b      	ldr	r3, [r3, #20]
 8001b8a:	431a      	orrs	r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	699b      	ldr	r3, [r3, #24]
 8001b90:	431a      	orrs	r2, r3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	431a      	orrs	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6a1b      	ldr	r3, [r3, #32]
 8001b9c:	431a      	orrs	r2, r3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	430a      	orrs	r2, r1
 8001ba4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	0018      	movs	r0, r3
 8001baa:	f000 f8fb 	bl	8001da4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	689a      	ldr	r2, [r3, #8]
 8001bb2:	2380      	movs	r3, #128	@ 0x80
 8001bb4:	01db      	lsls	r3, r3, #7
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d102      	bne.n	8001bc0 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685a      	ldr	r2, [r3, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc8:	213f      	movs	r1, #63	@ 0x3f
 8001bca:	400a      	ands	r2, r1
 8001bcc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001bd6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d011      	beq.n	8001c04 <HAL_DMA_Init+0xd8>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b04      	cmp	r3, #4
 8001be6:	d80d      	bhi.n	8001c04 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	0018      	movs	r0, r3
 8001bec:	f000 f906 	bl	8001dfc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001c00:	605a      	str	r2, [r3, #4]
 8001c02:	e008      	b.n	8001c16 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2200      	movs	r2, #0
 8001c08:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2225      	movs	r2, #37	@ 0x25
 8001c20:	2101      	movs	r1, #1
 8001c22:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2224      	movs	r2, #36	@ 0x24
 8001c28:	2100      	movs	r1, #0
 8001c2a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	0018      	movs	r0, r3
 8001c30:	46bd      	mov	sp, r7
 8001c32:	b002      	add	sp, #8
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	46c0      	nop			@ (mov r8, r8)
 8001c38:	bffdfff8 	.word	0xbffdfff8
 8001c3c:	ffff800f 	.word	0xffff800f

08001c40 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8001c48:	4b55      	ldr	r3, [pc, #340]	@ (8001da0 <HAL_DMA_IRQHandler+0x160>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	221c      	movs	r2, #28
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	2204      	movs	r2, #4
 8001c60:	409a      	lsls	r2, r3
 8001c62:	0013      	movs	r3, r2
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	4013      	ands	r3, r2
 8001c68:	d027      	beq.n	8001cba <HAL_DMA_IRQHandler+0x7a>
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	2204      	movs	r2, #4
 8001c6e:	4013      	ands	r3, r2
 8001c70:	d023      	beq.n	8001cba <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2220      	movs	r2, #32
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	d107      	bne.n	8001c8e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2104      	movs	r1, #4
 8001c8a:	438a      	bics	r2, r1
 8001c8c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001c8e:	4b44      	ldr	r3, [pc, #272]	@ (8001da0 <HAL_DMA_IRQHandler+0x160>)
 8001c90:	6859      	ldr	r1, [r3, #4]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c96:	221c      	movs	r2, #28
 8001c98:	4013      	ands	r3, r2
 8001c9a:	2204      	movs	r2, #4
 8001c9c:	409a      	lsls	r2, r3
 8001c9e:	4b40      	ldr	r3, [pc, #256]	@ (8001da0 <HAL_DMA_IRQHandler+0x160>)
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d100      	bne.n	8001cae <HAL_DMA_IRQHandler+0x6e>
 8001cac:	e073      	b.n	8001d96 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	0010      	movs	r0, r2
 8001cb6:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001cb8:	e06d      	b.n	8001d96 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbe:	221c      	movs	r2, #28
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	2202      	movs	r2, #2
 8001cc4:	409a      	lsls	r2, r3
 8001cc6:	0013      	movs	r3, r2
 8001cc8:	68fa      	ldr	r2, [r7, #12]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d02e      	beq.n	8001d2c <HAL_DMA_IRQHandler+0xec>
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	2202      	movs	r2, #2
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	d02a      	beq.n	8001d2c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2220      	movs	r2, #32
 8001cde:	4013      	ands	r3, r2
 8001ce0:	d10b      	bne.n	8001cfa <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	210a      	movs	r1, #10
 8001cee:	438a      	bics	r2, r1
 8001cf0:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2225      	movs	r2, #37	@ 0x25
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001cfa:	4b29      	ldr	r3, [pc, #164]	@ (8001da0 <HAL_DMA_IRQHandler+0x160>)
 8001cfc:	6859      	ldr	r1, [r3, #4]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d02:	221c      	movs	r2, #28
 8001d04:	4013      	ands	r3, r2
 8001d06:	2202      	movs	r2, #2
 8001d08:	409a      	lsls	r2, r3
 8001d0a:	4b25      	ldr	r3, [pc, #148]	@ (8001da0 <HAL_DMA_IRQHandler+0x160>)
 8001d0c:	430a      	orrs	r2, r1
 8001d0e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2224      	movs	r2, #36	@ 0x24
 8001d14:	2100      	movs	r1, #0
 8001d16:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d03a      	beq.n	8001d96 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	0010      	movs	r0, r2
 8001d28:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8001d2a:	e034      	b.n	8001d96 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d30:	221c      	movs	r2, #28
 8001d32:	4013      	ands	r3, r2
 8001d34:	2208      	movs	r2, #8
 8001d36:	409a      	lsls	r2, r3
 8001d38:	0013      	movs	r3, r2
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	d02b      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x158>
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	2208      	movs	r2, #8
 8001d44:	4013      	ands	r3, r2
 8001d46:	d027      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	210e      	movs	r1, #14
 8001d54:	438a      	bics	r2, r1
 8001d56:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001d58:	4b11      	ldr	r3, [pc, #68]	@ (8001da0 <HAL_DMA_IRQHandler+0x160>)
 8001d5a:	6859      	ldr	r1, [r3, #4]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d60:	221c      	movs	r2, #28
 8001d62:	4013      	ands	r3, r2
 8001d64:	2201      	movs	r2, #1
 8001d66:	409a      	lsls	r2, r3
 8001d68:	4b0d      	ldr	r3, [pc, #52]	@ (8001da0 <HAL_DMA_IRQHandler+0x160>)
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2201      	movs	r2, #1
 8001d72:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2225      	movs	r2, #37	@ 0x25
 8001d78:	2101      	movs	r1, #1
 8001d7a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2224      	movs	r2, #36	@ 0x24
 8001d80:	2100      	movs	r1, #0
 8001d82:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d005      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	0010      	movs	r0, r2
 8001d94:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001d96:	46c0      	nop			@ (mov r8, r8)
 8001d98:	46c0      	nop			@ (mov r8, r8)
}
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	b004      	add	sp, #16
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40020000 	.word	0x40020000

08001da4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db0:	089b      	lsrs	r3, r3, #2
 8001db2:	4a10      	ldr	r2, [pc, #64]	@ (8001df4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001db4:	4694      	mov	ip, r2
 8001db6:	4463      	add	r3, ip
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	001a      	movs	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	001a      	movs	r2, r3
 8001dc6:	23ff      	movs	r3, #255	@ 0xff
 8001dc8:	4013      	ands	r3, r2
 8001dca:	3b08      	subs	r3, #8
 8001dcc:	2114      	movs	r1, #20
 8001dce:	0018      	movs	r0, r3
 8001dd0:	f7fe f998 	bl	8000104 <__udivsi3>
 8001dd4:	0003      	movs	r3, r0
 8001dd6:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4a07      	ldr	r2, [pc, #28]	@ (8001df8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001ddc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	221f      	movs	r2, #31
 8001de2:	4013      	ands	r3, r2
 8001de4:	2201      	movs	r2, #1
 8001de6:	409a      	lsls	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8001dec:	46c0      	nop			@ (mov r8, r8)
 8001dee:	46bd      	mov	sp, r7
 8001df0:	b004      	add	sp, #16
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	10008200 	.word	0x10008200
 8001df8:	40020880 	.word	0x40020880

08001dfc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	223f      	movs	r2, #63	@ 0x3f
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	4a0a      	ldr	r2, [pc, #40]	@ (8001e3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001e12:	4694      	mov	ip, r2
 8001e14:	4463      	add	r3, ip
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	001a      	movs	r2, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a07      	ldr	r2, [pc, #28]	@ (8001e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001e22:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	3b01      	subs	r3, #1
 8001e28:	2203      	movs	r2, #3
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	409a      	lsls	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8001e34:	46c0      	nop			@ (mov r8, r8)
 8001e36:	46bd      	mov	sp, r7
 8001e38:	b004      	add	sp, #16
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	1000823f 	.word	0x1000823f
 8001e40:	40020940 	.word	0x40020940

08001e44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e52:	e147      	b.n	80020e4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2101      	movs	r1, #1
 8001e5a:	697a      	ldr	r2, [r7, #20]
 8001e5c:	4091      	lsls	r1, r2
 8001e5e:	000a      	movs	r2, r1
 8001e60:	4013      	ands	r3, r2
 8001e62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d100      	bne.n	8001e6c <HAL_GPIO_Init+0x28>
 8001e6a:	e138      	b.n	80020de <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	2203      	movs	r2, #3
 8001e72:	4013      	ands	r3, r2
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d005      	beq.n	8001e84 <HAL_GPIO_Init+0x40>
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	2203      	movs	r2, #3
 8001e7e:	4013      	ands	r3, r2
 8001e80:	2b02      	cmp	r3, #2
 8001e82:	d130      	bne.n	8001ee6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	2203      	movs	r2, #3
 8001e90:	409a      	lsls	r2, r3
 8001e92:	0013      	movs	r3, r2
 8001e94:	43da      	mvns	r2, r3
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	68da      	ldr	r2, [r3, #12]
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	409a      	lsls	r2, r3
 8001ea6:	0013      	movs	r3, r2
 8001ea8:	693a      	ldr	r2, [r7, #16]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	693a      	ldr	r2, [r7, #16]
 8001eb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001eba:	2201      	movs	r2, #1
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	409a      	lsls	r2, r3
 8001ec0:	0013      	movs	r3, r2
 8001ec2:	43da      	mvns	r2, r3
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	091b      	lsrs	r3, r3, #4
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	401a      	ands	r2, r3
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	409a      	lsls	r2, r3
 8001ed8:	0013      	movs	r3, r2
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2203      	movs	r2, #3
 8001eec:	4013      	ands	r3, r2
 8001eee:	2b03      	cmp	r3, #3
 8001ef0:	d017      	beq.n	8001f22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	68db      	ldr	r3, [r3, #12]
 8001ef6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	2203      	movs	r2, #3
 8001efe:	409a      	lsls	r2, r3
 8001f00:	0013      	movs	r3, r2
 8001f02:	43da      	mvns	r2, r3
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	4013      	ands	r3, r2
 8001f08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	409a      	lsls	r2, r3
 8001f14:	0013      	movs	r3, r2
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	2203      	movs	r2, #3
 8001f28:	4013      	ands	r3, r2
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d123      	bne.n	8001f76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	08da      	lsrs	r2, r3, #3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	3208      	adds	r2, #8
 8001f36:	0092      	lsls	r2, r2, #2
 8001f38:	58d3      	ldr	r3, [r2, r3]
 8001f3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	2207      	movs	r2, #7
 8001f40:	4013      	ands	r3, r2
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	220f      	movs	r2, #15
 8001f46:	409a      	lsls	r2, r3
 8001f48:	0013      	movs	r3, r2
 8001f4a:	43da      	mvns	r2, r3
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	691a      	ldr	r2, [r3, #16]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	2107      	movs	r1, #7
 8001f5a:	400b      	ands	r3, r1
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	409a      	lsls	r2, r3
 8001f60:	0013      	movs	r3, r2
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	08da      	lsrs	r2, r3, #3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	3208      	adds	r2, #8
 8001f70:	0092      	lsls	r2, r2, #2
 8001f72:	6939      	ldr	r1, [r7, #16]
 8001f74:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	2203      	movs	r2, #3
 8001f82:	409a      	lsls	r2, r3
 8001f84:	0013      	movs	r3, r2
 8001f86:	43da      	mvns	r2, r3
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	2203      	movs	r2, #3
 8001f94:	401a      	ands	r2, r3
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	409a      	lsls	r2, r3
 8001f9c:	0013      	movs	r3, r2
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	685a      	ldr	r2, [r3, #4]
 8001fae:	23c0      	movs	r3, #192	@ 0xc0
 8001fb0:	029b      	lsls	r3, r3, #10
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	d100      	bne.n	8001fb8 <HAL_GPIO_Init+0x174>
 8001fb6:	e092      	b.n	80020de <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001fb8:	4a50      	ldr	r2, [pc, #320]	@ (80020fc <HAL_GPIO_Init+0x2b8>)
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	089b      	lsrs	r3, r3, #2
 8001fbe:	3318      	adds	r3, #24
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	589b      	ldr	r3, [r3, r2]
 8001fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	2203      	movs	r2, #3
 8001fca:	4013      	ands	r3, r2
 8001fcc:	00db      	lsls	r3, r3, #3
 8001fce:	220f      	movs	r2, #15
 8001fd0:	409a      	lsls	r2, r3
 8001fd2:	0013      	movs	r3, r2
 8001fd4:	43da      	mvns	r2, r3
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	4013      	ands	r3, r2
 8001fda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	23a0      	movs	r3, #160	@ 0xa0
 8001fe0:	05db      	lsls	r3, r3, #23
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d013      	beq.n	800200e <HAL_GPIO_Init+0x1ca>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a45      	ldr	r2, [pc, #276]	@ (8002100 <HAL_GPIO_Init+0x2bc>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d00d      	beq.n	800200a <HAL_GPIO_Init+0x1c6>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a44      	ldr	r2, [pc, #272]	@ (8002104 <HAL_GPIO_Init+0x2c0>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d007      	beq.n	8002006 <HAL_GPIO_Init+0x1c2>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a43      	ldr	r2, [pc, #268]	@ (8002108 <HAL_GPIO_Init+0x2c4>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d101      	bne.n	8002002 <HAL_GPIO_Init+0x1be>
 8001ffe:	2303      	movs	r3, #3
 8002000:	e006      	b.n	8002010 <HAL_GPIO_Init+0x1cc>
 8002002:	2305      	movs	r3, #5
 8002004:	e004      	b.n	8002010 <HAL_GPIO_Init+0x1cc>
 8002006:	2302      	movs	r3, #2
 8002008:	e002      	b.n	8002010 <HAL_GPIO_Init+0x1cc>
 800200a:	2301      	movs	r3, #1
 800200c:	e000      	b.n	8002010 <HAL_GPIO_Init+0x1cc>
 800200e:	2300      	movs	r3, #0
 8002010:	697a      	ldr	r2, [r7, #20]
 8002012:	2103      	movs	r1, #3
 8002014:	400a      	ands	r2, r1
 8002016:	00d2      	lsls	r2, r2, #3
 8002018:	4093      	lsls	r3, r2
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	4313      	orrs	r3, r2
 800201e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002020:	4936      	ldr	r1, [pc, #216]	@ (80020fc <HAL_GPIO_Init+0x2b8>)
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	089b      	lsrs	r3, r3, #2
 8002026:	3318      	adds	r3, #24
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800202e:	4b33      	ldr	r3, [pc, #204]	@ (80020fc <HAL_GPIO_Init+0x2b8>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	43da      	mvns	r2, r3
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	4013      	ands	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	2380      	movs	r3, #128	@ 0x80
 8002044:	035b      	lsls	r3, r3, #13
 8002046:	4013      	ands	r3, r2
 8002048:	d003      	beq.n	8002052 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	4313      	orrs	r3, r2
 8002050:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002052:	4b2a      	ldr	r3, [pc, #168]	@ (80020fc <HAL_GPIO_Init+0x2b8>)
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002058:	4b28      	ldr	r3, [pc, #160]	@ (80020fc <HAL_GPIO_Init+0x2b8>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	43da      	mvns	r2, r3
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	4013      	ands	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	2380      	movs	r3, #128	@ 0x80
 800206e:	039b      	lsls	r3, r3, #14
 8002070:	4013      	ands	r3, r2
 8002072:	d003      	beq.n	800207c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002074:	693a      	ldr	r2, [r7, #16]
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	4313      	orrs	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800207c:	4b1f      	ldr	r3, [pc, #124]	@ (80020fc <HAL_GPIO_Init+0x2b8>)
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002082:	4a1e      	ldr	r2, [pc, #120]	@ (80020fc <HAL_GPIO_Init+0x2b8>)
 8002084:	2384      	movs	r3, #132	@ 0x84
 8002086:	58d3      	ldr	r3, [r2, r3]
 8002088:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	43da      	mvns	r2, r3
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	4013      	ands	r3, r2
 8002092:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685a      	ldr	r2, [r3, #4]
 8002098:	2380      	movs	r3, #128	@ 0x80
 800209a:	029b      	lsls	r3, r3, #10
 800209c:	4013      	ands	r3, r2
 800209e:	d003      	beq.n	80020a8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	4313      	orrs	r3, r2
 80020a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80020a8:	4914      	ldr	r1, [pc, #80]	@ (80020fc <HAL_GPIO_Init+0x2b8>)
 80020aa:	2284      	movs	r2, #132	@ 0x84
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80020b0:	4a12      	ldr	r2, [pc, #72]	@ (80020fc <HAL_GPIO_Init+0x2b8>)
 80020b2:	2380      	movs	r3, #128	@ 0x80
 80020b4:	58d3      	ldr	r3, [r2, r3]
 80020b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	43da      	mvns	r2, r3
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	4013      	ands	r3, r2
 80020c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	2380      	movs	r3, #128	@ 0x80
 80020c8:	025b      	lsls	r3, r3, #9
 80020ca:	4013      	ands	r3, r2
 80020cc:	d003      	beq.n	80020d6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80020d6:	4909      	ldr	r1, [pc, #36]	@ (80020fc <HAL_GPIO_Init+0x2b8>)
 80020d8:	2280      	movs	r2, #128	@ 0x80
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	3301      	adds	r3, #1
 80020e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	40da      	lsrs	r2, r3
 80020ec:	1e13      	subs	r3, r2, #0
 80020ee:	d000      	beq.n	80020f2 <HAL_GPIO_Init+0x2ae>
 80020f0:	e6b0      	b.n	8001e54 <HAL_GPIO_Init+0x10>
  }
}
 80020f2:	46c0      	nop			@ (mov r8, r8)
 80020f4:	46c0      	nop			@ (mov r8, r8)
 80020f6:	46bd      	mov	sp, r7
 80020f8:	b006      	add	sp, #24
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40021800 	.word	0x40021800
 8002100:	50000400 	.word	0x50000400
 8002104:	50000800 	.word	0x50000800
 8002108:	50000c00 	.word	0x50000c00

0800210c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	0008      	movs	r0, r1
 8002116:	0011      	movs	r1, r2
 8002118:	1cbb      	adds	r3, r7, #2
 800211a:	1c02      	adds	r2, r0, #0
 800211c:	801a      	strh	r2, [r3, #0]
 800211e:	1c7b      	adds	r3, r7, #1
 8002120:	1c0a      	adds	r2, r1, #0
 8002122:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002124:	1c7b      	adds	r3, r7, #1
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d004      	beq.n	8002136 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800212c:	1cbb      	adds	r3, r7, #2
 800212e:	881a      	ldrh	r2, [r3, #0]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002134:	e003      	b.n	800213e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002136:	1cbb      	adds	r3, r7, #2
 8002138:	881a      	ldrh	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800213e:	46c0      	nop			@ (mov r8, r8)
 8002140:	46bd      	mov	sp, r7
 8002142:	b002      	add	sp, #8
 8002144:	bd80      	pop	{r7, pc}

08002146 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b084      	sub	sp, #16
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
 800214e:	000a      	movs	r2, r1
 8002150:	1cbb      	adds	r3, r7, #2
 8002152:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	695b      	ldr	r3, [r3, #20]
 8002158:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800215a:	1cbb      	adds	r3, r7, #2
 800215c:	881b      	ldrh	r3, [r3, #0]
 800215e:	68fa      	ldr	r2, [r7, #12]
 8002160:	4013      	ands	r3, r2
 8002162:	041a      	lsls	r2, r3, #16
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	43db      	mvns	r3, r3
 8002168:	1cb9      	adds	r1, r7, #2
 800216a:	8809      	ldrh	r1, [r1, #0]
 800216c:	400b      	ands	r3, r1
 800216e:	431a      	orrs	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	619a      	str	r2, [r3, #24]
}
 8002174:	46c0      	nop			@ (mov r8, r8)
 8002176:	46bd      	mov	sp, r7
 8002178:	b004      	add	sp, #16
 800217a:	bd80      	pop	{r7, pc}

0800217c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	0002      	movs	r2, r0
 8002184:	1dbb      	adds	r3, r7, #6
 8002186:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002188:	4b10      	ldr	r3, [pc, #64]	@ (80021cc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	1dba      	adds	r2, r7, #6
 800218e:	8812      	ldrh	r2, [r2, #0]
 8002190:	4013      	ands	r3, r2
 8002192:	d008      	beq.n	80021a6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002194:	4b0d      	ldr	r3, [pc, #52]	@ (80021cc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002196:	1dba      	adds	r2, r7, #6
 8002198:	8812      	ldrh	r2, [r2, #0]
 800219a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800219c:	1dbb      	adds	r3, r7, #6
 800219e:	881b      	ldrh	r3, [r3, #0]
 80021a0:	0018      	movs	r0, r3
 80021a2:	f000 f815 	bl	80021d0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80021a6:	4b09      	ldr	r3, [pc, #36]	@ (80021cc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	1dba      	adds	r2, r7, #6
 80021ac:	8812      	ldrh	r2, [r2, #0]
 80021ae:	4013      	ands	r3, r2
 80021b0:	d008      	beq.n	80021c4 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80021b2:	4b06      	ldr	r3, [pc, #24]	@ (80021cc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80021b4:	1dba      	adds	r2, r7, #6
 80021b6:	8812      	ldrh	r2, [r2, #0]
 80021b8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80021ba:	1dbb      	adds	r3, r7, #6
 80021bc:	881b      	ldrh	r3, [r3, #0]
 80021be:	0018      	movs	r0, r3
 80021c0:	f000 f810 	bl	80021e4 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80021c4:	46c0      	nop			@ (mov r8, r8)
 80021c6:	46bd      	mov	sp, r7
 80021c8:	b002      	add	sp, #8
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40021800 	.word	0x40021800

080021d0 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	0002      	movs	r2, r0
 80021d8:	1dbb      	adds	r3, r7, #6
 80021da:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80021dc:	46c0      	nop			@ (mov r8, r8)
 80021de:	46bd      	mov	sp, r7
 80021e0:	b002      	add	sp, #8
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	0002      	movs	r2, r0
 80021ec:	1dbb      	adds	r3, r7, #6
 80021ee:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80021f0:	46c0      	nop			@ (mov r8, r8)
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b002      	add	sp, #8
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002200:	4b19      	ldr	r3, [pc, #100]	@ (8002268 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a19      	ldr	r2, [pc, #100]	@ (800226c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002206:	4013      	ands	r3, r2
 8002208:	0019      	movs	r1, r3
 800220a:	4b17      	ldr	r3, [pc, #92]	@ (8002268 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	430a      	orrs	r2, r1
 8002210:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	2380      	movs	r3, #128	@ 0x80
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	429a      	cmp	r2, r3
 800221a:	d11f      	bne.n	800225c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800221c:	4b14      	ldr	r3, [pc, #80]	@ (8002270 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	0013      	movs	r3, r2
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	189b      	adds	r3, r3, r2
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	4912      	ldr	r1, [pc, #72]	@ (8002274 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800222a:	0018      	movs	r0, r3
 800222c:	f7fd ff6a 	bl	8000104 <__udivsi3>
 8002230:	0003      	movs	r3, r0
 8002232:	3301      	adds	r3, #1
 8002234:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002236:	e008      	b.n	800224a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d003      	beq.n	8002246 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	3b01      	subs	r3, #1
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	e001      	b.n	800224a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e009      	b.n	800225e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800224a:	4b07      	ldr	r3, [pc, #28]	@ (8002268 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800224c:	695a      	ldr	r2, [r3, #20]
 800224e:	2380      	movs	r3, #128	@ 0x80
 8002250:	00db      	lsls	r3, r3, #3
 8002252:	401a      	ands	r2, r3
 8002254:	2380      	movs	r3, #128	@ 0x80
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	429a      	cmp	r2, r3
 800225a:	d0ed      	beq.n	8002238 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	0018      	movs	r0, r3
 8002260:	46bd      	mov	sp, r7
 8002262:	b004      	add	sp, #16
 8002264:	bd80      	pop	{r7, pc}
 8002266:	46c0      	nop			@ (mov r8, r8)
 8002268:	40007000 	.word	0x40007000
 800226c:	fffff9ff 	.word	0xfffff9ff
 8002270:	20000000 	.word	0x20000000
 8002274:	000f4240 	.word	0x000f4240

08002278 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800227c:	4b03      	ldr	r3, [pc, #12]	@ (800228c <LL_RCC_GetAPB1Prescaler+0x14>)
 800227e:	689a      	ldr	r2, [r3, #8]
 8002280:	23e0      	movs	r3, #224	@ 0xe0
 8002282:	01db      	lsls	r3, r3, #7
 8002284:	4013      	ands	r3, r2
}
 8002286:	0018      	movs	r0, r3
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40021000 	.word	0x40021000

08002290 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b088      	sub	sp, #32
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d101      	bne.n	80022a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e2fe      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2201      	movs	r2, #1
 80022a8:	4013      	ands	r3, r2
 80022aa:	d100      	bne.n	80022ae <HAL_RCC_OscConfig+0x1e>
 80022ac:	e07c      	b.n	80023a8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022ae:	4bc3      	ldr	r3, [pc, #780]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	2238      	movs	r2, #56	@ 0x38
 80022b4:	4013      	ands	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022b8:	4bc0      	ldr	r3, [pc, #768]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	2203      	movs	r2, #3
 80022be:	4013      	ands	r3, r2
 80022c0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	2b10      	cmp	r3, #16
 80022c6:	d102      	bne.n	80022ce <HAL_RCC_OscConfig+0x3e>
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	2b03      	cmp	r3, #3
 80022cc:	d002      	beq.n	80022d4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	2b08      	cmp	r3, #8
 80022d2:	d10b      	bne.n	80022ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022d4:	4bb9      	ldr	r3, [pc, #740]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	2380      	movs	r3, #128	@ 0x80
 80022da:	029b      	lsls	r3, r3, #10
 80022dc:	4013      	ands	r3, r2
 80022de:	d062      	beq.n	80023a6 <HAL_RCC_OscConfig+0x116>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d15e      	bne.n	80023a6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e2d9      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	685a      	ldr	r2, [r3, #4]
 80022f0:	2380      	movs	r3, #128	@ 0x80
 80022f2:	025b      	lsls	r3, r3, #9
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d107      	bne.n	8002308 <HAL_RCC_OscConfig+0x78>
 80022f8:	4bb0      	ldr	r3, [pc, #704]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	4baf      	ldr	r3, [pc, #700]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80022fe:	2180      	movs	r1, #128	@ 0x80
 8002300:	0249      	lsls	r1, r1, #9
 8002302:	430a      	orrs	r2, r1
 8002304:	601a      	str	r2, [r3, #0]
 8002306:	e020      	b.n	800234a <HAL_RCC_OscConfig+0xba>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	685a      	ldr	r2, [r3, #4]
 800230c:	23a0      	movs	r3, #160	@ 0xa0
 800230e:	02db      	lsls	r3, r3, #11
 8002310:	429a      	cmp	r2, r3
 8002312:	d10e      	bne.n	8002332 <HAL_RCC_OscConfig+0xa2>
 8002314:	4ba9      	ldr	r3, [pc, #676]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	4ba8      	ldr	r3, [pc, #672]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 800231a:	2180      	movs	r1, #128	@ 0x80
 800231c:	02c9      	lsls	r1, r1, #11
 800231e:	430a      	orrs	r2, r1
 8002320:	601a      	str	r2, [r3, #0]
 8002322:	4ba6      	ldr	r3, [pc, #664]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	4ba5      	ldr	r3, [pc, #660]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002328:	2180      	movs	r1, #128	@ 0x80
 800232a:	0249      	lsls	r1, r1, #9
 800232c:	430a      	orrs	r2, r1
 800232e:	601a      	str	r2, [r3, #0]
 8002330:	e00b      	b.n	800234a <HAL_RCC_OscConfig+0xba>
 8002332:	4ba2      	ldr	r3, [pc, #648]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	4ba1      	ldr	r3, [pc, #644]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002338:	49a1      	ldr	r1, [pc, #644]	@ (80025c0 <HAL_RCC_OscConfig+0x330>)
 800233a:	400a      	ands	r2, r1
 800233c:	601a      	str	r2, [r3, #0]
 800233e:	4b9f      	ldr	r3, [pc, #636]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	4b9e      	ldr	r3, [pc, #632]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002344:	499f      	ldr	r1, [pc, #636]	@ (80025c4 <HAL_RCC_OscConfig+0x334>)
 8002346:	400a      	ands	r2, r1
 8002348:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d014      	beq.n	800237c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002352:	f7ff fb03 	bl	800195c <HAL_GetTick>
 8002356:	0003      	movs	r3, r0
 8002358:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800235c:	f7ff fafe 	bl	800195c <HAL_GetTick>
 8002360:	0002      	movs	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b64      	cmp	r3, #100	@ 0x64
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e298      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800236e:	4b93      	ldr	r3, [pc, #588]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	2380      	movs	r3, #128	@ 0x80
 8002374:	029b      	lsls	r3, r3, #10
 8002376:	4013      	ands	r3, r2
 8002378:	d0f0      	beq.n	800235c <HAL_RCC_OscConfig+0xcc>
 800237a:	e015      	b.n	80023a8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800237c:	f7ff faee 	bl	800195c <HAL_GetTick>
 8002380:	0003      	movs	r3, r0
 8002382:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002384:	e008      	b.n	8002398 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002386:	f7ff fae9 	bl	800195c <HAL_GetTick>
 800238a:	0002      	movs	r2, r0
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	2b64      	cmp	r3, #100	@ 0x64
 8002392:	d901      	bls.n	8002398 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e283      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002398:	4b88      	ldr	r3, [pc, #544]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	2380      	movs	r3, #128	@ 0x80
 800239e:	029b      	lsls	r3, r3, #10
 80023a0:	4013      	ands	r3, r2
 80023a2:	d1f0      	bne.n	8002386 <HAL_RCC_OscConfig+0xf6>
 80023a4:	e000      	b.n	80023a8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2202      	movs	r2, #2
 80023ae:	4013      	ands	r3, r2
 80023b0:	d100      	bne.n	80023b4 <HAL_RCC_OscConfig+0x124>
 80023b2:	e099      	b.n	80024e8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023b4:	4b81      	ldr	r3, [pc, #516]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	2238      	movs	r2, #56	@ 0x38
 80023ba:	4013      	ands	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023be:	4b7f      	ldr	r3, [pc, #508]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	2203      	movs	r2, #3
 80023c4:	4013      	ands	r3, r2
 80023c6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	2b10      	cmp	r3, #16
 80023cc:	d102      	bne.n	80023d4 <HAL_RCC_OscConfig+0x144>
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d002      	beq.n	80023da <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d135      	bne.n	8002446 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023da:	4b78      	ldr	r3, [pc, #480]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	2380      	movs	r3, #128	@ 0x80
 80023e0:	00db      	lsls	r3, r3, #3
 80023e2:	4013      	ands	r3, r2
 80023e4:	d005      	beq.n	80023f2 <HAL_RCC_OscConfig+0x162>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d101      	bne.n	80023f2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e256      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023f2:	4b72      	ldr	r3, [pc, #456]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	4a74      	ldr	r2, [pc, #464]	@ (80025c8 <HAL_RCC_OscConfig+0x338>)
 80023f8:	4013      	ands	r3, r2
 80023fa:	0019      	movs	r1, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	695b      	ldr	r3, [r3, #20]
 8002400:	021a      	lsls	r2, r3, #8
 8002402:	4b6e      	ldr	r3, [pc, #440]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002404:	430a      	orrs	r2, r1
 8002406:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d112      	bne.n	8002434 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800240e:	4b6b      	ldr	r3, [pc, #428]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a6e      	ldr	r2, [pc, #440]	@ (80025cc <HAL_RCC_OscConfig+0x33c>)
 8002414:	4013      	ands	r3, r2
 8002416:	0019      	movs	r1, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	691a      	ldr	r2, [r3, #16]
 800241c:	4b67      	ldr	r3, [pc, #412]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 800241e:	430a      	orrs	r2, r1
 8002420:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002422:	4b66      	ldr	r3, [pc, #408]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	0adb      	lsrs	r3, r3, #11
 8002428:	2207      	movs	r2, #7
 800242a:	4013      	ands	r3, r2
 800242c:	4a68      	ldr	r2, [pc, #416]	@ (80025d0 <HAL_RCC_OscConfig+0x340>)
 800242e:	40da      	lsrs	r2, r3
 8002430:	4b68      	ldr	r3, [pc, #416]	@ (80025d4 <HAL_RCC_OscConfig+0x344>)
 8002432:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002434:	4b68      	ldr	r3, [pc, #416]	@ (80025d8 <HAL_RCC_OscConfig+0x348>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	0018      	movs	r0, r3
 800243a:	f7ff fa33 	bl	80018a4 <HAL_InitTick>
 800243e:	1e03      	subs	r3, r0, #0
 8002440:	d051      	beq.n	80024e6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e22c      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d030      	beq.n	80024b0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800244e:	4b5b      	ldr	r3, [pc, #364]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a5e      	ldr	r2, [pc, #376]	@ (80025cc <HAL_RCC_OscConfig+0x33c>)
 8002454:	4013      	ands	r3, r2
 8002456:	0019      	movs	r1, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	691a      	ldr	r2, [r3, #16]
 800245c:	4b57      	ldr	r3, [pc, #348]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 800245e:	430a      	orrs	r2, r1
 8002460:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002462:	4b56      	ldr	r3, [pc, #344]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	4b55      	ldr	r3, [pc, #340]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002468:	2180      	movs	r1, #128	@ 0x80
 800246a:	0049      	lsls	r1, r1, #1
 800246c:	430a      	orrs	r2, r1
 800246e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002470:	f7ff fa74 	bl	800195c <HAL_GetTick>
 8002474:	0003      	movs	r3, r0
 8002476:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002478:	e008      	b.n	800248c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800247a:	f7ff fa6f 	bl	800195c <HAL_GetTick>
 800247e:	0002      	movs	r2, r0
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	2b02      	cmp	r3, #2
 8002486:	d901      	bls.n	800248c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e209      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800248c:	4b4b      	ldr	r3, [pc, #300]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	2380      	movs	r3, #128	@ 0x80
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	4013      	ands	r3, r2
 8002496:	d0f0      	beq.n	800247a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002498:	4b48      	ldr	r3, [pc, #288]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	4a4a      	ldr	r2, [pc, #296]	@ (80025c8 <HAL_RCC_OscConfig+0x338>)
 800249e:	4013      	ands	r3, r2
 80024a0:	0019      	movs	r1, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	021a      	lsls	r2, r3, #8
 80024a8:	4b44      	ldr	r3, [pc, #272]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80024aa:	430a      	orrs	r2, r1
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	e01b      	b.n	80024e8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80024b0:	4b42      	ldr	r3, [pc, #264]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	4b41      	ldr	r3, [pc, #260]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80024b6:	4949      	ldr	r1, [pc, #292]	@ (80025dc <HAL_RCC_OscConfig+0x34c>)
 80024b8:	400a      	ands	r2, r1
 80024ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024bc:	f7ff fa4e 	bl	800195c <HAL_GetTick>
 80024c0:	0003      	movs	r3, r0
 80024c2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024c4:	e008      	b.n	80024d8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024c6:	f7ff fa49 	bl	800195c <HAL_GetTick>
 80024ca:	0002      	movs	r2, r0
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d901      	bls.n	80024d8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	e1e3      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024d8:	4b38      	ldr	r3, [pc, #224]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	2380      	movs	r3, #128	@ 0x80
 80024de:	00db      	lsls	r3, r3, #3
 80024e0:	4013      	ands	r3, r2
 80024e2:	d1f0      	bne.n	80024c6 <HAL_RCC_OscConfig+0x236>
 80024e4:	e000      	b.n	80024e8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024e6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2208      	movs	r2, #8
 80024ee:	4013      	ands	r3, r2
 80024f0:	d047      	beq.n	8002582 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80024f2:	4b32      	ldr	r3, [pc, #200]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	2238      	movs	r2, #56	@ 0x38
 80024f8:	4013      	ands	r3, r2
 80024fa:	2b18      	cmp	r3, #24
 80024fc:	d10a      	bne.n	8002514 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80024fe:	4b2f      	ldr	r3, [pc, #188]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002500:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002502:	2202      	movs	r2, #2
 8002504:	4013      	ands	r3, r2
 8002506:	d03c      	beq.n	8002582 <HAL_RCC_OscConfig+0x2f2>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d138      	bne.n	8002582 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e1c5      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d019      	beq.n	8002550 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800251c:	4b27      	ldr	r3, [pc, #156]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 800251e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002520:	4b26      	ldr	r3, [pc, #152]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002522:	2101      	movs	r1, #1
 8002524:	430a      	orrs	r2, r1
 8002526:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002528:	f7ff fa18 	bl	800195c <HAL_GetTick>
 800252c:	0003      	movs	r3, r0
 800252e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002530:	e008      	b.n	8002544 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002532:	f7ff fa13 	bl	800195c <HAL_GetTick>
 8002536:	0002      	movs	r2, r0
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	1ad3      	subs	r3, r2, r3
 800253c:	2b02      	cmp	r3, #2
 800253e:	d901      	bls.n	8002544 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002540:	2303      	movs	r3, #3
 8002542:	e1ad      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002544:	4b1d      	ldr	r3, [pc, #116]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002546:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002548:	2202      	movs	r2, #2
 800254a:	4013      	ands	r3, r2
 800254c:	d0f1      	beq.n	8002532 <HAL_RCC_OscConfig+0x2a2>
 800254e:	e018      	b.n	8002582 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002550:	4b1a      	ldr	r3, [pc, #104]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002552:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002554:	4b19      	ldr	r3, [pc, #100]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002556:	2101      	movs	r1, #1
 8002558:	438a      	bics	r2, r1
 800255a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800255c:	f7ff f9fe 	bl	800195c <HAL_GetTick>
 8002560:	0003      	movs	r3, r0
 8002562:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002564:	e008      	b.n	8002578 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002566:	f7ff f9f9 	bl	800195c <HAL_GetTick>
 800256a:	0002      	movs	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b02      	cmp	r3, #2
 8002572:	d901      	bls.n	8002578 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e193      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002578:	4b10      	ldr	r3, [pc, #64]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 800257a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800257c:	2202      	movs	r2, #2
 800257e:	4013      	ands	r3, r2
 8002580:	d1f1      	bne.n	8002566 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2204      	movs	r2, #4
 8002588:	4013      	ands	r3, r2
 800258a:	d100      	bne.n	800258e <HAL_RCC_OscConfig+0x2fe>
 800258c:	e0c6      	b.n	800271c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800258e:	231f      	movs	r3, #31
 8002590:	18fb      	adds	r3, r7, r3
 8002592:	2200      	movs	r2, #0
 8002594:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002596:	4b09      	ldr	r3, [pc, #36]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	2238      	movs	r2, #56	@ 0x38
 800259c:	4013      	ands	r3, r2
 800259e:	2b20      	cmp	r3, #32
 80025a0:	d11e      	bne.n	80025e0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80025a2:	4b06      	ldr	r3, [pc, #24]	@ (80025bc <HAL_RCC_OscConfig+0x32c>)
 80025a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a6:	2202      	movs	r2, #2
 80025a8:	4013      	ands	r3, r2
 80025aa:	d100      	bne.n	80025ae <HAL_RCC_OscConfig+0x31e>
 80025ac:	e0b6      	b.n	800271c <HAL_RCC_OscConfig+0x48c>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d000      	beq.n	80025b8 <HAL_RCC_OscConfig+0x328>
 80025b6:	e0b1      	b.n	800271c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e171      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
 80025bc:	40021000 	.word	0x40021000
 80025c0:	fffeffff 	.word	0xfffeffff
 80025c4:	fffbffff 	.word	0xfffbffff
 80025c8:	ffff80ff 	.word	0xffff80ff
 80025cc:	ffffc7ff 	.word	0xffffc7ff
 80025d0:	00f42400 	.word	0x00f42400
 80025d4:	20000000 	.word	0x20000000
 80025d8:	20000008 	.word	0x20000008
 80025dc:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80025e0:	4bb1      	ldr	r3, [pc, #708]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80025e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80025e4:	2380      	movs	r3, #128	@ 0x80
 80025e6:	055b      	lsls	r3, r3, #21
 80025e8:	4013      	ands	r3, r2
 80025ea:	d101      	bne.n	80025f0 <HAL_RCC_OscConfig+0x360>
 80025ec:	2301      	movs	r3, #1
 80025ee:	e000      	b.n	80025f2 <HAL_RCC_OscConfig+0x362>
 80025f0:	2300      	movs	r3, #0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d011      	beq.n	800261a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80025f6:	4bac      	ldr	r3, [pc, #688]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80025f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80025fa:	4bab      	ldr	r3, [pc, #684]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80025fc:	2180      	movs	r1, #128	@ 0x80
 80025fe:	0549      	lsls	r1, r1, #21
 8002600:	430a      	orrs	r2, r1
 8002602:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002604:	4ba8      	ldr	r3, [pc, #672]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 8002606:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002608:	2380      	movs	r3, #128	@ 0x80
 800260a:	055b      	lsls	r3, r3, #21
 800260c:	4013      	ands	r3, r2
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002612:	231f      	movs	r3, #31
 8002614:	18fb      	adds	r3, r7, r3
 8002616:	2201      	movs	r2, #1
 8002618:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800261a:	4ba4      	ldr	r3, [pc, #656]	@ (80028ac <HAL_RCC_OscConfig+0x61c>)
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	2380      	movs	r3, #128	@ 0x80
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	4013      	ands	r3, r2
 8002624:	d11a      	bne.n	800265c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002626:	4ba1      	ldr	r3, [pc, #644]	@ (80028ac <HAL_RCC_OscConfig+0x61c>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	4ba0      	ldr	r3, [pc, #640]	@ (80028ac <HAL_RCC_OscConfig+0x61c>)
 800262c:	2180      	movs	r1, #128	@ 0x80
 800262e:	0049      	lsls	r1, r1, #1
 8002630:	430a      	orrs	r2, r1
 8002632:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002634:	f7ff f992 	bl	800195c <HAL_GetTick>
 8002638:	0003      	movs	r3, r0
 800263a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800263c:	e008      	b.n	8002650 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800263e:	f7ff f98d 	bl	800195c <HAL_GetTick>
 8002642:	0002      	movs	r2, r0
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b02      	cmp	r3, #2
 800264a:	d901      	bls.n	8002650 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e127      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002650:	4b96      	ldr	r3, [pc, #600]	@ (80028ac <HAL_RCC_OscConfig+0x61c>)
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	2380      	movs	r3, #128	@ 0x80
 8002656:	005b      	lsls	r3, r3, #1
 8002658:	4013      	ands	r3, r2
 800265a:	d0f0      	beq.n	800263e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d106      	bne.n	8002672 <HAL_RCC_OscConfig+0x3e2>
 8002664:	4b90      	ldr	r3, [pc, #576]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 8002666:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002668:	4b8f      	ldr	r3, [pc, #572]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 800266a:	2101      	movs	r1, #1
 800266c:	430a      	orrs	r2, r1
 800266e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002670:	e01c      	b.n	80026ac <HAL_RCC_OscConfig+0x41c>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	2b05      	cmp	r3, #5
 8002678:	d10c      	bne.n	8002694 <HAL_RCC_OscConfig+0x404>
 800267a:	4b8b      	ldr	r3, [pc, #556]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 800267c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800267e:	4b8a      	ldr	r3, [pc, #552]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 8002680:	2104      	movs	r1, #4
 8002682:	430a      	orrs	r2, r1
 8002684:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002686:	4b88      	ldr	r3, [pc, #544]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 8002688:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800268a:	4b87      	ldr	r3, [pc, #540]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 800268c:	2101      	movs	r1, #1
 800268e:	430a      	orrs	r2, r1
 8002690:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002692:	e00b      	b.n	80026ac <HAL_RCC_OscConfig+0x41c>
 8002694:	4b84      	ldr	r3, [pc, #528]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 8002696:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002698:	4b83      	ldr	r3, [pc, #524]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 800269a:	2101      	movs	r1, #1
 800269c:	438a      	bics	r2, r1
 800269e:	65da      	str	r2, [r3, #92]	@ 0x5c
 80026a0:	4b81      	ldr	r3, [pc, #516]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80026a2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80026a4:	4b80      	ldr	r3, [pc, #512]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80026a6:	2104      	movs	r1, #4
 80026a8:	438a      	bics	r2, r1
 80026aa:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d014      	beq.n	80026de <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b4:	f7ff f952 	bl	800195c <HAL_GetTick>
 80026b8:	0003      	movs	r3, r0
 80026ba:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026bc:	e009      	b.n	80026d2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026be:	f7ff f94d 	bl	800195c <HAL_GetTick>
 80026c2:	0002      	movs	r2, r0
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	4a79      	ldr	r2, [pc, #484]	@ (80028b0 <HAL_RCC_OscConfig+0x620>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e0e6      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026d2:	4b75      	ldr	r3, [pc, #468]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80026d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d6:	2202      	movs	r2, #2
 80026d8:	4013      	ands	r3, r2
 80026da:	d0f0      	beq.n	80026be <HAL_RCC_OscConfig+0x42e>
 80026dc:	e013      	b.n	8002706 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026de:	f7ff f93d 	bl	800195c <HAL_GetTick>
 80026e2:	0003      	movs	r3, r0
 80026e4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026e6:	e009      	b.n	80026fc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026e8:	f7ff f938 	bl	800195c <HAL_GetTick>
 80026ec:	0002      	movs	r2, r0
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	4a6f      	ldr	r2, [pc, #444]	@ (80028b0 <HAL_RCC_OscConfig+0x620>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d901      	bls.n	80026fc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e0d1      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026fc:	4b6a      	ldr	r3, [pc, #424]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80026fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002700:	2202      	movs	r2, #2
 8002702:	4013      	ands	r3, r2
 8002704:	d1f0      	bne.n	80026e8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002706:	231f      	movs	r3, #31
 8002708:	18fb      	adds	r3, r7, r3
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d105      	bne.n	800271c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002710:	4b65      	ldr	r3, [pc, #404]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 8002712:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002714:	4b64      	ldr	r3, [pc, #400]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 8002716:	4967      	ldr	r1, [pc, #412]	@ (80028b4 <HAL_RCC_OscConfig+0x624>)
 8002718:	400a      	ands	r2, r1
 800271a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	69db      	ldr	r3, [r3, #28]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d100      	bne.n	8002726 <HAL_RCC_OscConfig+0x496>
 8002724:	e0bb      	b.n	800289e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002726:	4b60      	ldr	r3, [pc, #384]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	2238      	movs	r2, #56	@ 0x38
 800272c:	4013      	ands	r3, r2
 800272e:	2b10      	cmp	r3, #16
 8002730:	d100      	bne.n	8002734 <HAL_RCC_OscConfig+0x4a4>
 8002732:	e07b      	b.n	800282c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	69db      	ldr	r3, [r3, #28]
 8002738:	2b02      	cmp	r3, #2
 800273a:	d156      	bne.n	80027ea <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800273c:	4b5a      	ldr	r3, [pc, #360]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	4b59      	ldr	r3, [pc, #356]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 8002742:	495d      	ldr	r1, [pc, #372]	@ (80028b8 <HAL_RCC_OscConfig+0x628>)
 8002744:	400a      	ands	r2, r1
 8002746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002748:	f7ff f908 	bl	800195c <HAL_GetTick>
 800274c:	0003      	movs	r3, r0
 800274e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002750:	e008      	b.n	8002764 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002752:	f7ff f903 	bl	800195c <HAL_GetTick>
 8002756:	0002      	movs	r2, r0
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b02      	cmp	r3, #2
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e09d      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002764:	4b50      	ldr	r3, [pc, #320]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	2380      	movs	r3, #128	@ 0x80
 800276a:	049b      	lsls	r3, r3, #18
 800276c:	4013      	ands	r3, r2
 800276e:	d1f0      	bne.n	8002752 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002770:	4b4d      	ldr	r3, [pc, #308]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	4a51      	ldr	r2, [pc, #324]	@ (80028bc <HAL_RCC_OscConfig+0x62c>)
 8002776:	4013      	ands	r3, r2
 8002778:	0019      	movs	r1, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a1a      	ldr	r2, [r3, #32]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002782:	431a      	orrs	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002788:	021b      	lsls	r3, r3, #8
 800278a:	431a      	orrs	r2, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002790:	431a      	orrs	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002796:	431a      	orrs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800279c:	431a      	orrs	r2, r3
 800279e:	4b42      	ldr	r3, [pc, #264]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80027a0:	430a      	orrs	r2, r1
 80027a2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027a4:	4b40      	ldr	r3, [pc, #256]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	4b3f      	ldr	r3, [pc, #252]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80027aa:	2180      	movs	r1, #128	@ 0x80
 80027ac:	0449      	lsls	r1, r1, #17
 80027ae:	430a      	orrs	r2, r1
 80027b0:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80027b2:	4b3d      	ldr	r3, [pc, #244]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80027b4:	68da      	ldr	r2, [r3, #12]
 80027b6:	4b3c      	ldr	r3, [pc, #240]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80027b8:	2180      	movs	r1, #128	@ 0x80
 80027ba:	0549      	lsls	r1, r1, #21
 80027bc:	430a      	orrs	r2, r1
 80027be:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c0:	f7ff f8cc 	bl	800195c <HAL_GetTick>
 80027c4:	0003      	movs	r3, r0
 80027c6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027c8:	e008      	b.n	80027dc <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ca:	f7ff f8c7 	bl	800195c <HAL_GetTick>
 80027ce:	0002      	movs	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e061      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027dc:	4b32      	ldr	r3, [pc, #200]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	2380      	movs	r3, #128	@ 0x80
 80027e2:	049b      	lsls	r3, r3, #18
 80027e4:	4013      	ands	r3, r2
 80027e6:	d0f0      	beq.n	80027ca <HAL_RCC_OscConfig+0x53a>
 80027e8:	e059      	b.n	800289e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ea:	4b2f      	ldr	r3, [pc, #188]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	4b2e      	ldr	r3, [pc, #184]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 80027f0:	4931      	ldr	r1, [pc, #196]	@ (80028b8 <HAL_RCC_OscConfig+0x628>)
 80027f2:	400a      	ands	r2, r1
 80027f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f6:	f7ff f8b1 	bl	800195c <HAL_GetTick>
 80027fa:	0003      	movs	r3, r0
 80027fc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027fe:	e008      	b.n	8002812 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002800:	f7ff f8ac 	bl	800195c <HAL_GetTick>
 8002804:	0002      	movs	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e046      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002812:	4b25      	ldr	r3, [pc, #148]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	2380      	movs	r3, #128	@ 0x80
 8002818:	049b      	lsls	r3, r3, #18
 800281a:	4013      	ands	r3, r2
 800281c:	d1f0      	bne.n	8002800 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800281e:	4b22      	ldr	r3, [pc, #136]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 8002820:	68da      	ldr	r2, [r3, #12]
 8002822:	4b21      	ldr	r3, [pc, #132]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 8002824:	4926      	ldr	r1, [pc, #152]	@ (80028c0 <HAL_RCC_OscConfig+0x630>)
 8002826:	400a      	ands	r2, r1
 8002828:	60da      	str	r2, [r3, #12]
 800282a:	e038      	b.n	800289e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	69db      	ldr	r3, [r3, #28]
 8002830:	2b01      	cmp	r3, #1
 8002832:	d101      	bne.n	8002838 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e033      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002838:	4b1b      	ldr	r3, [pc, #108]	@ (80028a8 <HAL_RCC_OscConfig+0x618>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	2203      	movs	r2, #3
 8002842:	401a      	ands	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a1b      	ldr	r3, [r3, #32]
 8002848:	429a      	cmp	r2, r3
 800284a:	d126      	bne.n	800289a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	2270      	movs	r2, #112	@ 0x70
 8002850:	401a      	ands	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002856:	429a      	cmp	r2, r3
 8002858:	d11f      	bne.n	800289a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800285a:	697a      	ldr	r2, [r7, #20]
 800285c:	23fe      	movs	r3, #254	@ 0xfe
 800285e:	01db      	lsls	r3, r3, #7
 8002860:	401a      	ands	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002866:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002868:	429a      	cmp	r2, r3
 800286a:	d116      	bne.n	800289a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800286c:	697a      	ldr	r2, [r7, #20]
 800286e:	23f8      	movs	r3, #248	@ 0xf8
 8002870:	039b      	lsls	r3, r3, #14
 8002872:	401a      	ands	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002878:	429a      	cmp	r2, r3
 800287a:	d10e      	bne.n	800289a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800287c:	697a      	ldr	r2, [r7, #20]
 800287e:	23e0      	movs	r3, #224	@ 0xe0
 8002880:	051b      	lsls	r3, r3, #20
 8002882:	401a      	ands	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002888:	429a      	cmp	r2, r3
 800288a:	d106      	bne.n	800289a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	0f5b      	lsrs	r3, r3, #29
 8002890:	075a      	lsls	r2, r3, #29
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002896:	429a      	cmp	r2, r3
 8002898:	d001      	beq.n	800289e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e000      	b.n	80028a0 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800289e:	2300      	movs	r3, #0
}
 80028a0:	0018      	movs	r0, r3
 80028a2:	46bd      	mov	sp, r7
 80028a4:	b008      	add	sp, #32
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	40021000 	.word	0x40021000
 80028ac:	40007000 	.word	0x40007000
 80028b0:	00001388 	.word	0x00001388
 80028b4:	efffffff 	.word	0xefffffff
 80028b8:	feffffff 	.word	0xfeffffff
 80028bc:	11c1808c 	.word	0x11c1808c
 80028c0:	eefefffc 	.word	0xeefefffc

080028c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d101      	bne.n	80028d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e0e9      	b.n	8002aac <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028d8:	4b76      	ldr	r3, [pc, #472]	@ (8002ab4 <HAL_RCC_ClockConfig+0x1f0>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2207      	movs	r2, #7
 80028de:	4013      	ands	r3, r2
 80028e0:	683a      	ldr	r2, [r7, #0]
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d91e      	bls.n	8002924 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028e6:	4b73      	ldr	r3, [pc, #460]	@ (8002ab4 <HAL_RCC_ClockConfig+0x1f0>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2207      	movs	r2, #7
 80028ec:	4393      	bics	r3, r2
 80028ee:	0019      	movs	r1, r3
 80028f0:	4b70      	ldr	r3, [pc, #448]	@ (8002ab4 <HAL_RCC_ClockConfig+0x1f0>)
 80028f2:	683a      	ldr	r2, [r7, #0]
 80028f4:	430a      	orrs	r2, r1
 80028f6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80028f8:	f7ff f830 	bl	800195c <HAL_GetTick>
 80028fc:	0003      	movs	r3, r0
 80028fe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002900:	e009      	b.n	8002916 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002902:	f7ff f82b 	bl	800195c <HAL_GetTick>
 8002906:	0002      	movs	r2, r0
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	4a6a      	ldr	r2, [pc, #424]	@ (8002ab8 <HAL_RCC_ClockConfig+0x1f4>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d901      	bls.n	8002916 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e0ca      	b.n	8002aac <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002916:	4b67      	ldr	r3, [pc, #412]	@ (8002ab4 <HAL_RCC_ClockConfig+0x1f0>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2207      	movs	r2, #7
 800291c:	4013      	ands	r3, r2
 800291e:	683a      	ldr	r2, [r7, #0]
 8002920:	429a      	cmp	r2, r3
 8002922:	d1ee      	bne.n	8002902 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2202      	movs	r2, #2
 800292a:	4013      	ands	r3, r2
 800292c:	d015      	beq.n	800295a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2204      	movs	r2, #4
 8002934:	4013      	ands	r3, r2
 8002936:	d006      	beq.n	8002946 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002938:	4b60      	ldr	r3, [pc, #384]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 800293a:	689a      	ldr	r2, [r3, #8]
 800293c:	4b5f      	ldr	r3, [pc, #380]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 800293e:	21e0      	movs	r1, #224	@ 0xe0
 8002940:	01c9      	lsls	r1, r1, #7
 8002942:	430a      	orrs	r2, r1
 8002944:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002946:	4b5d      	ldr	r3, [pc, #372]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	4a5d      	ldr	r2, [pc, #372]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1fc>)
 800294c:	4013      	ands	r3, r2
 800294e:	0019      	movs	r1, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	4b59      	ldr	r3, [pc, #356]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 8002956:	430a      	orrs	r2, r1
 8002958:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2201      	movs	r2, #1
 8002960:	4013      	ands	r3, r2
 8002962:	d057      	beq.n	8002a14 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d107      	bne.n	800297c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800296c:	4b53      	ldr	r3, [pc, #332]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	2380      	movs	r3, #128	@ 0x80
 8002972:	029b      	lsls	r3, r3, #10
 8002974:	4013      	ands	r3, r2
 8002976:	d12b      	bne.n	80029d0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e097      	b.n	8002aac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	2b02      	cmp	r3, #2
 8002982:	d107      	bne.n	8002994 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002984:	4b4d      	ldr	r3, [pc, #308]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	2380      	movs	r3, #128	@ 0x80
 800298a:	049b      	lsls	r3, r3, #18
 800298c:	4013      	ands	r3, r2
 800298e:	d11f      	bne.n	80029d0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e08b      	b.n	8002aac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d107      	bne.n	80029ac <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800299c:	4b47      	ldr	r3, [pc, #284]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	2380      	movs	r3, #128	@ 0x80
 80029a2:	00db      	lsls	r3, r3, #3
 80029a4:	4013      	ands	r3, r2
 80029a6:	d113      	bne.n	80029d0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e07f      	b.n	8002aac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	2b03      	cmp	r3, #3
 80029b2:	d106      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029b4:	4b41      	ldr	r3, [pc, #260]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 80029b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029b8:	2202      	movs	r2, #2
 80029ba:	4013      	ands	r3, r2
 80029bc:	d108      	bne.n	80029d0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e074      	b.n	8002aac <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029c2:	4b3e      	ldr	r3, [pc, #248]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 80029c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c6:	2202      	movs	r2, #2
 80029c8:	4013      	ands	r3, r2
 80029ca:	d101      	bne.n	80029d0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e06d      	b.n	8002aac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029d0:	4b3a      	ldr	r3, [pc, #232]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	2207      	movs	r2, #7
 80029d6:	4393      	bics	r3, r2
 80029d8:	0019      	movs	r1, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685a      	ldr	r2, [r3, #4]
 80029de:	4b37      	ldr	r3, [pc, #220]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 80029e0:	430a      	orrs	r2, r1
 80029e2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029e4:	f7fe ffba 	bl	800195c <HAL_GetTick>
 80029e8:	0003      	movs	r3, r0
 80029ea:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029ec:	e009      	b.n	8002a02 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029ee:	f7fe ffb5 	bl	800195c <HAL_GetTick>
 80029f2:	0002      	movs	r2, r0
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	4a2f      	ldr	r2, [pc, #188]	@ (8002ab8 <HAL_RCC_ClockConfig+0x1f4>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e054      	b.n	8002aac <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a02:	4b2e      	ldr	r3, [pc, #184]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	2238      	movs	r2, #56	@ 0x38
 8002a08:	401a      	ands	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	00db      	lsls	r3, r3, #3
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d1ec      	bne.n	80029ee <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a14:	4b27      	ldr	r3, [pc, #156]	@ (8002ab4 <HAL_RCC_ClockConfig+0x1f0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2207      	movs	r2, #7
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d21e      	bcs.n	8002a60 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a22:	4b24      	ldr	r3, [pc, #144]	@ (8002ab4 <HAL_RCC_ClockConfig+0x1f0>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2207      	movs	r2, #7
 8002a28:	4393      	bics	r3, r2
 8002a2a:	0019      	movs	r1, r3
 8002a2c:	4b21      	ldr	r3, [pc, #132]	@ (8002ab4 <HAL_RCC_ClockConfig+0x1f0>)
 8002a2e:	683a      	ldr	r2, [r7, #0]
 8002a30:	430a      	orrs	r2, r1
 8002a32:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002a34:	f7fe ff92 	bl	800195c <HAL_GetTick>
 8002a38:	0003      	movs	r3, r0
 8002a3a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a3c:	e009      	b.n	8002a52 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a3e:	f7fe ff8d 	bl	800195c <HAL_GetTick>
 8002a42:	0002      	movs	r2, r0
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	4a1b      	ldr	r2, [pc, #108]	@ (8002ab8 <HAL_RCC_ClockConfig+0x1f4>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e02c      	b.n	8002aac <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a52:	4b18      	ldr	r3, [pc, #96]	@ (8002ab4 <HAL_RCC_ClockConfig+0x1f0>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2207      	movs	r2, #7
 8002a58:	4013      	ands	r3, r2
 8002a5a:	683a      	ldr	r2, [r7, #0]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d1ee      	bne.n	8002a3e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2204      	movs	r2, #4
 8002a66:	4013      	ands	r3, r2
 8002a68:	d009      	beq.n	8002a7e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002a6a:	4b14      	ldr	r3, [pc, #80]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	4a15      	ldr	r2, [pc, #84]	@ (8002ac4 <HAL_RCC_ClockConfig+0x200>)
 8002a70:	4013      	ands	r3, r2
 8002a72:	0019      	movs	r1, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	68da      	ldr	r2, [r3, #12]
 8002a78:	4b10      	ldr	r3, [pc, #64]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002a7e:	f000 f829 	bl	8002ad4 <HAL_RCC_GetSysClockFreq>
 8002a82:	0001      	movs	r1, r0
 8002a84:	4b0d      	ldr	r3, [pc, #52]	@ (8002abc <HAL_RCC_ClockConfig+0x1f8>)
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	0a1b      	lsrs	r3, r3, #8
 8002a8a:	220f      	movs	r2, #15
 8002a8c:	401a      	ands	r2, r3
 8002a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ac8 <HAL_RCC_ClockConfig+0x204>)
 8002a90:	0092      	lsls	r2, r2, #2
 8002a92:	58d3      	ldr	r3, [r2, r3]
 8002a94:	221f      	movs	r2, #31
 8002a96:	4013      	ands	r3, r2
 8002a98:	000a      	movs	r2, r1
 8002a9a:	40da      	lsrs	r2, r3
 8002a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002acc <HAL_RCC_ClockConfig+0x208>)
 8002a9e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad0 <HAL_RCC_ClockConfig+0x20c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	f7fe fefd 	bl	80018a4 <HAL_InitTick>
 8002aaa:	0003      	movs	r3, r0
}
 8002aac:	0018      	movs	r0, r3
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	b004      	add	sp, #16
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	40022000 	.word	0x40022000
 8002ab8:	00001388 	.word	0x00001388
 8002abc:	40021000 	.word	0x40021000
 8002ac0:	fffff0ff 	.word	0xfffff0ff
 8002ac4:	ffff8fff 	.word	0xffff8fff
 8002ac8:	08003910 	.word	0x08003910
 8002acc:	20000000 	.word	0x20000000
 8002ad0:	20000008 	.word	0x20000008

08002ad4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b086      	sub	sp, #24
 8002ad8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ada:	4b3c      	ldr	r3, [pc, #240]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	2238      	movs	r2, #56	@ 0x38
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	d10f      	bne.n	8002b04 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002ae4:	4b39      	ldr	r3, [pc, #228]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	0adb      	lsrs	r3, r3, #11
 8002aea:	2207      	movs	r2, #7
 8002aec:	4013      	ands	r3, r2
 8002aee:	2201      	movs	r2, #1
 8002af0:	409a      	lsls	r2, r3
 8002af2:	0013      	movs	r3, r2
 8002af4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002af6:	6839      	ldr	r1, [r7, #0]
 8002af8:	4835      	ldr	r0, [pc, #212]	@ (8002bd0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002afa:	f7fd fb03 	bl	8000104 <__udivsi3>
 8002afe:	0003      	movs	r3, r0
 8002b00:	613b      	str	r3, [r7, #16]
 8002b02:	e05d      	b.n	8002bc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b04:	4b31      	ldr	r3, [pc, #196]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	2238      	movs	r2, #56	@ 0x38
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	2b08      	cmp	r3, #8
 8002b0e:	d102      	bne.n	8002b16 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b10:	4b30      	ldr	r3, [pc, #192]	@ (8002bd4 <HAL_RCC_GetSysClockFreq+0x100>)
 8002b12:	613b      	str	r3, [r7, #16]
 8002b14:	e054      	b.n	8002bc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b16:	4b2d      	ldr	r3, [pc, #180]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	2238      	movs	r2, #56	@ 0x38
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	2b10      	cmp	r3, #16
 8002b20:	d138      	bne.n	8002b94 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002b22:	4b2a      	ldr	r3, [pc, #168]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	2203      	movs	r2, #3
 8002b28:	4013      	ands	r3, r2
 8002b2a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b2c:	4b27      	ldr	r3, [pc, #156]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	091b      	lsrs	r3, r3, #4
 8002b32:	2207      	movs	r2, #7
 8002b34:	4013      	ands	r3, r2
 8002b36:	3301      	adds	r3, #1
 8002b38:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2b03      	cmp	r3, #3
 8002b3e:	d10d      	bne.n	8002b5c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b40:	68b9      	ldr	r1, [r7, #8]
 8002b42:	4824      	ldr	r0, [pc, #144]	@ (8002bd4 <HAL_RCC_GetSysClockFreq+0x100>)
 8002b44:	f7fd fade 	bl	8000104 <__udivsi3>
 8002b48:	0003      	movs	r3, r0
 8002b4a:	0019      	movs	r1, r3
 8002b4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	0a1b      	lsrs	r3, r3, #8
 8002b52:	227f      	movs	r2, #127	@ 0x7f
 8002b54:	4013      	ands	r3, r2
 8002b56:	434b      	muls	r3, r1
 8002b58:	617b      	str	r3, [r7, #20]
        break;
 8002b5a:	e00d      	b.n	8002b78 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002b5c:	68b9      	ldr	r1, [r7, #8]
 8002b5e:	481c      	ldr	r0, [pc, #112]	@ (8002bd0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002b60:	f7fd fad0 	bl	8000104 <__udivsi3>
 8002b64:	0003      	movs	r3, r0
 8002b66:	0019      	movs	r1, r3
 8002b68:	4b18      	ldr	r3, [pc, #96]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	0a1b      	lsrs	r3, r3, #8
 8002b6e:	227f      	movs	r2, #127	@ 0x7f
 8002b70:	4013      	ands	r3, r2
 8002b72:	434b      	muls	r3, r1
 8002b74:	617b      	str	r3, [r7, #20]
        break;
 8002b76:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002b78:	4b14      	ldr	r3, [pc, #80]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	0f5b      	lsrs	r3, r3, #29
 8002b7e:	2207      	movs	r2, #7
 8002b80:	4013      	ands	r3, r2
 8002b82:	3301      	adds	r3, #1
 8002b84:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002b86:	6879      	ldr	r1, [r7, #4]
 8002b88:	6978      	ldr	r0, [r7, #20]
 8002b8a:	f7fd fabb 	bl	8000104 <__udivsi3>
 8002b8e:	0003      	movs	r3, r0
 8002b90:	613b      	str	r3, [r7, #16]
 8002b92:	e015      	b.n	8002bc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002b94:	4b0d      	ldr	r3, [pc, #52]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	2238      	movs	r2, #56	@ 0x38
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	2b20      	cmp	r3, #32
 8002b9e:	d103      	bne.n	8002ba8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002ba0:	2380      	movs	r3, #128	@ 0x80
 8002ba2:	021b      	lsls	r3, r3, #8
 8002ba4:	613b      	str	r3, [r7, #16]
 8002ba6:	e00b      	b.n	8002bc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002ba8:	4b08      	ldr	r3, [pc, #32]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	2238      	movs	r2, #56	@ 0x38
 8002bae:	4013      	ands	r3, r2
 8002bb0:	2b18      	cmp	r3, #24
 8002bb2:	d103      	bne.n	8002bbc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002bb4:	23fa      	movs	r3, #250	@ 0xfa
 8002bb6:	01db      	lsls	r3, r3, #7
 8002bb8:	613b      	str	r3, [r7, #16]
 8002bba:	e001      	b.n	8002bc0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002bc0:	693b      	ldr	r3, [r7, #16]
}
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	b006      	add	sp, #24
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	46c0      	nop			@ (mov r8, r8)
 8002bcc:	40021000 	.word	0x40021000
 8002bd0:	00f42400 	.word	0x00f42400
 8002bd4:	007a1200 	.word	0x007a1200

08002bd8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bdc:	4b02      	ldr	r3, [pc, #8]	@ (8002be8 <HAL_RCC_GetHCLKFreq+0x10>)
 8002bde:	681b      	ldr	r3, [r3, #0]
}
 8002be0:	0018      	movs	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	46c0      	nop			@ (mov r8, r8)
 8002be8:	20000000 	.word	0x20000000

08002bec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bec:	b5b0      	push	{r4, r5, r7, lr}
 8002bee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002bf0:	f7ff fff2 	bl	8002bd8 <HAL_RCC_GetHCLKFreq>
 8002bf4:	0004      	movs	r4, r0
 8002bf6:	f7ff fb3f 	bl	8002278 <LL_RCC_GetAPB1Prescaler>
 8002bfa:	0003      	movs	r3, r0
 8002bfc:	0b1a      	lsrs	r2, r3, #12
 8002bfe:	4b05      	ldr	r3, [pc, #20]	@ (8002c14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c00:	0092      	lsls	r2, r2, #2
 8002c02:	58d3      	ldr	r3, [r2, r3]
 8002c04:	221f      	movs	r2, #31
 8002c06:	4013      	ands	r3, r2
 8002c08:	40dc      	lsrs	r4, r3
 8002c0a:	0023      	movs	r3, r4
}
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bdb0      	pop	{r4, r5, r7, pc}
 8002c12:	46c0      	nop			@ (mov r8, r8)
 8002c14:	08003950 	.word	0x08003950

08002c18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e04a      	b.n	8002cc0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	223d      	movs	r2, #61	@ 0x3d
 8002c2e:	5c9b      	ldrb	r3, [r3, r2]
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d107      	bne.n	8002c46 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	223c      	movs	r2, #60	@ 0x3c
 8002c3a:	2100      	movs	r1, #0
 8002c3c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	0018      	movs	r0, r3
 8002c42:	f7fd fedd 	bl	8000a00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	223d      	movs	r2, #61	@ 0x3d
 8002c4a:	2102      	movs	r1, #2
 8002c4c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	3304      	adds	r3, #4
 8002c56:	0019      	movs	r1, r3
 8002c58:	0010      	movs	r0, r2
 8002c5a:	f000 fa6b 	bl	8003134 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2248      	movs	r2, #72	@ 0x48
 8002c62:	2101      	movs	r1, #1
 8002c64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	223e      	movs	r2, #62	@ 0x3e
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	5499      	strb	r1, [r3, r2]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	223f      	movs	r2, #63	@ 0x3f
 8002c72:	2101      	movs	r1, #1
 8002c74:	5499      	strb	r1, [r3, r2]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2240      	movs	r2, #64	@ 0x40
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	5499      	strb	r1, [r3, r2]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2241      	movs	r2, #65	@ 0x41
 8002c82:	2101      	movs	r1, #1
 8002c84:	5499      	strb	r1, [r3, r2]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2242      	movs	r2, #66	@ 0x42
 8002c8a:	2101      	movs	r1, #1
 8002c8c:	5499      	strb	r1, [r3, r2]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2243      	movs	r2, #67	@ 0x43
 8002c92:	2101      	movs	r1, #1
 8002c94:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2244      	movs	r2, #68	@ 0x44
 8002c9a:	2101      	movs	r1, #1
 8002c9c:	5499      	strb	r1, [r3, r2]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2245      	movs	r2, #69	@ 0x45
 8002ca2:	2101      	movs	r1, #1
 8002ca4:	5499      	strb	r1, [r3, r2]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2246      	movs	r2, #70	@ 0x46
 8002caa:	2101      	movs	r1, #1
 8002cac:	5499      	strb	r1, [r3, r2]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2247      	movs	r2, #71	@ 0x47
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	223d      	movs	r2, #61	@ 0x3d
 8002cba:	2101      	movs	r1, #1
 8002cbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	b002      	add	sp, #8
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e04a      	b.n	8002d70 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	223d      	movs	r2, #61	@ 0x3d
 8002cde:	5c9b      	ldrb	r3, [r3, r2]
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d107      	bne.n	8002cf6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	223c      	movs	r2, #60	@ 0x3c
 8002cea:	2100      	movs	r1, #0
 8002cec:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	f7fd fe39 	bl	8000968 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	223d      	movs	r2, #61	@ 0x3d
 8002cfa:	2102      	movs	r1, #2
 8002cfc:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	3304      	adds	r3, #4
 8002d06:	0019      	movs	r1, r3
 8002d08:	0010      	movs	r0, r2
 8002d0a:	f000 fa13 	bl	8003134 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2248      	movs	r2, #72	@ 0x48
 8002d12:	2101      	movs	r1, #1
 8002d14:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	223e      	movs	r2, #62	@ 0x3e
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	5499      	strb	r1, [r3, r2]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	223f      	movs	r2, #63	@ 0x3f
 8002d22:	2101      	movs	r1, #1
 8002d24:	5499      	strb	r1, [r3, r2]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2240      	movs	r2, #64	@ 0x40
 8002d2a:	2101      	movs	r1, #1
 8002d2c:	5499      	strb	r1, [r3, r2]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2241      	movs	r2, #65	@ 0x41
 8002d32:	2101      	movs	r1, #1
 8002d34:	5499      	strb	r1, [r3, r2]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2242      	movs	r2, #66	@ 0x42
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	5499      	strb	r1, [r3, r2]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2243      	movs	r2, #67	@ 0x43
 8002d42:	2101      	movs	r1, #1
 8002d44:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2244      	movs	r2, #68	@ 0x44
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	5499      	strb	r1, [r3, r2]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2245      	movs	r2, #69	@ 0x45
 8002d52:	2101      	movs	r1, #1
 8002d54:	5499      	strb	r1, [r3, r2]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2246      	movs	r2, #70	@ 0x46
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	5499      	strb	r1, [r3, r2]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2247      	movs	r2, #71	@ 0x47
 8002d62:	2101      	movs	r1, #1
 8002d64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	223d      	movs	r2, #61	@ 0x3d
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	0018      	movs	r0, r3
 8002d72:	46bd      	mov	sp, r7
 8002d74:	b002      	add	sp, #8
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d108      	bne.n	8002d9a <HAL_TIM_PWM_Start+0x22>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	223e      	movs	r2, #62	@ 0x3e
 8002d8c:	5c9b      	ldrb	r3, [r3, r2]
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	3b01      	subs	r3, #1
 8002d92:	1e5a      	subs	r2, r3, #1
 8002d94:	4193      	sbcs	r3, r2
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	e037      	b.n	8002e0a <HAL_TIM_PWM_Start+0x92>
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	2b04      	cmp	r3, #4
 8002d9e:	d108      	bne.n	8002db2 <HAL_TIM_PWM_Start+0x3a>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	223f      	movs	r2, #63	@ 0x3f
 8002da4:	5c9b      	ldrb	r3, [r3, r2]
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	3b01      	subs	r3, #1
 8002daa:	1e5a      	subs	r2, r3, #1
 8002dac:	4193      	sbcs	r3, r2
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	e02b      	b.n	8002e0a <HAL_TIM_PWM_Start+0x92>
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	2b08      	cmp	r3, #8
 8002db6:	d108      	bne.n	8002dca <HAL_TIM_PWM_Start+0x52>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2240      	movs	r2, #64	@ 0x40
 8002dbc:	5c9b      	ldrb	r3, [r3, r2]
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	1e5a      	subs	r2, r3, #1
 8002dc4:	4193      	sbcs	r3, r2
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	e01f      	b.n	8002e0a <HAL_TIM_PWM_Start+0x92>
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	2b0c      	cmp	r3, #12
 8002dce:	d108      	bne.n	8002de2 <HAL_TIM_PWM_Start+0x6a>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2241      	movs	r2, #65	@ 0x41
 8002dd4:	5c9b      	ldrb	r3, [r3, r2]
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	1e5a      	subs	r2, r3, #1
 8002ddc:	4193      	sbcs	r3, r2
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	e013      	b.n	8002e0a <HAL_TIM_PWM_Start+0x92>
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	2b10      	cmp	r3, #16
 8002de6:	d108      	bne.n	8002dfa <HAL_TIM_PWM_Start+0x82>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2242      	movs	r2, #66	@ 0x42
 8002dec:	5c9b      	ldrb	r3, [r3, r2]
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	3b01      	subs	r3, #1
 8002df2:	1e5a      	subs	r2, r3, #1
 8002df4:	4193      	sbcs	r3, r2
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	e007      	b.n	8002e0a <HAL_TIM_PWM_Start+0x92>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2243      	movs	r2, #67	@ 0x43
 8002dfe:	5c9b      	ldrb	r3, [r3, r2]
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	3b01      	subs	r3, #1
 8002e04:	1e5a      	subs	r2, r3, #1
 8002e06:	4193      	sbcs	r3, r2
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e081      	b.n	8002f16 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d104      	bne.n	8002e22 <HAL_TIM_PWM_Start+0xaa>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	223e      	movs	r2, #62	@ 0x3e
 8002e1c:	2102      	movs	r1, #2
 8002e1e:	5499      	strb	r1, [r3, r2]
 8002e20:	e023      	b.n	8002e6a <HAL_TIM_PWM_Start+0xf2>
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	2b04      	cmp	r3, #4
 8002e26:	d104      	bne.n	8002e32 <HAL_TIM_PWM_Start+0xba>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	223f      	movs	r2, #63	@ 0x3f
 8002e2c:	2102      	movs	r1, #2
 8002e2e:	5499      	strb	r1, [r3, r2]
 8002e30:	e01b      	b.n	8002e6a <HAL_TIM_PWM_Start+0xf2>
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	2b08      	cmp	r3, #8
 8002e36:	d104      	bne.n	8002e42 <HAL_TIM_PWM_Start+0xca>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2240      	movs	r2, #64	@ 0x40
 8002e3c:	2102      	movs	r1, #2
 8002e3e:	5499      	strb	r1, [r3, r2]
 8002e40:	e013      	b.n	8002e6a <HAL_TIM_PWM_Start+0xf2>
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	2b0c      	cmp	r3, #12
 8002e46:	d104      	bne.n	8002e52 <HAL_TIM_PWM_Start+0xda>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2241      	movs	r2, #65	@ 0x41
 8002e4c:	2102      	movs	r1, #2
 8002e4e:	5499      	strb	r1, [r3, r2]
 8002e50:	e00b      	b.n	8002e6a <HAL_TIM_PWM_Start+0xf2>
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	2b10      	cmp	r3, #16
 8002e56:	d104      	bne.n	8002e62 <HAL_TIM_PWM_Start+0xea>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2242      	movs	r2, #66	@ 0x42
 8002e5c:	2102      	movs	r1, #2
 8002e5e:	5499      	strb	r1, [r3, r2]
 8002e60:	e003      	b.n	8002e6a <HAL_TIM_PWM_Start+0xf2>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2243      	movs	r2, #67	@ 0x43
 8002e66:	2102      	movs	r1, #2
 8002e68:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	6839      	ldr	r1, [r7, #0]
 8002e70:	2201      	movs	r2, #1
 8002e72:	0018      	movs	r0, r3
 8002e74:	f000 fc7e 	bl	8003774 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a28      	ldr	r2, [pc, #160]	@ (8002f20 <HAL_TIM_PWM_Start+0x1a8>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d009      	beq.n	8002e96 <HAL_TIM_PWM_Start+0x11e>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a27      	ldr	r2, [pc, #156]	@ (8002f24 <HAL_TIM_PWM_Start+0x1ac>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d004      	beq.n	8002e96 <HAL_TIM_PWM_Start+0x11e>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a25      	ldr	r2, [pc, #148]	@ (8002f28 <HAL_TIM_PWM_Start+0x1b0>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d101      	bne.n	8002e9a <HAL_TIM_PWM_Start+0x122>
 8002e96:	2301      	movs	r3, #1
 8002e98:	e000      	b.n	8002e9c <HAL_TIM_PWM_Start+0x124>
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d008      	beq.n	8002eb2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2180      	movs	r1, #128	@ 0x80
 8002eac:	0209      	lsls	r1, r1, #8
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a1a      	ldr	r2, [pc, #104]	@ (8002f20 <HAL_TIM_PWM_Start+0x1a8>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d00a      	beq.n	8002ed2 <HAL_TIM_PWM_Start+0x15a>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	2380      	movs	r3, #128	@ 0x80
 8002ec2:	05db      	lsls	r3, r3, #23
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d004      	beq.n	8002ed2 <HAL_TIM_PWM_Start+0x15a>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a17      	ldr	r2, [pc, #92]	@ (8002f2c <HAL_TIM_PWM_Start+0x1b4>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d116      	bne.n	8002f00 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	4a15      	ldr	r2, [pc, #84]	@ (8002f30 <HAL_TIM_PWM_Start+0x1b8>)
 8002eda:	4013      	ands	r3, r2
 8002edc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2b06      	cmp	r3, #6
 8002ee2:	d016      	beq.n	8002f12 <HAL_TIM_PWM_Start+0x19a>
 8002ee4:	68fa      	ldr	r2, [r7, #12]
 8002ee6:	2380      	movs	r3, #128	@ 0x80
 8002ee8:	025b      	lsls	r3, r3, #9
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d011      	beq.n	8002f12 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2101      	movs	r1, #1
 8002efa:	430a      	orrs	r2, r1
 8002efc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002efe:	e008      	b.n	8002f12 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2101      	movs	r1, #1
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	e000      	b.n	8002f14 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f12:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	0018      	movs	r0, r3
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	b004      	add	sp, #16
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	46c0      	nop			@ (mov r8, r8)
 8002f20:	40012c00 	.word	0x40012c00
 8002f24:	40014400 	.word	0x40014400
 8002f28:	40014800 	.word	0x40014800
 8002f2c:	40000400 	.word	0x40000400
 8002f30:	00010007 	.word	0x00010007

08002f34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b086      	sub	sp, #24
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f40:	2317      	movs	r3, #23
 8002f42:	18fb      	adds	r3, r7, r3
 8002f44:	2200      	movs	r2, #0
 8002f46:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	223c      	movs	r2, #60	@ 0x3c
 8002f4c:	5c9b      	ldrb	r3, [r3, r2]
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d101      	bne.n	8002f56 <HAL_TIM_PWM_ConfigChannel+0x22>
 8002f52:	2302      	movs	r3, #2
 8002f54:	e0e5      	b.n	8003122 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	223c      	movs	r2, #60	@ 0x3c
 8002f5a:	2101      	movs	r1, #1
 8002f5c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2b14      	cmp	r3, #20
 8002f62:	d900      	bls.n	8002f66 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002f64:	e0d1      	b.n	800310a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	009a      	lsls	r2, r3, #2
 8002f6a:	4b70      	ldr	r3, [pc, #448]	@ (800312c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8002f6c:	18d3      	adds	r3, r2, r3
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68ba      	ldr	r2, [r7, #8]
 8002f78:	0011      	movs	r1, r2
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	f000 f95e 	bl	800323c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	699a      	ldr	r2, [r3, #24]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2108      	movs	r1, #8
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	699a      	ldr	r2, [r3, #24]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2104      	movs	r1, #4
 8002f9c:	438a      	bics	r2, r1
 8002f9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	6999      	ldr	r1, [r3, #24]
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	691a      	ldr	r2, [r3, #16]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	619a      	str	r2, [r3, #24]
      break;
 8002fb2:	e0af      	b.n	8003114 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68ba      	ldr	r2, [r7, #8]
 8002fba:	0011      	movs	r1, r2
 8002fbc:	0018      	movs	r0, r3
 8002fbe:	f000 f9bd 	bl	800333c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	699a      	ldr	r2, [r3, #24]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2180      	movs	r1, #128	@ 0x80
 8002fce:	0109      	lsls	r1, r1, #4
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	699a      	ldr	r2, [r3, #24]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4954      	ldr	r1, [pc, #336]	@ (8003130 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002fe0:	400a      	ands	r2, r1
 8002fe2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	6999      	ldr	r1, [r3, #24]
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	021a      	lsls	r2, r3, #8
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	430a      	orrs	r2, r1
 8002ff6:	619a      	str	r2, [r3, #24]
      break;
 8002ff8:	e08c      	b.n	8003114 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68ba      	ldr	r2, [r7, #8]
 8003000:	0011      	movs	r1, r2
 8003002:	0018      	movs	r0, r3
 8003004:	f000 fa18 	bl	8003438 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	69da      	ldr	r2, [r3, #28]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	2108      	movs	r1, #8
 8003014:	430a      	orrs	r2, r1
 8003016:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	69da      	ldr	r2, [r3, #28]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2104      	movs	r1, #4
 8003024:	438a      	bics	r2, r1
 8003026:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	69d9      	ldr	r1, [r3, #28]
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	691a      	ldr	r2, [r3, #16]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	430a      	orrs	r2, r1
 8003038:	61da      	str	r2, [r3, #28]
      break;
 800303a:	e06b      	b.n	8003114 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	68ba      	ldr	r2, [r7, #8]
 8003042:	0011      	movs	r1, r2
 8003044:	0018      	movs	r0, r3
 8003046:	f000 fa79 	bl	800353c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	69da      	ldr	r2, [r3, #28]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2180      	movs	r1, #128	@ 0x80
 8003056:	0109      	lsls	r1, r1, #4
 8003058:	430a      	orrs	r2, r1
 800305a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	69da      	ldr	r2, [r3, #28]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4932      	ldr	r1, [pc, #200]	@ (8003130 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003068:	400a      	ands	r2, r1
 800306a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	69d9      	ldr	r1, [r3, #28]
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	021a      	lsls	r2, r3, #8
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	430a      	orrs	r2, r1
 800307e:	61da      	str	r2, [r3, #28]
      break;
 8003080:	e048      	b.n	8003114 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68ba      	ldr	r2, [r7, #8]
 8003088:	0011      	movs	r1, r2
 800308a:	0018      	movs	r0, r3
 800308c:	f000 faba 	bl	8003604 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2108      	movs	r1, #8
 800309c:	430a      	orrs	r2, r1
 800309e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2104      	movs	r1, #4
 80030ac:	438a      	bics	r2, r1
 80030ae:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	691a      	ldr	r2, [r3, #16]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	430a      	orrs	r2, r1
 80030c0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80030c2:	e027      	b.n	8003114 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68ba      	ldr	r2, [r7, #8]
 80030ca:	0011      	movs	r1, r2
 80030cc:	0018      	movs	r0, r3
 80030ce:	f000 faf3 	bl	80036b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2180      	movs	r1, #128	@ 0x80
 80030de:	0109      	lsls	r1, r1, #4
 80030e0:	430a      	orrs	r2, r1
 80030e2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4910      	ldr	r1, [pc, #64]	@ (8003130 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80030f0:	400a      	ands	r2, r1
 80030f2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	021a      	lsls	r2, r3, #8
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	430a      	orrs	r2, r1
 8003106:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003108:	e004      	b.n	8003114 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800310a:	2317      	movs	r3, #23
 800310c:	18fb      	adds	r3, r7, r3
 800310e:	2201      	movs	r2, #1
 8003110:	701a      	strb	r2, [r3, #0]
      break;
 8003112:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	223c      	movs	r2, #60	@ 0x3c
 8003118:	2100      	movs	r1, #0
 800311a:	5499      	strb	r1, [r3, r2]

  return status;
 800311c:	2317      	movs	r3, #23
 800311e:	18fb      	adds	r3, r7, r3
 8003120:	781b      	ldrb	r3, [r3, #0]
}
 8003122:	0018      	movs	r0, r3
 8003124:	46bd      	mov	sp, r7
 8003126:	b006      	add	sp, #24
 8003128:	bd80      	pop	{r7, pc}
 800312a:	46c0      	nop			@ (mov r8, r8)
 800312c:	080039a8 	.word	0x080039a8
 8003130:	fffffbff 	.word	0xfffffbff

08003134 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a37      	ldr	r2, [pc, #220]	@ (8003224 <TIM_Base_SetConfig+0xf0>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d008      	beq.n	800315e <TIM_Base_SetConfig+0x2a>
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	2380      	movs	r3, #128	@ 0x80
 8003150:	05db      	lsls	r3, r3, #23
 8003152:	429a      	cmp	r2, r3
 8003154:	d003      	beq.n	800315e <TIM_Base_SetConfig+0x2a>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a33      	ldr	r2, [pc, #204]	@ (8003228 <TIM_Base_SetConfig+0xf4>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d108      	bne.n	8003170 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2270      	movs	r2, #112	@ 0x70
 8003162:	4393      	bics	r3, r2
 8003164:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	68fa      	ldr	r2, [r7, #12]
 800316c:	4313      	orrs	r3, r2
 800316e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a2c      	ldr	r2, [pc, #176]	@ (8003224 <TIM_Base_SetConfig+0xf0>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d014      	beq.n	80031a2 <TIM_Base_SetConfig+0x6e>
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	2380      	movs	r3, #128	@ 0x80
 800317c:	05db      	lsls	r3, r3, #23
 800317e:	429a      	cmp	r2, r3
 8003180:	d00f      	beq.n	80031a2 <TIM_Base_SetConfig+0x6e>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4a28      	ldr	r2, [pc, #160]	@ (8003228 <TIM_Base_SetConfig+0xf4>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d00b      	beq.n	80031a2 <TIM_Base_SetConfig+0x6e>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a27      	ldr	r2, [pc, #156]	@ (800322c <TIM_Base_SetConfig+0xf8>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d007      	beq.n	80031a2 <TIM_Base_SetConfig+0x6e>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a26      	ldr	r2, [pc, #152]	@ (8003230 <TIM_Base_SetConfig+0xfc>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d003      	beq.n	80031a2 <TIM_Base_SetConfig+0x6e>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a25      	ldr	r2, [pc, #148]	@ (8003234 <TIM_Base_SetConfig+0x100>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d108      	bne.n	80031b4 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	4a24      	ldr	r2, [pc, #144]	@ (8003238 <TIM_Base_SetConfig+0x104>)
 80031a6:	4013      	ands	r3, r2
 80031a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	68fa      	ldr	r2, [r7, #12]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2280      	movs	r2, #128	@ 0x80
 80031b8:	4393      	bics	r3, r2
 80031ba:	001a      	movs	r2, r3
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	695b      	ldr	r3, [r3, #20]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a11      	ldr	r2, [pc, #68]	@ (8003224 <TIM_Base_SetConfig+0xf0>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d007      	beq.n	80031f2 <TIM_Base_SetConfig+0xbe>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a12      	ldr	r2, [pc, #72]	@ (8003230 <TIM_Base_SetConfig+0xfc>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d003      	beq.n	80031f2 <TIM_Base_SetConfig+0xbe>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a11      	ldr	r2, [pc, #68]	@ (8003234 <TIM_Base_SetConfig+0x100>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d103      	bne.n	80031fa <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	691a      	ldr	r2, [r3, #16]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	691b      	ldr	r3, [r3, #16]
 8003204:	2201      	movs	r2, #1
 8003206:	4013      	ands	r3, r2
 8003208:	2b01      	cmp	r3, #1
 800320a:	d106      	bne.n	800321a <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	2201      	movs	r2, #1
 8003212:	4393      	bics	r3, r2
 8003214:	001a      	movs	r2, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	611a      	str	r2, [r3, #16]
  }
}
 800321a:	46c0      	nop			@ (mov r8, r8)
 800321c:	46bd      	mov	sp, r7
 800321e:	b004      	add	sp, #16
 8003220:	bd80      	pop	{r7, pc}
 8003222:	46c0      	nop			@ (mov r8, r8)
 8003224:	40012c00 	.word	0x40012c00
 8003228:	40000400 	.word	0x40000400
 800322c:	40002000 	.word	0x40002000
 8003230:	40014400 	.word	0x40014400
 8003234:	40014800 	.word	0x40014800
 8003238:	fffffcff 	.word	0xfffffcff

0800323c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b086      	sub	sp, #24
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	2201      	movs	r2, #1
 8003252:	4393      	bics	r3, r2
 8003254:	001a      	movs	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	4a2e      	ldr	r2, [pc, #184]	@ (8003324 <TIM_OC1_SetConfig+0xe8>)
 800326a:	4013      	ands	r3, r2
 800326c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2203      	movs	r2, #3
 8003272:	4393      	bics	r3, r2
 8003274:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	4313      	orrs	r3, r2
 800327e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	2202      	movs	r2, #2
 8003284:	4393      	bics	r3, r2
 8003286:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	697a      	ldr	r2, [r7, #20]
 800328e:	4313      	orrs	r3, r2
 8003290:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a24      	ldr	r2, [pc, #144]	@ (8003328 <TIM_OC1_SetConfig+0xec>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d007      	beq.n	80032aa <TIM_OC1_SetConfig+0x6e>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a23      	ldr	r2, [pc, #140]	@ (800332c <TIM_OC1_SetConfig+0xf0>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d003      	beq.n	80032aa <TIM_OC1_SetConfig+0x6e>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a22      	ldr	r2, [pc, #136]	@ (8003330 <TIM_OC1_SetConfig+0xf4>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d10c      	bne.n	80032c4 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	2208      	movs	r2, #8
 80032ae:	4393      	bics	r3, r2
 80032b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	697a      	ldr	r2, [r7, #20]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	2204      	movs	r2, #4
 80032c0:	4393      	bics	r3, r2
 80032c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a18      	ldr	r2, [pc, #96]	@ (8003328 <TIM_OC1_SetConfig+0xec>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d007      	beq.n	80032dc <TIM_OC1_SetConfig+0xa0>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a17      	ldr	r2, [pc, #92]	@ (800332c <TIM_OC1_SetConfig+0xf0>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d003      	beq.n	80032dc <TIM_OC1_SetConfig+0xa0>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a16      	ldr	r2, [pc, #88]	@ (8003330 <TIM_OC1_SetConfig+0xf4>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d111      	bne.n	8003300 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	4a15      	ldr	r2, [pc, #84]	@ (8003334 <TIM_OC1_SetConfig+0xf8>)
 80032e0:	4013      	ands	r3, r2
 80032e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	4a14      	ldr	r2, [pc, #80]	@ (8003338 <TIM_OC1_SetConfig+0xfc>)
 80032e8:	4013      	ands	r3, r2
 80032ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	693a      	ldr	r2, [r7, #16]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	693a      	ldr	r2, [r7, #16]
 8003304:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685a      	ldr	r2, [r3, #4]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	697a      	ldr	r2, [r7, #20]
 8003318:	621a      	str	r2, [r3, #32]
}
 800331a:	46c0      	nop			@ (mov r8, r8)
 800331c:	46bd      	mov	sp, r7
 800331e:	b006      	add	sp, #24
 8003320:	bd80      	pop	{r7, pc}
 8003322:	46c0      	nop			@ (mov r8, r8)
 8003324:	fffeff8f 	.word	0xfffeff8f
 8003328:	40012c00 	.word	0x40012c00
 800332c:	40014400 	.word	0x40014400
 8003330:	40014800 	.word	0x40014800
 8003334:	fffffeff 	.word	0xfffffeff
 8003338:	fffffdff 	.word	0xfffffdff

0800333c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a1b      	ldr	r3, [r3, #32]
 800334a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a1b      	ldr	r3, [r3, #32]
 8003350:	2210      	movs	r2, #16
 8003352:	4393      	bics	r3, r2
 8003354:	001a      	movs	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	699b      	ldr	r3, [r3, #24]
 8003364:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	4a2c      	ldr	r2, [pc, #176]	@ (800341c <TIM_OC2_SetConfig+0xe0>)
 800336a:	4013      	ands	r3, r2
 800336c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	4a2b      	ldr	r2, [pc, #172]	@ (8003420 <TIM_OC2_SetConfig+0xe4>)
 8003372:	4013      	ands	r3, r2
 8003374:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	021b      	lsls	r3, r3, #8
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	4313      	orrs	r3, r2
 8003380:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2220      	movs	r2, #32
 8003386:	4393      	bics	r3, r2
 8003388:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	011b      	lsls	r3, r3, #4
 8003390:	697a      	ldr	r2, [r7, #20]
 8003392:	4313      	orrs	r3, r2
 8003394:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a22      	ldr	r2, [pc, #136]	@ (8003424 <TIM_OC2_SetConfig+0xe8>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d10d      	bne.n	80033ba <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	2280      	movs	r2, #128	@ 0x80
 80033a2:	4393      	bics	r3, r2
 80033a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	011b      	lsls	r3, r3, #4
 80033ac:	697a      	ldr	r2, [r7, #20]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	2240      	movs	r2, #64	@ 0x40
 80033b6:	4393      	bics	r3, r2
 80033b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a19      	ldr	r2, [pc, #100]	@ (8003424 <TIM_OC2_SetConfig+0xe8>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d007      	beq.n	80033d2 <TIM_OC2_SetConfig+0x96>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a18      	ldr	r2, [pc, #96]	@ (8003428 <TIM_OC2_SetConfig+0xec>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d003      	beq.n	80033d2 <TIM_OC2_SetConfig+0x96>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a17      	ldr	r2, [pc, #92]	@ (800342c <TIM_OC2_SetConfig+0xf0>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d113      	bne.n	80033fa <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	4a16      	ldr	r2, [pc, #88]	@ (8003430 <TIM_OC2_SetConfig+0xf4>)
 80033d6:	4013      	ands	r3, r2
 80033d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	4a15      	ldr	r2, [pc, #84]	@ (8003434 <TIM_OC2_SetConfig+0xf8>)
 80033de:	4013      	ands	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	693a      	ldr	r2, [r7, #16]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	68fa      	ldr	r2, [r7, #12]
 8003404:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	685a      	ldr	r2, [r3, #4]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	621a      	str	r2, [r3, #32]
}
 8003414:	46c0      	nop			@ (mov r8, r8)
 8003416:	46bd      	mov	sp, r7
 8003418:	b006      	add	sp, #24
 800341a:	bd80      	pop	{r7, pc}
 800341c:	feff8fff 	.word	0xfeff8fff
 8003420:	fffffcff 	.word	0xfffffcff
 8003424:	40012c00 	.word	0x40012c00
 8003428:	40014400 	.word	0x40014400
 800342c:	40014800 	.word	0x40014800
 8003430:	fffffbff 	.word	0xfffffbff
 8003434:	fffff7ff 	.word	0xfffff7ff

08003438 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a1b      	ldr	r3, [r3, #32]
 8003446:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a1b      	ldr	r3, [r3, #32]
 800344c:	4a31      	ldr	r2, [pc, #196]	@ (8003514 <TIM_OC3_SetConfig+0xdc>)
 800344e:	401a      	ands	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	4a2d      	ldr	r2, [pc, #180]	@ (8003518 <TIM_OC3_SetConfig+0xe0>)
 8003464:	4013      	ands	r3, r2
 8003466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2203      	movs	r2, #3
 800346c:	4393      	bics	r3, r2
 800346e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	68fa      	ldr	r2, [r7, #12]
 8003476:	4313      	orrs	r3, r2
 8003478:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	4a27      	ldr	r2, [pc, #156]	@ (800351c <TIM_OC3_SetConfig+0xe4>)
 800347e:	4013      	ands	r3, r2
 8003480:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	021b      	lsls	r3, r3, #8
 8003488:	697a      	ldr	r2, [r7, #20]
 800348a:	4313      	orrs	r3, r2
 800348c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a23      	ldr	r2, [pc, #140]	@ (8003520 <TIM_OC3_SetConfig+0xe8>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d10d      	bne.n	80034b2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	4a22      	ldr	r2, [pc, #136]	@ (8003524 <TIM_OC3_SetConfig+0xec>)
 800349a:	4013      	ands	r3, r2
 800349c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	021b      	lsls	r3, r3, #8
 80034a4:	697a      	ldr	r2, [r7, #20]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	4a1e      	ldr	r2, [pc, #120]	@ (8003528 <TIM_OC3_SetConfig+0xf0>)
 80034ae:	4013      	ands	r3, r2
 80034b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a1a      	ldr	r2, [pc, #104]	@ (8003520 <TIM_OC3_SetConfig+0xe8>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d007      	beq.n	80034ca <TIM_OC3_SetConfig+0x92>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a1b      	ldr	r2, [pc, #108]	@ (800352c <TIM_OC3_SetConfig+0xf4>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d003      	beq.n	80034ca <TIM_OC3_SetConfig+0x92>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a1a      	ldr	r2, [pc, #104]	@ (8003530 <TIM_OC3_SetConfig+0xf8>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d113      	bne.n	80034f2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	4a19      	ldr	r2, [pc, #100]	@ (8003534 <TIM_OC3_SetConfig+0xfc>)
 80034ce:	4013      	ands	r3, r2
 80034d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	4a18      	ldr	r2, [pc, #96]	@ (8003538 <TIM_OC3_SetConfig+0x100>)
 80034d6:	4013      	ands	r3, r2
 80034d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	011b      	lsls	r3, r3, #4
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	699b      	ldr	r3, [r3, #24]
 80034ea:	011b      	lsls	r3, r3, #4
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	68fa      	ldr	r2, [r7, #12]
 80034fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685a      	ldr	r2, [r3, #4]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	697a      	ldr	r2, [r7, #20]
 800350a:	621a      	str	r2, [r3, #32]
}
 800350c:	46c0      	nop			@ (mov r8, r8)
 800350e:	46bd      	mov	sp, r7
 8003510:	b006      	add	sp, #24
 8003512:	bd80      	pop	{r7, pc}
 8003514:	fffffeff 	.word	0xfffffeff
 8003518:	fffeff8f 	.word	0xfffeff8f
 800351c:	fffffdff 	.word	0xfffffdff
 8003520:	40012c00 	.word	0x40012c00
 8003524:	fffff7ff 	.word	0xfffff7ff
 8003528:	fffffbff 	.word	0xfffffbff
 800352c:	40014400 	.word	0x40014400
 8003530:	40014800 	.word	0x40014800
 8003534:	ffffefff 	.word	0xffffefff
 8003538:	ffffdfff 	.word	0xffffdfff

0800353c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b086      	sub	sp, #24
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a1b      	ldr	r3, [r3, #32]
 800354a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a1b      	ldr	r3, [r3, #32]
 8003550:	4a24      	ldr	r2, [pc, #144]	@ (80035e4 <TIM_OC4_SetConfig+0xa8>)
 8003552:	401a      	ands	r2, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	69db      	ldr	r3, [r3, #28]
 8003562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	4a20      	ldr	r2, [pc, #128]	@ (80035e8 <TIM_OC4_SetConfig+0xac>)
 8003568:	4013      	ands	r3, r2
 800356a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	4a1f      	ldr	r2, [pc, #124]	@ (80035ec <TIM_OC4_SetConfig+0xb0>)
 8003570:	4013      	ands	r3, r2
 8003572:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	021b      	lsls	r3, r3, #8
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	4313      	orrs	r3, r2
 800357e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	4a1b      	ldr	r2, [pc, #108]	@ (80035f0 <TIM_OC4_SetConfig+0xb4>)
 8003584:	4013      	ands	r3, r2
 8003586:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	031b      	lsls	r3, r3, #12
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	4313      	orrs	r3, r2
 8003592:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a17      	ldr	r2, [pc, #92]	@ (80035f4 <TIM_OC4_SetConfig+0xb8>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d007      	beq.n	80035ac <TIM_OC4_SetConfig+0x70>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4a16      	ldr	r2, [pc, #88]	@ (80035f8 <TIM_OC4_SetConfig+0xbc>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d003      	beq.n	80035ac <TIM_OC4_SetConfig+0x70>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	4a15      	ldr	r2, [pc, #84]	@ (80035fc <TIM_OC4_SetConfig+0xc0>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d109      	bne.n	80035c0 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	4a14      	ldr	r2, [pc, #80]	@ (8003600 <TIM_OC4_SetConfig+0xc4>)
 80035b0:	4013      	ands	r3, r2
 80035b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	019b      	lsls	r3, r3, #6
 80035ba:	697a      	ldr	r2, [r7, #20]
 80035bc:	4313      	orrs	r3, r2
 80035be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	68fa      	ldr	r2, [r7, #12]
 80035ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685a      	ldr	r2, [r3, #4]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	693a      	ldr	r2, [r7, #16]
 80035d8:	621a      	str	r2, [r3, #32]
}
 80035da:	46c0      	nop			@ (mov r8, r8)
 80035dc:	46bd      	mov	sp, r7
 80035de:	b006      	add	sp, #24
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	46c0      	nop			@ (mov r8, r8)
 80035e4:	ffffefff 	.word	0xffffefff
 80035e8:	feff8fff 	.word	0xfeff8fff
 80035ec:	fffffcff 	.word	0xfffffcff
 80035f0:	ffffdfff 	.word	0xffffdfff
 80035f4:	40012c00 	.word	0x40012c00
 80035f8:	40014400 	.word	0x40014400
 80035fc:	40014800 	.word	0x40014800
 8003600:	ffffbfff 	.word	0xffffbfff

08003604 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6a1b      	ldr	r3, [r3, #32]
 8003612:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a1b      	ldr	r3, [r3, #32]
 8003618:	4a21      	ldr	r2, [pc, #132]	@ (80036a0 <TIM_OC5_SetConfig+0x9c>)
 800361a:	401a      	ands	r2, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800362a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4a1d      	ldr	r2, [pc, #116]	@ (80036a4 <TIM_OC5_SetConfig+0xa0>)
 8003630:	4013      	ands	r3, r2
 8003632:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	4313      	orrs	r3, r2
 800363c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	4a19      	ldr	r2, [pc, #100]	@ (80036a8 <TIM_OC5_SetConfig+0xa4>)
 8003642:	4013      	ands	r3, r2
 8003644:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	041b      	lsls	r3, r3, #16
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	4313      	orrs	r3, r2
 8003650:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a15      	ldr	r2, [pc, #84]	@ (80036ac <TIM_OC5_SetConfig+0xa8>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d007      	beq.n	800366a <TIM_OC5_SetConfig+0x66>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a14      	ldr	r2, [pc, #80]	@ (80036b0 <TIM_OC5_SetConfig+0xac>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d003      	beq.n	800366a <TIM_OC5_SetConfig+0x66>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a13      	ldr	r2, [pc, #76]	@ (80036b4 <TIM_OC5_SetConfig+0xb0>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d109      	bne.n	800367e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	4a0c      	ldr	r2, [pc, #48]	@ (80036a0 <TIM_OC5_SetConfig+0x9c>)
 800366e:	4013      	ands	r3, r2
 8003670:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	021b      	lsls	r3, r3, #8
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	4313      	orrs	r3, r2
 800367c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	697a      	ldr	r2, [r7, #20]
 8003682:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	68fa      	ldr	r2, [r7, #12]
 8003688:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	685a      	ldr	r2, [r3, #4]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	621a      	str	r2, [r3, #32]
}
 8003698:	46c0      	nop			@ (mov r8, r8)
 800369a:	46bd      	mov	sp, r7
 800369c:	b006      	add	sp, #24
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	fffeffff 	.word	0xfffeffff
 80036a4:	fffeff8f 	.word	0xfffeff8f
 80036a8:	fffdffff 	.word	0xfffdffff
 80036ac:	40012c00 	.word	0x40012c00
 80036b0:	40014400 	.word	0x40014400
 80036b4:	40014800 	.word	0x40014800

080036b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b086      	sub	sp, #24
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a1b      	ldr	r3, [r3, #32]
 80036c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	4a22      	ldr	r2, [pc, #136]	@ (8003758 <TIM_OC6_SetConfig+0xa0>)
 80036ce:	401a      	ands	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	4a1e      	ldr	r2, [pc, #120]	@ (800375c <TIM_OC6_SetConfig+0xa4>)
 80036e4:	4013      	ands	r3, r2
 80036e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	021b      	lsls	r3, r3, #8
 80036ee:	68fa      	ldr	r2, [r7, #12]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	4a1a      	ldr	r2, [pc, #104]	@ (8003760 <TIM_OC6_SetConfig+0xa8>)
 80036f8:	4013      	ands	r3, r2
 80036fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	051b      	lsls	r3, r3, #20
 8003702:	693a      	ldr	r2, [r7, #16]
 8003704:	4313      	orrs	r3, r2
 8003706:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	4a16      	ldr	r2, [pc, #88]	@ (8003764 <TIM_OC6_SetConfig+0xac>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d007      	beq.n	8003720 <TIM_OC6_SetConfig+0x68>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4a15      	ldr	r2, [pc, #84]	@ (8003768 <TIM_OC6_SetConfig+0xb0>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d003      	beq.n	8003720 <TIM_OC6_SetConfig+0x68>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4a14      	ldr	r2, [pc, #80]	@ (800376c <TIM_OC6_SetConfig+0xb4>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d109      	bne.n	8003734 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	4a13      	ldr	r2, [pc, #76]	@ (8003770 <TIM_OC6_SetConfig+0xb8>)
 8003724:	4013      	ands	r3, r2
 8003726:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	029b      	lsls	r3, r3, #10
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	4313      	orrs	r3, r2
 8003732:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	697a      	ldr	r2, [r7, #20]
 8003738:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685a      	ldr	r2, [r3, #4]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	693a      	ldr	r2, [r7, #16]
 800374c:	621a      	str	r2, [r3, #32]
}
 800374e:	46c0      	nop			@ (mov r8, r8)
 8003750:	46bd      	mov	sp, r7
 8003752:	b006      	add	sp, #24
 8003754:	bd80      	pop	{r7, pc}
 8003756:	46c0      	nop			@ (mov r8, r8)
 8003758:	ffefffff 	.word	0xffefffff
 800375c:	feff8fff 	.word	0xfeff8fff
 8003760:	ffdfffff 	.word	0xffdfffff
 8003764:	40012c00 	.word	0x40012c00
 8003768:	40014400 	.word	0x40014400
 800376c:	40014800 	.word	0x40014800
 8003770:	fffbffff 	.word	0xfffbffff

08003774 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	221f      	movs	r2, #31
 8003784:	4013      	ands	r3, r2
 8003786:	2201      	movs	r2, #1
 8003788:	409a      	lsls	r2, r3
 800378a:	0013      	movs	r3, r2
 800378c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6a1b      	ldr	r3, [r3, #32]
 8003792:	697a      	ldr	r2, [r7, #20]
 8003794:	43d2      	mvns	r2, r2
 8003796:	401a      	ands	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6a1a      	ldr	r2, [r3, #32]
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	211f      	movs	r1, #31
 80037a4:	400b      	ands	r3, r1
 80037a6:	6879      	ldr	r1, [r7, #4]
 80037a8:	4099      	lsls	r1, r3
 80037aa:	000b      	movs	r3, r1
 80037ac:	431a      	orrs	r2, r3
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	621a      	str	r2, [r3, #32]
}
 80037b2:	46c0      	nop			@ (mov r8, r8)
 80037b4:	46bd      	mov	sp, r7
 80037b6:	b006      	add	sp, #24
 80037b8:	bd80      	pop	{r7, pc}
	...

080037bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	223c      	movs	r2, #60	@ 0x3c
 80037ca:	5c9b      	ldrb	r3, [r3, r2]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d101      	bne.n	80037d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037d0:	2302      	movs	r3, #2
 80037d2:	e050      	b.n	8003876 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	223c      	movs	r2, #60	@ 0x3c
 80037d8:	2101      	movs	r1, #1
 80037da:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	223d      	movs	r2, #61	@ 0x3d
 80037e0:	2102      	movs	r1, #2
 80037e2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a21      	ldr	r2, [pc, #132]	@ (8003880 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d108      	bne.n	8003810 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	4a20      	ldr	r2, [pc, #128]	@ (8003884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003802:	4013      	ands	r3, r2
 8003804:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	4313      	orrs	r3, r2
 800380e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2270      	movs	r2, #112	@ 0x70
 8003814:	4393      	bics	r3, r2
 8003816:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68fa      	ldr	r2, [r7, #12]
 800381e:	4313      	orrs	r3, r2
 8003820:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a14      	ldr	r2, [pc, #80]	@ (8003880 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d00a      	beq.n	800384a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	2380      	movs	r3, #128	@ 0x80
 800383a:	05db      	lsls	r3, r3, #23
 800383c:	429a      	cmp	r2, r3
 800383e:	d004      	beq.n	800384a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a10      	ldr	r2, [pc, #64]	@ (8003888 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d10c      	bne.n	8003864 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	2280      	movs	r2, #128	@ 0x80
 800384e:	4393      	bics	r3, r2
 8003850:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	68ba      	ldr	r2, [r7, #8]
 8003858:	4313      	orrs	r3, r2
 800385a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68ba      	ldr	r2, [r7, #8]
 8003862:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	223d      	movs	r2, #61	@ 0x3d
 8003868:	2101      	movs	r1, #1
 800386a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	223c      	movs	r2, #60	@ 0x3c
 8003870:	2100      	movs	r1, #0
 8003872:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	0018      	movs	r0, r3
 8003878:	46bd      	mov	sp, r7
 800387a:	b004      	add	sp, #16
 800387c:	bd80      	pop	{r7, pc}
 800387e:	46c0      	nop			@ (mov r8, r8)
 8003880:	40012c00 	.word	0x40012c00
 8003884:	ff0fffff 	.word	0xff0fffff
 8003888:	40000400 	.word	0x40000400

0800388c <memset>:
 800388c:	0003      	movs	r3, r0
 800388e:	1882      	adds	r2, r0, r2
 8003890:	4293      	cmp	r3, r2
 8003892:	d100      	bne.n	8003896 <memset+0xa>
 8003894:	4770      	bx	lr
 8003896:	7019      	strb	r1, [r3, #0]
 8003898:	3301      	adds	r3, #1
 800389a:	e7f9      	b.n	8003890 <memset+0x4>

0800389c <__libc_init_array>:
 800389c:	b570      	push	{r4, r5, r6, lr}
 800389e:	2600      	movs	r6, #0
 80038a0:	4c0c      	ldr	r4, [pc, #48]	@ (80038d4 <__libc_init_array+0x38>)
 80038a2:	4d0d      	ldr	r5, [pc, #52]	@ (80038d8 <__libc_init_array+0x3c>)
 80038a4:	1b64      	subs	r4, r4, r5
 80038a6:	10a4      	asrs	r4, r4, #2
 80038a8:	42a6      	cmp	r6, r4
 80038aa:	d109      	bne.n	80038c0 <__libc_init_array+0x24>
 80038ac:	2600      	movs	r6, #0
 80038ae:	f000 f823 	bl	80038f8 <_init>
 80038b2:	4c0a      	ldr	r4, [pc, #40]	@ (80038dc <__libc_init_array+0x40>)
 80038b4:	4d0a      	ldr	r5, [pc, #40]	@ (80038e0 <__libc_init_array+0x44>)
 80038b6:	1b64      	subs	r4, r4, r5
 80038b8:	10a4      	asrs	r4, r4, #2
 80038ba:	42a6      	cmp	r6, r4
 80038bc:	d105      	bne.n	80038ca <__libc_init_array+0x2e>
 80038be:	bd70      	pop	{r4, r5, r6, pc}
 80038c0:	00b3      	lsls	r3, r6, #2
 80038c2:	58eb      	ldr	r3, [r5, r3]
 80038c4:	4798      	blx	r3
 80038c6:	3601      	adds	r6, #1
 80038c8:	e7ee      	b.n	80038a8 <__libc_init_array+0xc>
 80038ca:	00b3      	lsls	r3, r6, #2
 80038cc:	58eb      	ldr	r3, [r5, r3]
 80038ce:	4798      	blx	r3
 80038d0:	3601      	adds	r6, #1
 80038d2:	e7f2      	b.n	80038ba <__libc_init_array+0x1e>
 80038d4:	080039fc 	.word	0x080039fc
 80038d8:	080039fc 	.word	0x080039fc
 80038dc:	08003a00 	.word	0x08003a00
 80038e0:	080039fc 	.word	0x080039fc

080038e4 <memcpy>:
 80038e4:	2300      	movs	r3, #0
 80038e6:	b510      	push	{r4, lr}
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d100      	bne.n	80038ee <memcpy+0xa>
 80038ec:	bd10      	pop	{r4, pc}
 80038ee:	5ccc      	ldrb	r4, [r1, r3]
 80038f0:	54c4      	strb	r4, [r0, r3]
 80038f2:	3301      	adds	r3, #1
 80038f4:	e7f8      	b.n	80038e8 <memcpy+0x4>
	...

080038f8 <_init>:
 80038f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038fa:	46c0      	nop			@ (mov r8, r8)
 80038fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038fe:	bc08      	pop	{r3}
 8003900:	469e      	mov	lr, r3
 8003902:	4770      	bx	lr

08003904 <_fini>:
 8003904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003906:	46c0      	nop			@ (mov r8, r8)
 8003908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800390a:	bc08      	pop	{r3}
 800390c:	469e      	mov	lr, r3
 800390e:	4770      	bx	lr
