# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Date created = 10:48:23  April 01, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Uart2Sdram2TFT_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name TOP_LEVEL_ENTITY uart2sdram2tft
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:48:23  APRIL 01, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 256
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VERILOG_FILE ../src/uart2sdram2tft.v
set_global_assignment -name VERILOG_FILE ../src/uart_byte_tx.v
set_global_assignment -name VERILOG_FILE ../src/uart_byte_rx.v
set_global_assignment -name VERILOG_FILE ../src/tft_ctrl.v
set_global_assignment -name SOURCE_FILE ../src/Sdram_Params.h
set_global_assignment -name VERILOG_FILE ../src/sdram_init.v
set_global_assignment -name VERILOG_FILE ../src/sdram_control_top.v
set_global_assignment -name VERILOG_FILE ../src/sdram_control.v
set_global_assignment -name VERILOG_FILE ../sim/uart2sdram2tft_tb.v
set_global_assignment -name VERILOG_FILE ../sim/sdram_control_top_tb.v
set_global_assignment -name SOURCE_FILE ../sim/sdr_parameters.h
set_global_assignment -name VERILOG_FILE ../sim/sdr.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH uart2sdram2tft_tb -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME uart2sdram2tft_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id uart2sdram2tft_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME uart2sdram2tft_tb -section_id uart2sdram2tft_tb
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name QIP_FILE ../core/fifo_wr.qip
set_global_assignment -name QIP_FILE ../core/fifo_rd.qip
set_global_assignment -name QIP_FILE ../core/pll.qip
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_E1 -to Clk50M
set_location_assignment PIN_E16 -to Rst_n
set_location_assignment PIN_M9 -to Sd_Ba[1]
set_location_assignment PIN_T12 -to Sd_Ba[0]
set_location_assignment PIN_R11 -to Sd_Cas_n
set_location_assignment PIN_T11 -to Sd_Cke
set_location_assignment PIN_T10 -to Sd_Clk
set_location_assignment PIN_R12 -to Sd_Cs_n
set_location_assignment PIN_P9 -to Sd_Dq[15]
set_location_assignment PIN_N8 -to Sd_Dq[14]
set_location_assignment PIN_M8 -to Sd_Dq[13]
set_location_assignment PIN_L8 -to Sd_Dq[12]
set_location_assignment PIN_K8 -to Sd_Dq[11]
set_location_assignment PIN_L9 -to Sd_Dq[10]
set_location_assignment PIN_K9 -to Sd_Dq[9]
set_location_assignment PIN_R9 -to Sd_Dq[8]
set_location_assignment PIN_R8 -to Sd_Dq[7]
set_location_assignment PIN_R6 -to Sd_Dq[6]
set_location_assignment PIN_T5 -to Sd_Dq[5]
set_location_assignment PIN_R5 -to Sd_Dq[4]
set_location_assignment PIN_T4 -to Sd_Dq[3]
set_location_assignment PIN_R4 -to Sd_Dq[2]
set_location_assignment PIN_T3 -to Sd_Dq[1]
set_location_assignment PIN_R3 -to Sd_Dq[0]
set_location_assignment PIN_R10 -to Sd_Dqm[1]
set_location_assignment PIN_T8 -to Sd_Dqm[0]
set_location_assignment PIN_N9 -to Sd_Ras_n
set_location_assignment PIN_N11 -to Sd_Sa[12]
set_location_assignment PIN_R13 -to Sd_Sa[11]
set_location_assignment PIN_M10 -to Sd_Sa[10]
set_location_assignment PIN_T14 -to Sd_Sa[9]
set_location_assignment PIN_R14 -to Sd_Sa[8]
set_location_assignment PIN_T15 -to Sd_Sa[7]
set_location_assignment PIN_L11 -to Sd_Sa[6]
set_location_assignment PIN_M11 -to Sd_Sa[5]
set_location_assignment PIN_N12 -to Sd_Sa[4]
set_location_assignment PIN_T13 -to Sd_Sa[3]
set_location_assignment PIN_P14 -to Sd_Sa[2]
set_location_assignment PIN_L10 -to Sd_Sa[1]
set_location_assignment PIN_P11 -to Sd_Sa[0]
set_location_assignment PIN_T9 -to Sd_We_n
set_location_assignment PIN_J15 -to TFT_clk
set_location_assignment PIN_J11 -to TFT_de
set_location_assignment PIN_K11 -to TFT_hs
set_location_assignment PIN_J12 -to TFT_pwm
set_location_assignment PIN_P16 -to TFT_rgb[15]
set_location_assignment PIN_N15 -to TFT_rgb[14]
set_location_assignment PIN_R16 -to TFT_rgb[13]
set_location_assignment PIN_P15 -to TFT_rgb[12]
set_location_assignment PIN_N13 -to TFT_rgb[11]
set_location_assignment PIN_L12 -to TFT_rgb[10]
set_location_assignment PIN_K12 -to TFT_rgb[9]
set_location_assignment PIN_L13 -to TFT_rgb[8]
set_location_assignment PIN_M12 -to TFT_rgb[7]
set_location_assignment PIN_L14 -to TFT_rgb[6]
set_location_assignment PIN_N16 -to TFT_rgb[5]
set_location_assignment PIN_J16 -to TFT_rgb[4]
set_location_assignment PIN_K15 -to TFT_rgb[3]
set_location_assignment PIN_K16 -to TFT_rgb[2]
set_location_assignment PIN_J13 -to TFT_rgb[1]
set_location_assignment PIN_L15 -to TFT_rgb[0]
set_location_assignment PIN_J14 -to TFT_vs
set_location_assignment PIN_B5 -to Uart_rx
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/uart2sdram2tft_tb.v -section_id uart2sdram2tft_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/sdr_parameters.h -section_id uart2sdram2tft_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/sdr.v -section_id uart2sdram2tft_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../src/uart2sdram2tft.v -section_id uart2sdram2tft_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../src/uart_byte_tx.v -section_id uart2sdram2tft_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../src/uart_byte_rx.v -section_id uart2sdram2tft_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../src/tft_ctrl.v -section_id uart2sdram2tft_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../src/Sdram_Params.h -section_id uart2sdram2tft_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../src/sdram_init.v -section_id uart2sdram2tft_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../src/sdram_control_top.v -section_id uart2sdram2tft_tb
set_global_assignment -name EDA_TEST_BENCH_FILE ../src/sdram_control.v -section_id uart2sdram2tft_tb
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top