// Seed: 2903711024
module module_0;
  tri1 id_1 = 1'b0;
endmodule
module module_1 (
    input logic   id_0,
    input supply1 id_1
);
  initial begin
    begin
      id_3 = 1'd0;
      if (((id_0.id_0))) id_3 <= id_0;
    end
  end
  module_0();
endmodule
module module_2 (
    output wor id_0,
    output tri1 id_1,
    output tri1 id_2,
    output supply0 id_3,
    output wor id_4,
    input wor id_5,
    input wire id_6,
    output tri1 id_7,
    inout wand id_8,
    output wand id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wand id_12,
    output wand id_13
);
  wire id_15, id_16;
  always $display((id_16));
  module_0();
endmodule
