

================================================================
== Vitis HLS Report for 'SHA256'
================================================================
* Date:           Sat Apr 23 18:59:40 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        SHA256
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.648 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_441_1  |       34|       34|         2|          1|          1|    34|       yes|
        |- Loop 2            |       12|       12|         1|          1|          1|    12|       yes|
        |- Loop 3            |       12|       12|         1|          1|          1|    12|       yes|
        |- Loop 4            |       12|       12|         1|          1|          1|    12|       yes|
        |- Loop 5            |       12|       12|         1|          1|          1|    12|       yes|
        |- Loop 6            |       12|       12|         1|          1|          1|    12|       yes|
        |- Loop 7            |       12|       12|         1|          1|          1|    12|       yes|
        |- Loop 8            |       12|       12|         1|          1|          1|    12|       yes|
        |- Loop 9            |       12|       12|         1|          1|          1|    12|       yes|
        |- VITIS_LOOP_441_1  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 1, depth = 1
  * Pipeline-6: initiation interval (II) = 1, depth = 1
  * Pipeline-7: initiation interval (II) = 1, depth = 1
  * Pipeline-8: initiation interval (II) = 1, depth = 1
  * Pipeline-9: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 10
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 1, States = { 5 }
  Pipeline-2 : II = 1, D = 1, States = { 7 }
  Pipeline-3 : II = 1, D = 1, States = { 9 }
  Pipeline-4 : II = 1, D = 1, States = { 11 }
  Pipeline-5 : II = 1, D = 1, States = { 13 }
  Pipeline-6 : II = 1, D = 1, States = { 15 }
  Pipeline-7 : II = 1, D = 1, States = { 17 }
  Pipeline-8 : II = 1, D = 1, States = { 19 }
  Pipeline-9 : II = 2, D = 3, States = { 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 9 
10 --> 11 
11 --> 12 11 
12 --> 13 
13 --> 14 13 
14 --> 15 
15 --> 16 15 
16 --> 17 
17 --> 18 17 
18 --> 19 
19 --> 20 19 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 27 26 
26 --> 24 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 29 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_4, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %hash"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hash, void @empty_4, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_5, void @empty, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_2, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%h0 = alloca i64 1" [main.c:20]   --->   Operation 35 'alloca' 'h0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%h1 = alloca i64 1" [main.c:21]   --->   Operation 36 'alloca' 'h1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%h2 = alloca i64 1" [main.c:22]   --->   Operation 37 'alloca' 'h2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%h3 = alloca i64 1" [main.c:23]   --->   Operation 38 'alloca' 'h3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%h4 = alloca i64 1" [main.c:24]   --->   Operation 39 'alloca' 'h4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%h5 = alloca i64 1" [main.c:25]   --->   Operation 40 'alloca' 'h5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%h6 = alloca i64 1" [main.c:26]   --->   Operation 41 'alloca' 'h6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%h7 = alloca i64 1" [main.c:27]   --->   Operation 42 'alloca' 'h7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_1 : Operation 43 [1/1] (1.61ns)   --->   "%br_ln441 = br void" [main.c:441]   --->   Operation 43 'br' 'br_ln441' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln443, void, i6 0, void" [main.c:443]   --->   Operation 44 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.94ns)   --->   "%add_ln443 = add i6 %i, i6 1" [main.c:443]   --->   Operation 45 'add' 'add_ln443' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str6"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.45ns)   --->   "%icmp_ln441 = icmp_eq  i6 %i, i6 34" [main.c:441]   --->   Operation 47 'icmp' 'icmp_ln441' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 34, i64 34, i64 34"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln441 = br i1 %icmp_ln441, void, void %memset.loop16.preheader" [main.c:441]   --->   Operation 49 'br' 'br_ln441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [main.c:443]   --->   Operation 50 'zext' 'i_cast' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_str_8_addr = getelementptr i8 %p_str_8, i64 0, i64 %i_cast" [main.c:441]   --->   Operation 51 'getelementptr' 'p_str_8_addr' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.15ns)   --->   "%p_str_8_load = load i6 %p_str_8_addr" [main.c:441]   --->   Operation 52 'load' 'p_str_8_load' <Predicate = (!icmp_ln441)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 35> <ROM>

State 3 <SV = 2> <Delay = 3.15>
ST_3 : Operation 53 [1/2] (2.15ns)   --->   "%p_str_8_load = load i6 %p_str_8_addr" [main.c:441]   --->   Operation 53 'load' 'p_str_8_load' <Predicate = (!icmp_ln441)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 35> <ROM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln442 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [main.c:442]   --->   Operation 54 'specloopname' 'specloopname_ln442' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.00ns)   --->   "%write_ln442 = write void @_ssdm_op_Write.s_axilite.i8P0A, i8 %hash, i8 %p_str_8_load" [main.c:442]   --->   Operation 55 'write' 'write_ln442' <Predicate = (!icmp_ln441)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln441 = br void" [main.c:441]   --->   Operation 56 'br' 'br_ln441' <Predicate = (!icmp_ln441)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.61>
ST_4 : Operation 57 [1/1] (1.61ns)   --->   "%br_ln0 = br void %memset.loop16"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>

State 5 <SV = 3> <Delay = 3.59>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_16 = phi i4 %empty_17, void %memset.loop16.split, i4 0, void %memset.loop16.preheader"   --->   Operation 58 'phi' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.77ns)   --->   "%empty_17 = add i4 %empty_16, i4 1"   --->   Operation 59 'add' 'empty_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str7"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.44ns)   --->   "%exitcond238 = icmp_eq  i4 %empty_16, i4 12"   --->   Operation 61 'icmp' 'exitcond238' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 62 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond238, void %memset.loop16.split, void %memset.loop14.preheader"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_16"   --->   Operation 64 'zext' 'p_cast' <Predicate = (!exitcond238)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%h0_addr = getelementptr i7 %h0, i64 0, i64 %p_cast"   --->   Operation 65 'getelementptr' 'h0_addr' <Predicate = (!exitcond238)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.15ns)   --->   "%store_ln0 = store i7 0, i4 %h0_addr"   --->   Operation 66 'store' 'store_ln0' <Predicate = (!exitcond238)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop16"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!exitcond238)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.61>
ST_6 : Operation 68 [1/1] (1.61ns)   --->   "%br_ln0 = br void %memset.loop14"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>

State 7 <SV = 5> <Delay = 3.59>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%empty_19 = phi i4 %empty_20, void %memset.loop14.split, i4 0, void %memset.loop14.preheader"   --->   Operation 69 'phi' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.77ns)   --->   "%empty_20 = add i4 %empty_19, i4 1"   --->   Operation 70 'add' 'empty_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str8"   --->   Operation 71 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.44ns)   --->   "%exitcond227 = icmp_eq  i4 %empty_19, i4 12"   --->   Operation 72 'icmp' 'exitcond227' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 73 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond227, void %memset.loop14.split, void %memset.loop12.preheader"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%p_cast1 = zext i4 %empty_19"   --->   Operation 75 'zext' 'p_cast1' <Predicate = (!exitcond227)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%h1_addr = getelementptr i7 %h1, i64 0, i64 %p_cast1"   --->   Operation 76 'getelementptr' 'h1_addr' <Predicate = (!exitcond227)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.15ns)   --->   "%store_ln0 = store i7 0, i4 %h1_addr"   --->   Operation 77 'store' 'store_ln0' <Predicate = (!exitcond227)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop14"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!exitcond227)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.61>
ST_8 : Operation 79 [1/1] (1.61ns)   --->   "%br_ln0 = br void %memset.loop12"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>

State 9 <SV = 7> <Delay = 3.59>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%empty_22 = phi i4 %empty_23, void %memset.loop12.split, i4 0, void %memset.loop12.preheader"   --->   Operation 80 'phi' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (1.77ns)   --->   "%empty_23 = add i4 %empty_22, i4 1"   --->   Operation 81 'add' 'empty_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str9"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (1.44ns)   --->   "%exitcond216 = icmp_eq  i4 %empty_22, i4 12"   --->   Operation 83 'icmp' 'exitcond216' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 84 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond216, void %memset.loop12.split, void %memset.loop10.preheader"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%p_cast2 = zext i4 %empty_22"   --->   Operation 86 'zext' 'p_cast2' <Predicate = (!exitcond216)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%h2_addr = getelementptr i7 %h2, i64 0, i64 %p_cast2"   --->   Operation 87 'getelementptr' 'h2_addr' <Predicate = (!exitcond216)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (2.15ns)   --->   "%store_ln0 = store i7 0, i4 %h2_addr"   --->   Operation 88 'store' 'store_ln0' <Predicate = (!exitcond216)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop12"   --->   Operation 89 'br' 'br_ln0' <Predicate = (!exitcond216)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.61>
ST_10 : Operation 90 [1/1] (1.61ns)   --->   "%br_ln0 = br void %memset.loop10"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>

State 11 <SV = 9> <Delay = 3.59>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%empty_25 = phi i4 %empty_26, void %memset.loop10.split, i4 0, void %memset.loop10.preheader"   --->   Operation 91 'phi' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (1.77ns)   --->   "%empty_26 = add i4 %empty_25, i4 1"   --->   Operation 92 'add' 'empty_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str10"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (1.44ns)   --->   "%exitcond205 = icmp_eq  i4 %empty_25, i4 12"   --->   Operation 94 'icmp' 'exitcond205' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 95 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond205, void %memset.loop10.split, void %memset.loop8.preheader"   --->   Operation 96 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%p_cast3 = zext i4 %empty_25"   --->   Operation 97 'zext' 'p_cast3' <Predicate = (!exitcond205)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%h3_addr = getelementptr i7 %h3, i64 0, i64 %p_cast3"   --->   Operation 98 'getelementptr' 'h3_addr' <Predicate = (!exitcond205)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (2.15ns)   --->   "%store_ln0 = store i7 0, i4 %h3_addr"   --->   Operation 99 'store' 'store_ln0' <Predicate = (!exitcond205)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop10"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!exitcond205)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 1.61>
ST_12 : Operation 101 [1/1] (1.61ns)   --->   "%br_ln0 = br void %memset.loop8"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>

State 13 <SV = 11> <Delay = 3.59>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%empty_28 = phi i4 %empty_29, void %memset.loop8.split, i4 0, void %memset.loop8.preheader"   --->   Operation 102 'phi' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (1.77ns)   --->   "%empty_29 = add i4 %empty_28, i4 1"   --->   Operation 103 'add' 'empty_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str11"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (1.44ns)   --->   "%exitcond194 = icmp_eq  i4 %empty_28, i4 12"   --->   Operation 105 'icmp' 'exitcond194' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 106 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond194, void %memset.loop8.split, void %memset.loop6.preheader"   --->   Operation 107 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%p_cast4 = zext i4 %empty_28"   --->   Operation 108 'zext' 'p_cast4' <Predicate = (!exitcond194)> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%h4_addr = getelementptr i7 %h4, i64 0, i64 %p_cast4"   --->   Operation 109 'getelementptr' 'h4_addr' <Predicate = (!exitcond194)> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (2.15ns)   --->   "%store_ln0 = store i7 0, i4 %h4_addr"   --->   Operation 110 'store' 'store_ln0' <Predicate = (!exitcond194)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop8"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!exitcond194)> <Delay = 0.00>

State 14 <SV = 12> <Delay = 1.61>
ST_14 : Operation 112 [1/1] (1.61ns)   --->   "%br_ln0 = br void %memset.loop6"   --->   Operation 112 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>

State 15 <SV = 13> <Delay = 3.59>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%empty_31 = phi i4 %empty_32, void %memset.loop6.split, i4 0, void %memset.loop6.preheader"   --->   Operation 113 'phi' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (1.77ns)   --->   "%empty_32 = add i4 %empty_31, i4 1"   --->   Operation 114 'add' 'empty_32' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str12"   --->   Operation 115 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (1.44ns)   --->   "%exitcond183 = icmp_eq  i4 %empty_31, i4 12"   --->   Operation 116 'icmp' 'exitcond183' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 117 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond183, void %memset.loop6.split, void %memset.loop4.preheader"   --->   Operation 118 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%p_cast5 = zext i4 %empty_31"   --->   Operation 119 'zext' 'p_cast5' <Predicate = (!exitcond183)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%h5_addr = getelementptr i7 %h5, i64 0, i64 %p_cast5"   --->   Operation 120 'getelementptr' 'h5_addr' <Predicate = (!exitcond183)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (2.15ns)   --->   "%store_ln0 = store i7 0, i4 %h5_addr"   --->   Operation 121 'store' 'store_ln0' <Predicate = (!exitcond183)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop6"   --->   Operation 122 'br' 'br_ln0' <Predicate = (!exitcond183)> <Delay = 0.00>

State 16 <SV = 14> <Delay = 1.61>
ST_16 : Operation 123 [1/1] (1.61ns)   --->   "%br_ln0 = br void %memset.loop4"   --->   Operation 123 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>

State 17 <SV = 15> <Delay = 3.59>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%empty_34 = phi i4 %empty_35, void %memset.loop4.split, i4 0, void %memset.loop4.preheader"   --->   Operation 124 'phi' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (1.77ns)   --->   "%empty_35 = add i4 %empty_34, i4 1"   --->   Operation 125 'add' 'empty_35' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str13"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (1.44ns)   --->   "%exitcond172 = icmp_eq  i4 %empty_34, i4 12"   --->   Operation 127 'icmp' 'exitcond172' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 128 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond172, void %memset.loop4.split, void %memset.loop.preheader"   --->   Operation 129 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%p_cast6 = zext i4 %empty_34"   --->   Operation 130 'zext' 'p_cast6' <Predicate = (!exitcond172)> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%h6_addr = getelementptr i7 %h6, i64 0, i64 %p_cast6"   --->   Operation 131 'getelementptr' 'h6_addr' <Predicate = (!exitcond172)> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (2.15ns)   --->   "%store_ln0 = store i7 0, i4 %h6_addr"   --->   Operation 132 'store' 'store_ln0' <Predicate = (!exitcond172)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop4"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!exitcond172)> <Delay = 0.00>

State 18 <SV = 16> <Delay = 1.61>
ST_18 : Operation 134 [1/1] (1.61ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 134 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>

State 19 <SV = 17> <Delay = 3.59>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%empty_37 = phi i4 %empty_38, void %memset.loop.split, i4 0, void %memset.loop.preheader"   --->   Operation 135 'phi' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (1.77ns)   --->   "%empty_38 = add i4 %empty_37, i4 1"   --->   Operation 136 'add' 'empty_38' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str14"   --->   Operation 137 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (1.44ns)   --->   "%exitcond1 = icmp_eq  i4 %empty_37, i4 12"   --->   Operation 138 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 139 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %memset.loop.split, void %split"   --->   Operation 140 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%p_cast7 = zext i4 %empty_37"   --->   Operation 141 'zext' 'p_cast7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%h7_addr = getelementptr i7 %h7, i64 0, i64 %p_cast7"   --->   Operation 142 'getelementptr' 'h7_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (2.15ns)   --->   "%store_ln0 = store i7 0, i4 %h7_addr"   --->   Operation 143 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 144 'br' 'br_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>

State 20 <SV = 18> <Delay = 1.83>
ST_20 : Operation 145 [2/2] (1.83ns)   --->   "%call_ln41 = call void @hexToBin, i8 %p_str, i7 %h0, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:41]   --->   Operation 145 'call' 'call_ln41' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 19> <Delay = 0.00>
ST_21 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln41 = call void @hexToBin, i8 %p_str, i7 %h0, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:41]   --->   Operation 146 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 20> <Delay = 1.83>
ST_22 : Operation 147 [2/2] (1.83ns)   --->   "%call_ln42 = call void @hexToBin, i8 %p_str_1, i7 %h1, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:42]   --->   Operation 147 'call' 'call_ln42' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 148 [2/2] (1.83ns)   --->   "%call_ln43 = call void @hexToBin, i8 %p_str_2, i7 %h2, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:43]   --->   Operation 148 'call' 'call_ln43' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 149 [2/2] (1.83ns)   --->   "%call_ln44 = call void @hexToBin, i8 %p_str_3, i7 %h3, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:44]   --->   Operation 149 'call' 'call_ln44' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 150 [2/2] (1.83ns)   --->   "%call_ln45 = call void @hexToBin, i8 %p_str_4, i7 %h4, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:45]   --->   Operation 150 'call' 'call_ln45' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 151 [2/2] (1.83ns)   --->   "%call_ln46 = call void @hexToBin, i8 %p_str_4, i7 %h0, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:46]   --->   Operation 151 'call' 'call_ln46' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 152 [2/2] (1.83ns)   --->   "%call_ln47 = call void @hexToBin, i8 %p_str_5, i7 %h5, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:47]   --->   Operation 152 'call' 'call_ln47' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 153 [2/2] (1.83ns)   --->   "%call_ln48 = call void @hexToBin, i8 %p_str_6, i7 %h6, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:48]   --->   Operation 153 'call' 'call_ln48' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 154 [2/2] (1.83ns)   --->   "%call_ln49 = call void @hexToBin, i8 %p_str_7, i7 %h7, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:49]   --->   Operation 154 'call' 'call_ln49' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 21> <Delay = 1.61>
ST_23 : Operation 155 [1/2] (0.00ns)   --->   "%call_ln42 = call void @hexToBin, i8 %p_str_1, i7 %h1, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:42]   --->   Operation 155 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 156 [1/2] (0.00ns)   --->   "%call_ln43 = call void @hexToBin, i8 %p_str_2, i7 %h2, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:43]   --->   Operation 156 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln44 = call void @hexToBin, i8 %p_str_3, i7 %h3, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:44]   --->   Operation 157 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 158 [1/2] (0.00ns)   --->   "%call_ln45 = call void @hexToBin, i8 %p_str_4, i7 %h4, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:45]   --->   Operation 158 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln46 = call void @hexToBin, i8 %p_str_4, i7 %h0, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:46]   --->   Operation 159 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 160 [1/2] (0.00ns)   --->   "%call_ln47 = call void @hexToBin, i8 %p_str_5, i7 %h5, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:47]   --->   Operation 160 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln48 = call void @hexToBin, i8 %p_str_6, i7 %h6, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:48]   --->   Operation 161 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln49 = call void @hexToBin, i8 %p_str_7, i7 %h7, i8 %p_str_25, i8 %p_str_24, i8 %p_str_23, i8 %p_str_22, i8 %p_str_21, i8 %p_str_20, i8 %p_str_19, i8 %p_str_18, i8 %p_str_17, i8 %p_str_16, i8 %p_str_15, i8 %p_str_14, i8 %p_str_13, i8 %p_str_12, i8 %p_str_11, i8 %p_str_10, i8 %p_str_9" [main.c:49]   --->   Operation 162 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 163 [1/1] (1.61ns)   --->   "%br_ln441 = br void" [main.c:441]   --->   Operation 163 'br' 'br_ln441' <Predicate = true> <Delay = 1.61>

State 24 <SV = 22> <Delay = 3.56>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%i_3 = phi i64 %add_ln443_1, void, i64 0, void %split" [main.c:443]   --->   Operation 164 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (3.56ns)   --->   "%add_ln443_1 = add i64 %i_3, i64 1" [main.c:443]   --->   Operation 165 'add' 'add_ln443_1' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%h0_addr_1 = getelementptr i7 %h0, i64 0, i64 %i_3" [main.c:441]   --->   Operation 166 'getelementptr' 'h0_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [2/2] (2.15ns)   --->   "%h0_load = load i4 %h0_addr_1" [main.c:441]   --->   Operation 167 'load' 'h0_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>

State 25 <SV = 23> <Delay = 3.61>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str15"   --->   Operation 168 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 169 [1/2] (2.15ns)   --->   "%h0_load = load i4 %h0_addr_1" [main.c:441]   --->   Operation 169 'load' 'h0_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 12> <RAM>
ST_25 : Operation 170 [1/1] (1.46ns)   --->   "%icmp_ln441_1 = icmp_eq  i7 %h0_load, i7 0" [main.c:441]   --->   Operation 170 'icmp' 'icmp_ln441_1' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln441 = br i1 %icmp_ln441_1, void, void %cpy.exit" [main.c:441]   --->   Operation 171 'br' 'br_ln441' <Predicate = true> <Delay = 0.00>

State 26 <SV = 24> <Delay = 1.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln441 = zext i7 %h0_load" [main.c:441]   --->   Operation 172 'zext' 'zext_ln441' <Predicate = (!icmp_ln441_1)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln442 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [main.c:442]   --->   Operation 173 'specloopname' 'specloopname_ln442' <Predicate = (!icmp_ln441_1)> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (1.00ns)   --->   "%write_ln442 = write void @_ssdm_op_Write.s_axilite.i8P0A, i8 %hash, i8 %zext_ln441" [main.c:442]   --->   Operation 174 'write' 'write_ln442' <Predicate = (!icmp_ln441_1)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln441 = br void" [main.c:441]   --->   Operation 175 'br' 'br_ln441' <Predicate = (!icmp_ln441_1)> <Delay = 0.00>

State 27 <SV = 24> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln261 = ret i64 0" [main.c:261]   --->   Operation 176 'ret' 'ret_ln261' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', main.c:443) with incoming values : ('add_ln443', main.c:443) [72]  (1.61 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'phi' operation ('i', main.c:443) with incoming values : ('add_ln443', main.c:443) [72]  (0 ns)
	'getelementptr' operation ('p_str_8_addr', main.c:441) [80]  (0 ns)
	'load' operation ('p_str_8_load', main.c:441) on array 'p_str_8' [81]  (2.15 ns)

 <State 3>: 3.15ns
The critical path consists of the following:
	'load' operation ('p_str_8_load', main.c:441) on array 'p_str_8' [81]  (2.15 ns)
	s_axi write on port 'hash' (main.c:442) [83]  (1 ns)

 <State 4>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_16') with incoming values : ('empty_17') [88]  (1.61 ns)

 <State 5>: 3.59ns
The critical path consists of the following:
	'phi' operation ('empty_16') with incoming values : ('empty_17') [88]  (0 ns)
	'getelementptr' operation ('h0_addr') [96]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'h0', main.c:20 [97]  (2.15 ns)
	blocking operation 1.44 ns on control path)

 <State 6>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_19') with incoming values : ('empty_20') [102]  (1.61 ns)

 <State 7>: 3.59ns
The critical path consists of the following:
	'phi' operation ('empty_19') with incoming values : ('empty_20') [102]  (0 ns)
	'getelementptr' operation ('h1_addr') [110]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'h1', main.c:21 [111]  (2.15 ns)
	blocking operation 1.44 ns on control path)

 <State 8>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_22') with incoming values : ('empty_23') [116]  (1.61 ns)

 <State 9>: 3.59ns
The critical path consists of the following:
	'phi' operation ('empty_22') with incoming values : ('empty_23') [116]  (0 ns)
	'getelementptr' operation ('h2_addr') [124]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'h2', main.c:22 [125]  (2.15 ns)
	blocking operation 1.44 ns on control path)

 <State 10>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_25') with incoming values : ('empty_26') [130]  (1.61 ns)

 <State 11>: 3.59ns
The critical path consists of the following:
	'phi' operation ('empty_25') with incoming values : ('empty_26') [130]  (0 ns)
	'getelementptr' operation ('h3_addr') [138]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'h3', main.c:23 [139]  (2.15 ns)
	blocking operation 1.44 ns on control path)

 <State 12>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_28') with incoming values : ('empty_29') [144]  (1.61 ns)

 <State 13>: 3.59ns
The critical path consists of the following:
	'phi' operation ('empty_28') with incoming values : ('empty_29') [144]  (0 ns)
	'getelementptr' operation ('h4_addr') [152]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'h4', main.c:24 [153]  (2.15 ns)
	blocking operation 1.44 ns on control path)

 <State 14>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_31') with incoming values : ('empty_32') [158]  (1.61 ns)

 <State 15>: 3.59ns
The critical path consists of the following:
	'phi' operation ('empty_31') with incoming values : ('empty_32') [158]  (0 ns)
	'getelementptr' operation ('h5_addr') [166]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'h5', main.c:25 [167]  (2.15 ns)
	blocking operation 1.44 ns on control path)

 <State 16>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_34') with incoming values : ('empty_35') [172]  (1.61 ns)

 <State 17>: 3.59ns
The critical path consists of the following:
	'phi' operation ('empty_34') with incoming values : ('empty_35') [172]  (0 ns)
	'getelementptr' operation ('h6_addr') [180]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'h6', main.c:26 [181]  (2.15 ns)
	blocking operation 1.44 ns on control path)

 <State 18>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_37') with incoming values : ('empty_38') [186]  (1.61 ns)

 <State 19>: 3.59ns
The critical path consists of the following:
	'phi' operation ('empty_37') with incoming values : ('empty_38') [186]  (0 ns)
	'getelementptr' operation ('h7_addr') [194]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'h7', main.c:27 [195]  (2.15 ns)
	blocking operation 1.44 ns on control path)

 <State 20>: 1.84ns
The critical path consists of the following:
	'call' operation ('call_ln41', main.c:41) to 'hexToBin' [198]  (1.84 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 1.84ns
The critical path consists of the following:
	'call' operation ('call_ln42', main.c:42) to 'hexToBin' [199]  (1.84 ns)

 <State 23>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', main.c:443) with incoming values : ('add_ln443_1', main.c:443) [209]  (1.61 ns)

 <State 24>: 3.56ns
The critical path consists of the following:
	'phi' operation ('i', main.c:443) with incoming values : ('add_ln443_1', main.c:443) [209]  (0 ns)
	'add' operation ('add_ln443_1', main.c:443) [210]  (3.56 ns)

 <State 25>: 3.62ns
The critical path consists of the following:
	'load' operation ('h0_load', main.c:441) on array 'h0', main.c:20 [213]  (2.15 ns)
	'icmp' operation ('icmp_ln441_1', main.c:441) [214]  (1.47 ns)

 <State 26>: 1ns
The critical path consists of the following:
	s_axi write on port 'hash' (main.c:442) [219]  (1 ns)

 <State 27>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
