#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Oct 26 18:36:39 2017
# Process ID: 1192
# Current directory: C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3840 C:\Users\username\Desktop\HardwareDesignFall2017\InClassExamples\UART\UART.xpr
# Log file: C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/vivado.log
# Journal file: C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.xpr
update_compile_order -fileset sources_1
remove_files -fileset fifo_generator_0 C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
file delete -force C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.1 -module_name fifo_generator_0
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {256} CONFIG.Reset_Pin {false} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {256} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Data_Count_Width {8} CONFIG.Write_Data_Count_Width {8} CONFIG.Read_Data_Count_Width {8} CONFIG.Full_Threshold_Assert_Value {255} CONFIG.Full_Threshold_Negate_Value {254} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files c:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_run -jobs 2 fifo_generator_0_synth_1
wait_on_run fifo_generator_0_synth_1
generate_target all [get_files  c:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -force -quiet
reset_run fifo_generator_0_synth_1
launch_run  fifo_generator_0_synth_1
wait_on_run fifo_generator_0_synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.runs/impl_1/toplevel.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.runs/impl_1/toplevel.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_target all [get_files  c:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
export_ip_user_files -of_objects  [get_files  c:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset fifo_generator_0] c:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_run  fifo_generator_0_synth_1
wait_on_run fifo_generator_0_synth_1
export_simulation -of_objects [get_files c:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.ip_user_files -ipstatic_source_dir C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/UART/UART.runs/impl_1/toplevel.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
