TRIG0_CONF;0x0001;0x0023
TRIG1_CONF;0x0002;0x2A23
TRIG2_CONF;0x0003;0x3621
TRIG3_CONF;0x0004;0x3F21
IR_STATUS;0x0010;0x0001
IR_EN;0x0011;0x1000
IR_CLEAR;0x0012;0x0000
IR_TRIG_MAP;0x0013;0x000A
CLK_CONF;0x0020;0x0048
XOSC_CLK_CONF;0x0022;0x0008
RC_CLK_CONF;0x0024;0x0000
RC_T_TRIM;0x0025;0x0180
RC_TRIM_VAL;0x0027;0x0000
TEST;0x00A0;0x0000
I2C_CONF;0x010F;0x3333
CHIP_TYPE;0x0200;0x8002
CHIP0_UID;0x0201;0x399F
CHIP1_UID;0x0202;0x20C4
CHIP2_UID;0x0203;0xC934
TEMP_CAL;0x0204;0x0015
EFUSE;0x0210;0xC000
EFUSE_DIV;0x0211;0x4AFF
SEQ_MAIN_CONF;0x0300;0x0001
FRAME_COUNTER;0x0301;0x0002
FRAME_REP_CONF;0x0302;0x0000
FRAME0_TIME;0x0303;0x960D
FRAME0_LIST_REP;0x0304;0x0080
FRAME0_HEATING;0x0305;0x0002
FRAME0_SEQ_TRIG_MAP_IRQ;0x0306;0x0400
FRAME0_LIST0_CONF;0x030B;0x0001
FRAME0_LIST1_CONF;0x030C;0x0002
FRAME0_LIST2_CONF;0x030D;0x0004
FRAME0_LIST3_CONF;0x030E;0x0006
FRAME1_TIME;0x0313;0x0000
FRAME1_LIST_REP;0x0314;0x0000
FRAME1_HEATING;0x0315;0x0002
FRAME1_SEQ_TRIG_MAP_IRQ;0x0316;0x0000
FRAME1_LIST0_CONF;0x031B;0x0000
FRAME1_LIST1_CONF;0x031C;0x0002
FRAME1_LIST2_CONF;0x031D;0x0004
FRAME1_LIST3_CONF;0x031E;0x0006
PC0_CONF_TIME;0x0383;0x9605
PC1_CONF_TIME;0x038B;0x9605
PC2_CONF_TIME;0x0393;0x9605
PC3_CONF_TIME;0x039B;0x9605
T_BOOT_VCO_FS;0x03C3;0x0F00
T_BOOT_TXCHAIN;0x03C4;0x0028
T_BOOT_RXCHAIN;0x03C5;0x0032
T_BOOT_ADC;0x03C6;0x029E
T_BOOT_BANDGAP;0x03C7;0x1140
T_BOOT_REF_CLK;0x03C8;0x728E
T_BOOT_EXT_LDO;0x03C9;0x5DC7
T_AFC;0x03CB;0x0009
SEQ_TRIG_MAP_AP;0x03D2;0x0000
SEQ_TRIG_MAP_LDO;0x03D3;0x0000
SEQ_TRIG_MAP_BT;0x03D4;0x0000
SEQ_EN_OW;0x0400;0x0063
VCO_T_RAMP_DN;0x1000;0x0009
VCO_T_DAC;0x1001;0x00C0
VCO_TRIG_MAP;0x100F;0x0000
VCO_PC0_DAC_OFFSET;0x1010;0x0000
VCO_PC1_DAC_OFFSET;0x1011;0x0000
VCO_PC2_DAC_OFFSET;0x1012;0x0000
VCO_PC3_DAC_OFFSET;0x1013;0x0000
VCO_DAC_VALUE;0x1031;0x01B5
VCO_AFC_CONF;0x1032;0x010B
VCO_AFC_DURATION;0x1033;0x0133
VCO_AFC_CNT0;0x1034;0x5E79
VCO_AFC_CNT1;0x1035;0x0000
VCO_AFC_REF0;0x1036;0x5E78
VCO_AFC_REF1;0x1037;0x0000
VCO_AFC_TH0;0x1038;0x030A
VCO_AFC_TH1;0x1039;0x0103
VCO_TEST0;0x1050;0x03DF
VCO_TEST1;0x1051;0x0040
ADC_GLOB_CONF;0x1800;0x1000
ADC_CONF;0x1801;0x5C49
ADC_T_SAMPLE;0x1802;0x0014
ADC_T_SENSOR;0x1803;0x00A4
ADC_SENSE_CONF;0x1804;0x0000
ADC_ENV_CHK_S1_REF;0x1810;0x0000
ADC_ENV_CHK_S2_REF;0x1811;0x0000
ADC_ENV_CHK_S1_DRIFT;0x1812;0x0000
ADC_ENV_CHK_S2_DRIFT;0x1813;0x0000
ADC_TRIG_MAP;0x1820;0x0000
ADC_TEST_IN;0x1830;0x0000
ADC_TEST0_OUT;0x1831;0x0000
TX_T_BIAS;0x2000;0x0001
TX_T_BUF;0x2001;0x0001
TX_T_RF;0x2002;0x0002
TX_T_RAMP_DN;0x2003;0x0008
TX_TRIG_MAP;0x2010;0x0000
TX1_PC0_CONF;0x2100;0x0065
TX1_PC1_CONF;0x2101;0x0066
TX1_PC2_CONF;0x2102;0x0066
TX1_PC3_CONF;0x2103;0x0066
TX2_PC0_CONF;0x2110;0x007F
TX2_PC1_CONF;0x2111;0x0066
TX2_PC2_CONF;0x2112;0x0066
TX2_PC3_CONF;0x2113;0x0066
TX_CONF;0x2180;0x007B
TX1_TEST;0x2500;0x07FF
TX2_TEST;0x2501;0x0FFC
RX_T_BIAS;0x2801;0x0005
RX_T_RF;0x2802;0x0007
RX_T_MIX;0x2803;0x0006
RX1_PC0_CONF;0x2810;0x0001
RX1_PC1_CONF;0x2811;0x0000
RX1_PC2_CONF;0x2812;0x0000
RX1_PC3_CONF;0x2813;0x0000
RX2_PC0_CONF;0x2820;0x0000
RX2_PC1_CONF;0x2821;0x0000
RX2_PC2_CONF;0x2822;0x0000
RX2_PC3_CONF;0x2823;0x0000
RX_TRIG_MAP;0x2840;0x0000
RX1_TEST;0x2880;0x0000
RX2_TEST;0x2881;0x0000
RX_MIX_TEST;0x2888;0x0000
RX_TEST;0x2890;0x0000
RX_BITE0;0x2891;0x0304
RX_BITE1;0x2892;0x0190
RXABB_T_BIAS;0x2900;0x0001
RXABB_HF_DELAY;0x2901;0x0007
RXABB_HF_ON_T;0x2902;0x1810
RXABB_CONF;0x2910;0x0001
RXABB_TEST;0x2920;0x0000
RXABB_TRIG_MAP;0x2928;0x0000
IMBALANCE_COMP;0x3000;0x0000
AGC_TH_MIN;0x3002;0x0200
AGC_TH_MAX;0x3003;0x0E00
AGC_TH_DIFF;0x3004;0x0600
PC0_AGC;0x3005;0x000E
PC1_AGC;0x3006;0x0000
PC2_AGC;0x3007;0x0000
PC3_AGC;0x3008;0x0000
AOC_CONF;0x3080;0x00AA
AOC_PC0_OFFSET_I;0x3081;0x0116
AOC_PC0_OFFSET_Q;0x3082;0x0004
AOC_PC1_OFFSET_I;0x3083;0x0000
AOC_PC1_OFFSET_Q;0x3084;0x0000
AOC_PC2_OFFSET_I;0x3085;0x0000
AOC_PC2_OFFSET_Q;0x3086;0x0000
AOC_PC3_OFFSET_I;0x3087;0x0000
AOC_PC3_OFFSET_Q;0x3088;0x0000
AOC_TH_0;0x3090;0x015E
AOC_TH_1;0x3091;0x041A
AOC_STP_0;0x3092;0x0001
AOC_STP_1;0x3093;0x0003
FT0_CONF;0x3100;0x008E
FT1_CONF;0x3101;0x008C
FT2_CONF;0x3102;0x008C
FT3_CONF;0x3103;0x008C
FT_TEST;0x310F;0x0000
FT0_EXCLUDE;0x3110;0xFFFF
FT1_EXCLUDE;0x3111;0xFFFF
FT2_EXCLUDE;0x3112;0xFFFF
FT3_EXCLUDE;0x3113;0xFFFF
FT4_EXCLUDE;0x3114;0xFFFF
FT5_EXCLUDE;0x3115;0xFFFF
FT6_EXCLUDE;0x3116;0xFFFF
FT7_EXCLUDE;0x3117;0xFFFF
THRESHOLD0_CONF;0x3120;0x0101
THRESHOLD0_MANUAL;0x3121;0x0190
THRESHOLD0_ADAPTIVE;0x3122;0x0000
THRESHOLD0_RESULT;0x3123;0x0000
THRESHOLD1_CONF;0x3124;0x0101
THRESHOLD1_MANUAL;0x3125;0x0190
THRESHOLD1_ADAPTIVE;0x3126;0x0000
THRESHOLD1_RESULT;0x3127;0x0000
THRESHOLD2_CONF;0x3128;0x0101
THRESHOLD2_MANUAL;0x3129;0x0190
THRESHOLD2_ADAPTIVE;0x312A;0x0000
THRESHOLD2_RESULT;0x312B;0x0000
THRESHOLD3_CONF;0x312C;0x0101
THRESHOLD3_MANUAL;0x312D;0x0190
THRESHOLD3_ADAPTIVE;0x312E;0x0000
THRESHOLD3_RESULT;0x312F;0x0000
DRDP_FNOISE0_CONST;0x3140;0x0000
DRDP_FNOISE1_CONST;0x3141;0x0000
DRDP_FNOISE2_CONST;0x3142;0x0000
DRDP_FNOISE3_CONST;0x3143;0x0000
DRDP_FNOISE4_CONST;0x3144;0x0000
DRDP_FNOISE5_CONST;0x3145;0x0000
DRDP_FNOISE6_CONST;0x3146;0x0000
DRDP_FNOISE7_CONST;0x3147;0x0000
MEM_RAW;0x3150;0x0000
MEM_RAW2;0x3151;0x0000
MEM_FT;0x3152;0x0080
MEM_TRG;0x3153;0x0280
MEM_SENS;0x3154;0x0280
DRDP_TRIG_MAP_TRG;0x3180;0x0001
DRDP_TRIG_MAP_CF;0x3181;0x0008
INTERF_1;0x31C0;0x0000
INTERF_2;0x31C1;0x0000
INTERF_3;0x31C2;0x0000
WINDOW0;0x3200;0x0000
WINDOW1;0x3201;0x0000
WINDOW2;0x3202;0x0000
WINDOW3;0x3203;0x0000
WINDOW4;0x3204;0x0000
WINDOW5;0x3205;0x0000
WINDOW6;0x3206;0x0000
WINDOW7;0x3207;0x0000
WINDOW8;0x3208;0x0000
WINDOW9;0x3209;0x0000
WINDOW10;0x320A;0x0000
WINDOW11;0x320B;0x0000
WINDOW12;0x320C;0x0000
WINDOW13;0x320D;0x0000
WINDOW14;0x320E;0x0000
WINDOW15;0x320F;0x0000
WINDOW16;0x3210;0x0000
WINDOW17;0x3211;0x0000
WINDOW18;0x3212;0x0000
WINDOW19;0x3213;0x0000
WINDOW20;0x3214;0x0000
WINDOW21;0x3215;0x0000
WINDOW22;0x3216;0x0000
WINDOW23;0x3217;0x0000
WINDOW24;0x3218;0x0000
WINDOW25;0x3219;0x0000
WINDOW26;0x321A;0x0000
WINDOW27;0x321B;0x0000
WINDOW28;0x321C;0x0000
WINDOW29;0x321D;0x0000
WINDOW30;0x321E;0x0000
WINDOW31;0x321F;0x0000
MBIST;0x3300;0x0000
