TimeQuest Timing Analyzer report for dds
Sat Feb 19 14:18:01 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'sys_clk'
 15. Slow 1200mV 85C Model Hold: 'sys_clk'
 16. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Setup: 'sys_clk'
 35. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Hold: 'sys_clk'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Setup: 'sys_clk'
 54. Fast 1200mV 0C Model Hold: 'sys_clk'
 55. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; dds                                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.3%      ;
;     Processors 3-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 116.88 MHz ; 116.88 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 140.06 MHz ; 140.06 MHz      ; sys_clk                                                  ;      ;
; 223.91 MHz ; 223.91 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -74.368 ; -2254.195     ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.767   ; 0.000         ;
; sys_clk                                                  ; 12.860  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sys_clk                                                  ; 0.430 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.449 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.721  ; 0.000         ;
; sys_clk                                                  ; 9.470  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.702 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+---------+--------------------------------------------------------+------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                              ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -74.368 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 92.131     ;
; -74.338 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 92.101     ;
; -74.270 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 92.033     ;
; -74.240 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 92.003     ;
; -74.222 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.985     ;
; -74.220 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.983     ;
; -74.192 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.955     ;
; -74.190 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.953     ;
; -74.125 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.888     ;
; -74.124 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.887     ;
; -74.095 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.858     ;
; -74.094 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.857     ;
; -74.089 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.852     ;
; -74.076 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.839     ;
; -74.074 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.837     ;
; -74.059 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.822     ;
; -74.046 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.809     ;
; -74.044 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.807     ;
; -73.980 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.743     ;
; -73.979 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.742     ;
; -73.978 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.741     ;
; -73.950 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.713     ;
; -73.949 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.712     ;
; -73.948 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.711     ;
; -73.943 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.706     ;
; -73.933 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.696     ;
; -73.930 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.693     ;
; -73.928 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.691     ;
; -73.913 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.676     ;
; -73.903 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.666     ;
; -73.900 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.663     ;
; -73.898 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.661     ;
; -73.842 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.605     ;
; -73.834 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.597     ;
; -73.833 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.596     ;
; -73.832 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.595     ;
; -73.812 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.575     ;
; -73.804 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.567     ;
; -73.803 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.566     ;
; -73.802 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.565     ;
; -73.797 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.560     ;
; -73.787 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.550     ;
; -73.786 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.549     ;
; -73.782 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.545     ;
; -73.767 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.530     ;
; -73.757 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.520     ;
; -73.756 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.519     ;
; -73.752 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.515     ;
; -73.696 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.459     ;
; -73.689 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.452     ;
; -73.688 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.451     ;
; -73.687 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.450     ;
; -73.666 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.429     ;
; -73.666 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.429     ;
; -73.659 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.422     ;
; -73.658 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.421     ;
; -73.657 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.420     ;
; -73.651 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.414     ;
; -73.641 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.404     ;
; -73.640 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.403     ;
; -73.637 ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.400     ;
; -73.621 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.384     ;
; -73.611 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.374     ;
; -73.610 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.373     ;
; -73.607 ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.370     ;
; -73.577 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[22] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.340     ;
; -73.568 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.331     ;
; -73.550 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.313     ;
; -73.543 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.306     ;
; -73.542 ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.305     ;
; -73.542 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.305     ;
; -73.520 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[21] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.283     ;
; -73.520 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.283     ;
; -73.518 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.281     ;
; -73.513 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.276     ;
; -73.512 ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.275     ;
; -73.512 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.275     ;
; -73.495 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.258     ;
; -73.494 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.257     ;
; -73.491 ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.254     ;
; -73.490 ; f_word_set:f_word_set_insit|FREQ_CTRL[31]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.253     ;
; -73.479 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[22] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.242     ;
; -73.465 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.228     ;
; -73.464 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.227     ;
; -73.461 ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.224     ;
; -73.460 ; f_word_set:f_word_set_insit|FREQ_CTRL[31]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.223     ;
; -73.429 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[22] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.192     ;
; -73.423 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.186     ;
; -73.422 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[21] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.185     ;
; -73.404 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.167     ;
; -73.397 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.160     ;
; -73.396 ; f_word_set:f_word_set_insit|FREQ_CTRL[30]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.159     ;
; -73.396 ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.159     ;
; -73.387 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.150     ;
; -73.374 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.137     ;
; -73.372 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[21] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.135     ;
; -73.367 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.130     ;
; -73.366 ; f_word_set:f_word_set_insit|FREQ_CTRL[30]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.129     ;
; -73.366 ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.129     ;
; -73.353 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[20] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.188     ; 91.116     ;
+---------+--------------------------------------------------------+------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.767 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.144     ; 1.960      ;
; 1.839 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.142     ; 1.434      ;
; 1.856 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.144     ; 1.871      ;
; 1.888 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.142     ; 1.385      ;
; 2.075 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.197      ;
; 2.075 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.197      ;
; 2.076 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.142     ; 1.197      ;
; 2.077 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.195      ;
; 2.082 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.190      ;
; 2.083 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.142     ; 1.190      ;
; 2.437 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.291      ;
; 2.438 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.142     ; 1.291      ;
; 2.442 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.286      ;
; 2.474 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.254      ;
; 2.474 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.254      ;
; 2.475 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.142     ; 1.254      ;
; 5.576 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.185     ; 2.240      ;
; 5.804 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.082     ; 2.115      ;
; 5.825 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.082     ; 2.094      ;
; 5.852 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.082     ; 2.067      ;
; 5.853 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.082     ; 2.066      ;
; 5.855 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.082     ; 2.064      ;
; 5.856 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.082     ; 2.063      ;
; 5.857 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.082     ; 2.062      ;
; 5.969 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.841      ;
; 5.988 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.192     ; 1.821      ;
; 6.052 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 1.866      ;
; 6.053 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.867      ;
; 6.055 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.865      ;
; 6.055 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 1.863      ;
; 6.123 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.189     ; 1.689      ;
; 6.164 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.082     ; 1.755      ;
; 6.167 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 1.751      ;
; 6.180 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.740      ;
; 6.228 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 1.690      ;
; 6.235 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 1.683      ;
; 6.249 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.082     ; 1.670      ;
; 6.250 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.082     ; 1.669      ;
; 6.250 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.082     ; 1.669      ;
; 6.250 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.082     ; 1.669      ;
; 6.264 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 1.658      ;
; 6.308 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.189     ; 1.504      ;
; 6.334 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.586      ;
; 6.336 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.584      ;
; 6.336 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.584      ;
; 6.337 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.583      ;
; 6.338 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.582      ;
; 6.338 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.582      ;
; 6.341 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.579      ;
; 6.344 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.576      ;
; 6.347 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.573      ;
; 6.369 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.455      ;
; 6.369 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.455      ;
; 6.435 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 1.483      ;
; 6.437 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.483      ;
; 6.491 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.429      ;
; 6.491 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.429      ;
; 6.494 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.426      ;
; 6.495 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.426      ;
; 6.505 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.190     ; 1.306      ;
; 6.515 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.405      ;
; 6.519 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.401      ;
; 6.531 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.279      ;
; 6.564 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.246      ;
; 6.564 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.246      ;
; 6.567 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.243      ;
; 6.567 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.243      ;
; 6.567 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.243      ;
; 6.569 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.241      ;
; 6.569 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.241      ;
; 6.569 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.241      ;
; 6.570 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.240      ;
; 6.573 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.237      ;
; 6.583 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.227      ;
; 6.584 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.226      ;
; 6.585 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.225      ;
; 6.598 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.226      ;
; 6.613 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.191     ; 1.197      ;
; 6.633 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.287      ;
; 6.646 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.274      ;
; 6.647 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.273      ;
; 6.648 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.272      ;
; 6.648 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.272      ;
; 6.649 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.271      ;
; 6.650 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.270      ;
; 6.651 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.269      ;
; 6.655 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.265      ;
; 6.655 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.265      ;
; 6.655 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.265      ;
; 6.657 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.263      ;
; 6.658 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.262      ;
; 6.666 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.254      ;
; 6.669 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.251      ;
; 6.700 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.220      ;
; 6.716 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.190     ; 1.095      ;
; 6.719 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.201      ;
; 6.721 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.199      ;
; 6.721 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.199      ;
; 6.723 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.197      ;
; 6.723 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.197      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.860 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 6.632      ;
; 12.977 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 6.515      ;
; 13.058 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 6.434      ;
; 13.136 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 6.356      ;
; 13.174 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 6.318      ;
; 13.223 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[25]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 6.269      ;
; 13.320 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[26]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 6.172      ;
; 13.383 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[23]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 6.109      ;
; 13.453 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[24]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 6.039      ;
; 13.552 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[22]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 5.940      ;
; 13.588 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[21]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 5.904      ;
; 13.628 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 5.361      ;
; 13.646 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 5.343      ;
; 13.670 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.250      ;
; 13.706 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 5.283      ;
; 13.733 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[30]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.187      ;
; 13.745 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 5.244      ;
; 13.747 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[20]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 5.745      ;
; 13.754 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[31]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.166      ;
; 13.762 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 5.227      ;
; 13.768 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[19]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 5.724      ;
; 13.823 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 5.166      ;
; 13.848 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.072      ;
; 13.860 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 5.632      ;
; 13.870 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 5.119      ;
; 13.876 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.044      ;
; 13.883 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.038      ;
; 13.883 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.038      ;
; 13.883 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.038      ;
; 13.883 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.038      ;
; 13.883 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.038      ;
; 13.883 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.038      ;
; 13.883 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.038      ;
; 13.883 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.038      ;
; 13.883 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.038      ;
; 13.883 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.038      ;
; 13.889 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.031      ;
; 13.900 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[18]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 5.592      ;
; 13.904 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 5.085      ;
; 13.908 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[26]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 5.081      ;
; 13.933 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.975      ;
; 13.933 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.975      ;
; 13.933 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.975      ;
; 13.933 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.975      ;
; 13.933 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.975      ;
; 13.933 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.975      ;
; 13.933 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.975      ;
; 13.933 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.975      ;
; 13.933 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.975      ;
; 13.933 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.975      ;
; 13.935 ; f_word_set:f_word_set_insit|FREQ_CTRL[6]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.269     ; 5.548      ;
; 13.957 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 5.535      ;
; 13.977 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 5.515      ;
; 13.982 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 5.007      ;
; 13.986 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 5.003      ;
; 13.991 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[25]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 4.998      ;
; 14.041 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[24]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 4.948      ;
; 14.052 ; f_word_set:f_word_set_insit|FREQ_CTRL[6]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.269     ; 5.431      ;
; 14.069 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[25]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 4.920      ;
; 14.073 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 5.419      ;
; 14.077 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 5.844      ;
; 14.077 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 5.844      ;
; 14.077 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 5.844      ;
; 14.077 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 5.844      ;
; 14.077 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 5.844      ;
; 14.077 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 5.844      ;
; 14.077 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 5.844      ;
; 14.077 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 5.844      ;
; 14.077 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 5.844      ;
; 14.077 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 5.844      ;
; 14.121 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.787      ;
; 14.121 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.787      ;
; 14.121 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.787      ;
; 14.121 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.787      ;
; 14.121 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.787      ;
; 14.121 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.787      ;
; 14.121 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.787      ;
; 14.121 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.787      ;
; 14.121 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.787      ;
; 14.121 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.787      ;
; 14.126 ; f_word_set:f_word_set_insit|FREQ_CTRL[3]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.269     ; 5.357      ;
; 14.132 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[26]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 4.857      ;
; 14.136 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.260     ; 5.356      ;
; 14.140 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[22]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 4.849      ;
; 14.143 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.765      ;
; 14.143 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.765      ;
; 14.143 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.765      ;
; 14.143 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.765      ;
; 14.143 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.765      ;
; 14.143 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.765      ;
; 14.143 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.765      ;
; 14.143 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.765      ;
; 14.143 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.765      ;
; 14.143 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.765      ;
; 14.151 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[23]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.763     ; 4.838      ;
; 14.151 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.757      ;
; 14.151 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.757      ;
; 14.151 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.757      ;
; 14.151 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.757      ;
; 14.151 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.093     ; 5.757      ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; dds:dds_inst|rom_addr[0]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.164      ;
; 0.444 ; dds:dds_inst|rom_addr[2]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.178      ;
; 0.457 ; dds:dds_inst|rom_addr[5]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.191      ;
; 0.461 ; dds:dds_inst|rom_addr[3]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.195      ;
; 0.499 ; dds:dds_inst|rom_addr_reg[8]                                                                                        ; dds:dds_inst|rom_addr[8]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; dds:dds_inst|rom_addr_reg[5]                                                                                        ; dds:dds_inst|rom_addr[5]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; dds:dds_inst|rom_addr_reg[10]                                                                                       ; dds:dds_inst|rom_addr[10]                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; dds:dds_inst|rom_addr_reg[11]                                                                                       ; dds:dds_inst|rom_addr[11]                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[0]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[0]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|key_flag                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|address_reg_a[0] ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|out_address_reg_a[0]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; dds:dds_inst|rom_addr_reg[9]                                                                                        ; dds:dds_inst|rom_addr[9]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; dds:dds_inst|rom_addr_reg[1]                                                                                        ; dds:dds_inst|rom_addr[1]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; dds:dds_inst|rom_addr_reg[2]                                                                                        ; dds:dds_inst|rom_addr[2]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; dds:dds_inst|rom_addr_reg[7]                                                                                        ; dds:dds_inst|rom_addr[7]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.797      ;
; 0.589 ; dds:dds_inst|rom_addr[6]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.323      ;
; 0.687 ; dds:dds_inst|fre_add[31]                                                                                            ; dds:dds_inst|fre_add[31]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.981      ;
; 0.698 ; dds:dds_inst|rom_addr_reg[4]                                                                                        ; dds:dds_inst|rom_addr[4]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.991      ;
; 0.700 ; dds:dds_inst|rom_addr_reg[0]                                                                                        ; dds:dds_inst|rom_addr[0]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; dds:dds_inst|rom_addr_reg[3]                                                                                        ; dds:dds_inst|rom_addr[3]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.993      ;
; 0.725 ; dds:dds_inst|rom_addr[13]                                                                                           ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|address_reg_a[0]                ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.018      ;
; 0.734 ; dds:dds_inst|fre_add[3]                                                                                             ; dds:dds_inst|fre_add[3]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.028      ;
; 0.735 ; dds:dds_inst|fre_add[11]                                                                                            ; dds:dds_inst|fre_add[11]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; dds:dds_inst|fre_add[6]                                                                                             ; dds:dds_inst|fre_add[6]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; dds:dds_inst|fre_add[2]                                                                                             ; dds:dds_inst|fre_add[2]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; dds:dds_inst|fre_add[1]                                                                                             ; dds:dds_inst|fre_add[1]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; dds:dds_inst|fre_add[18]                                                                                            ; dds:dds_inst|fre_add[18]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; dds:dds_inst|fre_add[15]                                                                                            ; dds:dds_inst|fre_add[15]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; dds:dds_inst|fre_add[9]                                                                                             ; dds:dds_inst|fre_add[9]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; dds:dds_inst|fre_add[4]                                                                                             ; dds:dds_inst|fre_add[4]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.030      ;
; 0.737 ; dds:dds_inst|fre_add[19]                                                                                            ; dds:dds_inst|fre_add[19]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; dds:dds_inst|fre_add[16]                                                                                            ; dds:dds_inst|fre_add[16]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; dds:dds_inst|fre_add[13]                                                                                            ; dds:dds_inst|fre_add[13]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; dds:dds_inst|fre_add[7]                                                                                             ; dds:dds_inst|fre_add[7]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; dds:dds_inst|fre_add[5]                                                                                             ; dds:dds_inst|fre_add[5]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; dds:dds_inst|fre_add[17]                                                                                            ; dds:dds_inst|fre_add[17]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; dds:dds_inst|fre_add[14]                                                                                            ; dds:dds_inst|fre_add[14]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; dds:dds_inst|fre_add[10]                                                                                            ; dds:dds_inst|fre_add[10]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; dds:dds_inst|fre_add[8]                                                                                             ; dds:dds_inst|fre_add[8]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.033      ;
; 0.741 ; dds:dds_inst|fre_add[26]                                                                                            ; dds:dds_inst|rom_addr_reg[6]                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                                                                            ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 1.056      ;
; 0.742 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[5]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[5]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[7]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[7]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[5]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[5]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[11]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[11]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[13]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[13]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[15]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[15]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[1]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[1]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[3]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[3]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[1]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[1]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[8]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[8]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[10]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[10]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[12]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[12]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[6]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[6]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[6]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[6]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[14]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[14]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[17]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[17]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[2]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[2]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[19]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[19]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[18]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[18]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; dds:dds_inst|rom_addr[11]                                                                                           ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.484      ;
; 0.750 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.043      ;
; 0.760 ; f_word_set:f_word_set_insit|FREQ_CTRL[15]                                                                           ; f_word_set:f_word_set_insit|FREQ_CTRL[15]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[9]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[9]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[9]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[9]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; dds:dds_inst|fre_add[0]                                                                                             ; dds:dds_inst|fre_add[0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; dds:dds_inst|fre_add[22]                                                                                            ; dds:dds_inst|fre_add[22]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; f_word_set:f_word_set_insit|FREQ_CTRL[4]                                                                            ; f_word_set:f_word_set_insit|FREQ_CTRL[4]                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; dds:dds_inst|fre_add[30]                                                                                            ; dds:dds_inst|fre_add[30]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; dds:dds_inst|fre_add[20]                                                                                            ; dds:dds_inst|fre_add[20]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; f_word_set:f_word_set_insit|FREQ_CTRL[16]                                                                           ; f_word_set:f_word_set_insit|FREQ_CTRL[16]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; f_word_set:f_word_set_insit|FREQ_CTRL[11]                                                                           ; f_word_set:f_word_set_insit|FREQ_CTRL[11]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; dds:dds_inst|fre_add[29]                                                                                            ; dds:dds_inst|fre_add[29]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; dds:dds_inst|fre_add[28]                                                                                            ; dds:dds_inst|fre_add[28]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; dds:dds_inst|fre_add[26]                                                                                            ; dds:dds_inst|fre_add[26]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; dds:dds_inst|fre_add[24]                                                                                            ; dds:dds_inst|fre_add[24]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; f_word_set:f_word_set_insit|FREQ_CTRL[7]                                                                            ; f_word_set:f_word_set_insit|FREQ_CTRL[7]                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.765 ; dds:dds_inst|fre_add[25]                                                                                            ; dds:dds_inst|fre_add[25]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; dds:dds_inst|fre_add[23]                                                                                            ; dds:dds_inst|fre_add[23]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                                                                            ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 1.079      ;
; 0.765 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[16]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[16]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; dds:dds_inst|rom_addr[11]                                                                                           ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.506      ;
; 0.772 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[0]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[0]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[0]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[0]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.065      ;
; 0.776 ; dds:dds_inst|rom_addr[1]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.516      ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.449 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[2]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.181      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.500 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                                  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[10]                                                                          ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; grid_display:grid_display_m0|v_data[10]                                                                                                          ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[10]                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                                ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|address_reg_a[0] ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|out_address_reg_a[0]             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                                                ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.517 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                                                  ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.524 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.538 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                                                  ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[13]                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.831      ;
; 0.550 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.843      ;
; 0.551 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.552 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.845      ;
; 0.553 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[1]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.846      ;
; 0.553 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.846      ;
; 0.554 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.847      ;
; 0.638 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[8]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.372      ;
; 0.639 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[1]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.932      ;
; 0.649 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[15]                                                                          ; wav_display:wav_display_m0|v_data[19]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[9]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.383      ;
; 0.650 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]                                                                          ; wav_display:wav_display_m0|v_data[20]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.943      ;
; 0.650 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[15]                                                                          ; wav_display:wav_display_m0|v_data[15]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.943      ;
; 0.651 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]                                                                          ; wav_display:wav_display_m0|v_data[10]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.944      ;
; 0.661 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[1]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.954      ;
; 0.663 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[1]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.397      ;
; 0.664 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.957      ;
; 0.669 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[0]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[1]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.962      ;
; 0.670 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                                                  ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.963      ;
; 0.675 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[12]                                                                                            ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.409      ;
; 0.683 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                              ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.977      ;
; 0.686 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.979      ;
; 0.688 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[0]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.981      ;
; 0.692 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]                                                                                          ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.985      ;
; 0.700 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[11]                                                                                            ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.434      ;
; 0.701 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[7]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.435      ;
; 0.701 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[10]                                                                                            ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.435      ;
; 0.715 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[4]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.449      ;
; 0.716 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                                  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.009      ;
; 0.717 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[9]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.463      ;
; 0.724 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[0]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.727 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[0]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.020      ;
; 0.728 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.020      ;
; 0.729 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[3]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.463      ;
; 0.736 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[8]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.482      ;
; 0.743 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[0]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; grid_display:grid_display_m0|grid_x[1]                                                                                                           ; grid_display:grid_display_m0|grid_x[1]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; grid_display:grid_display_m0|grid_x[3]                                                                                                           ; grid_display:grid_display_m0|grid_x[3]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; grid_display:grid_display_m0|grid_x[5]                                                                                                           ; grid_display:grid_display_m0|grid_x[5]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[0]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; grid_display:grid_display_m0|grid_x[2]                                                                                                           ; grid_display:grid_display_m0|grid_x[2]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; grid_display:grid_display_m0|grid_x[7]                                                                                                           ; grid_display:grid_display_m0|grid_x[7]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; grid_display:grid_display_m0|grid_x[6]                                                                                                           ; grid_display:grid_display_m0|grid_x[6]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; grid_display:grid_display_m0|grid_x[4]                                                                                                           ; grid_display:grid_display_m0|grid_x[4]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.750 ; grid_display:grid_display_m0|grid_x[8]                                                                                                           ; grid_display:grid_display_m0|grid_x[8]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.044      ;
; 0.750 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[12]                                                                                            ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.496      ;
; 0.752 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.046      ;
; 0.754 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.756 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.761 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[3]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                            ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                              ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                              ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                            ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                            ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                              ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                            ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; grid_display:grid_display_m0|grid_x[0]                                                                                                           ; grid_display:grid_display_m0|grid_x[0]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.768 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.770 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.484 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.777      ;
; 0.501 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.509 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.602 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.005      ;
; 0.607 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.010      ;
; 0.609 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.012      ;
; 0.610 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.013      ;
; 0.612 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.015      ;
; 0.620 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.036      ;
; 0.623 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.026      ;
; 0.632 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.035      ;
; 0.633 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.036      ;
; 0.633 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.036      ;
; 0.634 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.037      ;
; 0.634 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.037      ;
; 0.637 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.040      ;
; 0.639 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.042      ;
; 0.641 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.044      ;
; 0.641 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.044      ;
; 0.641 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.044      ;
; 0.642 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.045      ;
; 0.642 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.045      ;
; 0.642 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.046      ;
; 0.643 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.046      ;
; 0.644 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.047      ;
; 0.711 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.004      ;
; 0.713 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.006      ;
; 0.713 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.006      ;
; 0.714 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.007      ;
; 0.723 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.016      ;
; 0.728 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.021      ;
; 0.729 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.022      ;
; 0.738 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.032      ;
; 0.741 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.749 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.760 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.053      ;
; 0.770 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.063      ;
; 0.778 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 1.182      ;
; 0.854 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.147      ;
; 0.864 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.157      ;
; 0.941 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.234      ;
; 0.945 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.362      ;
; 0.945 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.362      ;
; 0.989 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.282      ;
; 0.997 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.290      ;
; 0.998 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.291      ;
; 1.008 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.413      ;
; 1.098 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.503      ;
; 1.098 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.389      ;
; 1.166 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.459      ;
; 1.170 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.464      ;
; 1.172 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.465      ;
; 1.173 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.466      ;
; 1.174 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.467      ;
; 1.175 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.468      ;
; 1.175 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.468      ;
; 1.176 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.469      ;
; 1.178 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.471      ;
; 1.190 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.483      ;
; 1.235 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 1.637      ;
; 1.268 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.560      ;
; 1.268 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.560      ;
; 1.269 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.561      ;
; 1.284 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.575      ;
; 1.291 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.584      ;
; 1.293 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.585      ;
; 1.295 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.586      ;
; 1.298 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.701      ;
; 1.314 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.605      ;
; 1.348 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.640      ;
; 1.420 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.712      ;
; 1.423 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.715      ;
; 1.424 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.715      ;
; 1.427 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.718      ;
; 1.615 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.907      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.839 ; 3.992        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.839 ; 3.992        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.839 ; 3.992        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.839 ; 3.992        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.851 ; 4.009        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.851 ; 4.009        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.851 ; 4.009        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.851 ; 4.009        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 9.470 ; 9.871        ; 0.401          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[18]                                                                                           ;
; 9.470 ; 9.871        ; 0.401          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[19]                                                                                           ;
; 9.470 ; 9.871        ; 0.401          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[20]                                                                                           ;
; 9.470 ; 9.871        ; 0.401          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[21]                                                                                           ;
; 9.470 ; 9.871        ; 0.401          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[22]                                                                                           ;
; 9.470 ; 9.871        ; 0.401          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[23]                                                                                           ;
; 9.470 ; 9.871        ; 0.401          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[24]                                                                                           ;
; 9.470 ; 9.871        ; 0.401          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[25]                                                                                           ;
; 9.470 ; 9.871        ; 0.401          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[26]                                                                                           ;
; 9.470 ; 9.871        ; 0.401          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                                                                                           ;
; 9.470 ; 9.871        ; 0.401          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                                                                                           ;
; 9.470 ; 9.871        ; 0.401          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                                                                                           ;
; 9.470 ; 9.871        ; 0.401          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                                                                                           ;
; 9.470 ; 9.871        ; 0.401          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                                                                                           ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a10                    ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a13                    ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a2                     ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a5                     ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3                     ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a0                     ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a1                     ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a14                    ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15                    ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a4                     ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a9                     ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a6                     ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a12                    ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a8                     ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7                     ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11                    ;
; 9.711 ; 10.112       ; 0.401          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[18]                                                                                           ;
; 9.711 ; 10.112       ; 0.401          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[19]                                                                                           ;
; 9.711 ; 10.112       ; 0.401          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[20]                                                                                           ;
; 9.711 ; 10.112       ; 0.401          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[21]                                                                                           ;
; 9.711 ; 10.112       ; 0.401          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[22]                                                                                           ;
; 9.711 ; 10.112       ; 0.401          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[23]                                                                                           ;
; 9.711 ; 10.112       ; 0.401          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[24]                                                                                           ;
; 9.711 ; 10.112       ; 0.401          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[25]                                                                                           ;
; 9.711 ; 10.112       ; 0.401          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[26]                                                                                           ;
; 9.711 ; 10.112       ; 0.401          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                                                                                           ;
; 9.711 ; 10.112       ; 0.401          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                                                                                           ;
; 9.711 ; 10.112       ; 0.401          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                                                                                           ;
; 9.711 ; 10.112       ; 0.401          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                                                                                           ;
; 9.711 ; 10.112       ; 0.401          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                                                                                           ;
; 9.771 ; 9.991        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                                                                                            ;
; 9.771 ; 9.991        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                                                                                            ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1                                                                              ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1                                                                              ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1                                                                              ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1                                                                              ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1                                                                              ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1                                                                              ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1                                                                              ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1                                                                              ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1                                                                              ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1                                                                              ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1                                                                              ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1                                                                              ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[30]~_Duplicate_1                                                                              ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[31]~_Duplicate_1                                                                              ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10]                                                                   ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11]                                                                   ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12]                                                                   ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13]                                                                   ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14]                                                                   ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15]                                                                   ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16]                                                                   ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17]                                                                   ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18]                                                                   ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19]                                                                   ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_ctl:key_trl_inst|wave_select[0]                                                                                                 ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_ctl:key_trl_inst|wave_select[1]                                                                                                 ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[16]                                                                                                            ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[17]                                                                                                            ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[18]                                                                                                            ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[19]                                                                                                            ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[20]                                                                                                            ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[21]                                                                                                            ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[22]                                                                                                            ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[23]                                                                                                            ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[24]                                                                                                            ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[25]                                                                                                            ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[26]                                                                                                            ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[27]                                                                                                            ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------+
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[1]                   ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[2]                   ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[19]                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[20]                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[21]                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[22]                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23]                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24]                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25]                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26]                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27]                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28]                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29]                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30]                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31]                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[10]                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[11]                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[12]                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[13]                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[14]                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[15]                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[3]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[4]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[5]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[6]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[7]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[8]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[9]                   ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[16]                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[17]                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[18]                  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]              ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]                   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]                   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]                   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]                   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]                   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]              ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]                   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]                   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]                   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]                   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]                   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[0]    ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]    ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]    ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]    ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]    ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]    ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]    ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]    ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]    ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[0]                                ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[1]                                ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[2]                                ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[3]                                ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[4]                                ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[5]                                ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[6]                                ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[7]                                ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[8]                                ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[0]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10] ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11] ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|v_data[10]                               ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|v_data[15]                               ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[0]                  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[10]                 ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[11]                 ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[12]                 ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[13]                 ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[1]                  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[2]                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; key[*]    ; sys_clk    ; 1.273 ; 1.434 ; Rise       ; sys_clk         ;
;  key[0]   ; sys_clk    ; 0.884 ; 0.973 ; Rise       ; sys_clk         ;
;  key[1]   ; sys_clk    ; 1.273 ; 1.434 ; Rise       ; sys_clk         ;
; key_add   ; sys_clk    ; 0.798 ; 0.804 ; Rise       ; sys_clk         ;
; key_sub   ; sys_clk    ; 1.115 ; 1.165 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; key[*]    ; sys_clk    ; 0.446 ; 0.342 ; Rise       ; sys_clk         ;
;  key[0]   ; sys_clk    ; 0.446 ; 0.342 ; Rise       ; sys_clk         ;
;  key[1]   ; sys_clk    ; 0.254 ; 0.096 ; Rise       ; sys_clk         ;
; key_add   ; sys_clk    ; 1.005 ; 0.914 ; Rise       ; sys_clk         ;
; key_sub   ; sys_clk    ; 0.464 ; 0.313 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+-----------------+------------+--------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 3.635  ; 3.625 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.635  ; 3.625 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.634  ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.634  ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.616  ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.616  ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.634  ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.634  ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.616  ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.606  ; 3.596 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.606  ; 3.595 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.606  ; 3.595 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.605  ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.605  ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.586  ; 3.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.587  ; 3.576 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.605  ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.605  ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.586  ; 3.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.577  ; 3.566 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk         ; sys_clk    ; 6.084  ; 5.954 ; Rise       ; sys_clk                                                  ;
; dac_data[*]     ; sys_clk    ; 10.061 ; 9.713 ; Rise       ; sys_clk                                                  ;
;  dac_data[0]    ; sys_clk    ; 10.061 ; 9.713 ; Rise       ; sys_clk                                                  ;
;  dac_data[1]    ; sys_clk    ; 9.201  ; 8.952 ; Rise       ; sys_clk                                                  ;
;  dac_data[2]    ; sys_clk    ; 9.139  ; 8.950 ; Rise       ; sys_clk                                                  ;
;  dac_data[3]    ; sys_clk    ; 9.605  ; 9.313 ; Rise       ; sys_clk                                                  ;
;  dac_data[4]    ; sys_clk    ; 9.517  ; 9.278 ; Rise       ; sys_clk                                                  ;
;  dac_data[5]    ; sys_clk    ; 8.941  ; 8.625 ; Rise       ; sys_clk                                                  ;
;  dac_data[6]    ; sys_clk    ; 9.452  ; 9.162 ; Rise       ; sys_clk                                                  ;
;  dac_data[7]    ; sys_clk    ; 9.551  ; 9.261 ; Rise       ; sys_clk                                                  ;
; dac_clk         ; sys_clk    ; 6.084  ; 5.954 ; Fall       ; sys_clk                                                  ;
+-----------------+------------+--------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 3.205 ; 3.196 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.205 ; 3.196 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.186 ; 3.177 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.204 ; 3.195 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.186 ; 3.177 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.186 ; 3.177 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.176 ; 3.167 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.204 ; 3.195 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.186 ; 3.177 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.176 ; 3.167 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.178 ; 3.166 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.178 ; 3.166 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.159 ; 3.147 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.178 ; 3.166 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.159 ; 3.147 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.159 ; 3.147 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.149 ; 3.137 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.178 ; 3.166 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.159 ; 3.147 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.149 ; 3.137 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk         ; sys_clk    ; 5.892 ; 5.768 ; Rise       ; sys_clk                                                  ;
; dac_data[*]     ; sys_clk    ; 7.072 ; 6.931 ; Rise       ; sys_clk                                                  ;
;  dac_data[0]    ; sys_clk    ; 7.682 ; 7.449 ; Rise       ; sys_clk                                                  ;
;  dac_data[1]    ; sys_clk    ; 7.348 ; 7.210 ; Rise       ; sys_clk                                                  ;
;  dac_data[2]    ; sys_clk    ; 8.332 ; 8.097 ; Rise       ; sys_clk                                                  ;
;  dac_data[3]    ; sys_clk    ; 7.072 ; 6.931 ; Rise       ; sys_clk                                                  ;
;  dac_data[4]    ; sys_clk    ; 7.159 ; 7.022 ; Rise       ; sys_clk                                                  ;
;  dac_data[5]    ; sys_clk    ; 8.114 ; 7.953 ; Rise       ; sys_clk                                                  ;
;  dac_data[6]    ; sys_clk    ; 7.597 ; 7.414 ; Rise       ; sys_clk                                                  ;
;  dac_data[7]    ; sys_clk    ; 7.564 ; 7.480 ; Rise       ; sys_clk                                                  ;
; dac_clk         ; sys_clk    ; 5.892 ; 5.768 ; Fall       ; sys_clk                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 123.9 MHz  ; 123.9 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 154.82 MHz ; 154.82 MHz      ; sys_clk                                                  ;      ;
; 236.85 MHz ; 236.85 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -65.943 ; -1995.888     ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.889   ; 0.000         ;
; sys_clk                                                  ; 13.541  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
; sys_clk                                                  ; 0.411 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.719  ; 0.000         ;
; sys_clk                                                  ; 9.498  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.670 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+---------+--------------------------------------------------------+------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                              ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -65.943 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 84.025     ;
; -65.904 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.986     ;
; -65.853 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.935     ;
; -65.817 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.899     ;
; -65.815 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.897     ;
; -65.814 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.896     ;
; -65.778 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.860     ;
; -65.776 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.858     ;
; -65.728 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.810     ;
; -65.727 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.809     ;
; -65.702 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.784     ;
; -65.691 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.773     ;
; -65.689 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.771     ;
; -65.689 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.771     ;
; -65.688 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.770     ;
; -65.663 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.745     ;
; -65.652 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.734     ;
; -65.650 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.732     ;
; -65.603 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.685     ;
; -65.602 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.684     ;
; -65.601 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.683     ;
; -65.576 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.658     ;
; -65.567 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.649     ;
; -65.565 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.647     ;
; -65.564 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.646     ;
; -65.563 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.645     ;
; -65.563 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.645     ;
; -65.562 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.644     ;
; -65.537 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.619     ;
; -65.528 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.610     ;
; -65.526 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.608     ;
; -65.524 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.606     ;
; -65.484 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.566     ;
; -65.477 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.559     ;
; -65.476 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.558     ;
; -65.475 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.557     ;
; -65.450 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.532     ;
; -65.445 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.527     ;
; -65.441 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.523     ;
; -65.441 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.523     ;
; -65.438 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.520     ;
; -65.437 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.519     ;
; -65.437 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.519     ;
; -65.436 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.518     ;
; -65.411 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.493     ;
; -65.402 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.484     ;
; -65.402 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.484     ;
; -65.398 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.480     ;
; -65.358 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.440     ;
; -65.351 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.433     ;
; -65.351 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.433     ;
; -65.350 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.432     ;
; -65.324 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.406     ;
; -65.319 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.401     ;
; -65.315 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.397     ;
; -65.315 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.397     ;
; -65.312 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.394     ;
; -65.312 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.394     ;
; -65.311 ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.393     ;
; -65.311 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.393     ;
; -65.285 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.367     ;
; -65.276 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.358     ;
; -65.276 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.358     ;
; -65.272 ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.354     ;
; -65.232 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.314     ;
; -65.226 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[22] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.308     ;
; -65.225 ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.307     ;
; -65.225 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.307     ;
; -65.225 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.307     ;
; -65.203 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.285     ;
; -65.193 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.275     ;
; -65.189 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.271     ;
; -65.189 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.271     ;
; -65.186 ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.268     ;
; -65.186 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.268     ;
; -65.186 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.268     ;
; -65.185 ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.267     ;
; -65.184 ; f_word_set:f_word_set_insit|FREQ_CTRL[31]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.266     ;
; -65.150 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.232     ;
; -65.150 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.232     ;
; -65.146 ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.228     ;
; -65.145 ; f_word_set:f_word_set_insit|FREQ_CTRL[31]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.227     ;
; -65.136 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[22] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.218     ;
; -65.113 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.195     ;
; -65.106 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.188     ;
; -65.099 ; f_word_set:f_word_set_insit|FREQ_CTRL[30]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.181     ;
; -65.099 ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.181     ;
; -65.099 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.181     ;
; -65.098 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[22] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.180     ;
; -65.077 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[21] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.159     ;
; -65.075 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.157     ;
; -65.067 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.149     ;
; -65.063 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.145     ;
; -65.060 ; f_word_set:f_word_set_insit|FREQ_CTRL[30]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.142     ;
; -65.060 ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.142     ;
; -65.060 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.142     ;
; -65.059 ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.141     ;
; -65.058 ; f_word_set:f_word_set_insit|FREQ_CTRL[31]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.140     ;
; -65.028 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[20] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.110     ;
; -65.024 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 83.106     ;
+---------+--------------------------------------------------------+------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.889 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.132     ; 1.855      ;
; 1.976 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.361      ;
; 1.985 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.132     ; 1.759      ;
; 2.039 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.298      ;
; 2.216 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.121      ;
; 2.220 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.117      ;
; 2.220 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.117      ;
; 2.248 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.089      ;
; 2.249 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.088      ;
; 2.249 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.088      ;
; 2.539 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.207      ;
; 2.539 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.207      ;
; 2.543 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.203      ;
; 2.599 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.147      ;
; 2.599 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.147      ;
; 2.600 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.146      ;
; 5.697 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.163     ; 2.142      ;
; 5.933 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.996      ;
; 5.935 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.994      ;
; 5.964 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.965      ;
; 5.965 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.964      ;
; 5.967 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.962      ;
; 5.969 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.960      ;
; 5.969 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.960      ;
; 6.077 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.169     ; 1.756      ;
; 6.103 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.169     ; 1.730      ;
; 6.152 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.777      ;
; 6.154 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.775      ;
; 6.170 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 1.758      ;
; 6.172 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 1.756      ;
; 6.227 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.167     ; 1.608      ;
; 6.243 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.686      ;
; 6.278 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 1.650      ;
; 6.296 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.634      ;
; 6.341 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 1.587      ;
; 6.348 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 1.580      ;
; 6.350 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.581      ;
; 6.355 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.574      ;
; 6.355 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.574      ;
; 6.356 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.573      ;
; 6.357 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.572      ;
; 6.398 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.167     ; 1.437      ;
; 6.453 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.477      ;
; 6.454 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.476      ;
; 6.455 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.475      ;
; 6.455 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.475      ;
; 6.456 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.474      ;
; 6.457 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.473      ;
; 6.458 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.472      ;
; 6.461 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.469      ;
; 6.465 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.465      ;
; 6.466 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.380      ;
; 6.467 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.379      ;
; 6.519 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 1.409      ;
; 6.593 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.167     ; 1.242      ;
; 6.601 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.329      ;
; 6.617 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.313      ;
; 6.617 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.313      ;
; 6.630 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.300      ;
; 6.630 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.300      ;
; 6.671 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.259      ;
; 6.675 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.255      ;
; 6.679 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.155      ;
; 6.709 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.125      ;
; 6.710 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.124      ;
; 6.712 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.122      ;
; 6.712 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.122      ;
; 6.713 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.121      ;
; 6.714 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.120      ;
; 6.715 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.119      ;
; 6.715 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.119      ;
; 6.715 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.119      ;
; 6.718 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.116      ;
; 6.726 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.108      ;
; 6.726 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.108      ;
; 6.727 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.107      ;
; 6.739 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.107      ;
; 6.758 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.076      ;
; 6.767 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.163      ;
; 6.779 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.151      ;
; 6.779 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.151      ;
; 6.780 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.150      ;
; 6.780 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.150      ;
; 6.782 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.148      ;
; 6.783 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.147      ;
; 6.784 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.146      ;
; 6.786 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.144      ;
; 6.787 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.143      ;
; 6.787 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.143      ;
; 6.788 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.142      ;
; 6.789 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.141      ;
; 6.796 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.134      ;
; 6.797 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.037      ;
; 6.801 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.129      ;
; 6.806 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.028      ;
; 6.816 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.018      ;
; 6.823 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.011      ;
; 6.824 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.010      ;
; 6.826 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.168     ; 1.008      ;
; 6.828 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.102      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                               ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.541 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.975      ;
; 13.555 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.961      ;
; 13.630 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.886      ;
; 13.652 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.864      ;
; 13.773 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.743      ;
; 13.783 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[26]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.733      ;
; 13.846 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[25]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.670      ;
; 13.888 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[24]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.628      ;
; 13.970 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[22]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.546      ;
; 13.984 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[23]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.532      ;
; 14.148 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[20]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.368      ;
; 14.169 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[21]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.347      ;
; 14.206 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[30]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.723      ;
; 14.213 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 4.826      ;
; 14.228 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 4.811      ;
; 14.233 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.697      ;
; 14.233 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.697      ;
; 14.233 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.697      ;
; 14.233 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.697      ;
; 14.233 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.697      ;
; 14.233 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.697      ;
; 14.233 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.697      ;
; 14.233 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.697      ;
; 14.233 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.697      ;
; 14.233 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.697      ;
; 14.279 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[18]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.237      ;
; 14.285 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.633      ;
; 14.285 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.633      ;
; 14.285 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.633      ;
; 14.285 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.633      ;
; 14.285 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.633      ;
; 14.285 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.633      ;
; 14.285 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.633      ;
; 14.285 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.633      ;
; 14.285 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.633      ;
; 14.285 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.633      ;
; 14.287 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 4.752      ;
; 14.294 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.635      ;
; 14.302 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 4.737      ;
; 14.324 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[19]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.192      ;
; 14.325 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 4.714      ;
; 14.328 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.601      ;
; 14.344 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.172      ;
; 14.376 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 4.663      ;
; 14.403 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.113      ;
; 14.405 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[31]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.524      ;
; 14.426 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 4.613      ;
; 14.441 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.075      ;
; 14.445 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 4.594      ;
; 14.456 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[26]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 4.583      ;
; 14.456 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.474      ;
; 14.456 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.474      ;
; 14.456 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.474      ;
; 14.456 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.474      ;
; 14.456 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.474      ;
; 14.456 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.474      ;
; 14.456 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.474      ;
; 14.456 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.474      ;
; 14.456 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.474      ;
; 14.456 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.474      ;
; 14.458 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.471      ;
; 14.481 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.448      ;
; 14.492 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.253     ; 5.024      ;
; 14.508 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.410      ;
; 14.508 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.410      ;
; 14.508 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.410      ;
; 14.508 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.410      ;
; 14.508 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.410      ;
; 14.508 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.410      ;
; 14.508 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.410      ;
; 14.508 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.410      ;
; 14.508 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.410      ;
; 14.508 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.410      ;
; 14.513 ; f_word_set:f_word_set_insit|FREQ_CTRL[6]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.261     ; 4.995      ;
; 14.518 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[25]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 4.521      ;
; 14.519 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 4.520      ;
; 14.519 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.399      ;
; 14.519 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.399      ;
; 14.519 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.399      ;
; 14.519 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.399      ;
; 14.519 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.399      ;
; 14.519 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.399      ;
; 14.519 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.399      ;
; 14.519 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.399      ;
; 14.519 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.399      ;
; 14.519 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.399      ;
; 14.523 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 4.516      ;
; 14.527 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.391      ;
; 14.527 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.391      ;
; 14.527 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.391      ;
; 14.527 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.391      ;
; 14.527 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.391      ;
; 14.527 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.391      ;
; 14.527 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.391      ;
; 14.527 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.391      ;
; 14.527 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.391      ;
; 14.527 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 5.391      ;
; 14.548 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.382      ;
; 14.548 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.382      ;
; 14.548 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[7] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.382      ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.424 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[2]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.078      ;
; 0.469 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                                  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                                ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[10]                                                                          ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; grid_display:grid_display_m0|v_data[10]                                                                                                          ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[10]                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|address_reg_a[0] ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|out_address_reg_a[0]             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                                                ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.483 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                                                  ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.484 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.503 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                                                  ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[13]                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.771      ;
; 0.504 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.771      ;
; 0.505 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.506 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.773      ;
; 0.507 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[1]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.774      ;
; 0.507 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.774      ;
; 0.508 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.775      ;
; 0.591 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[8]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.247      ;
; 0.594 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[1]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.861      ;
; 0.602 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[9]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.258      ;
; 0.607 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]                                                                          ; wav_display:wav_display_m0|v_data[20]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.607 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[15]                                                                          ; wav_display:wav_display_m0|v_data[19]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.608 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[15]                                                                          ; wav_display:wav_display_m0|v_data[15]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.609 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]                                                                          ; wav_display:wav_display_m0|v_data[10]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.615 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[1]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.271      ;
; 0.618 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[1]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.885      ;
; 0.621 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                              ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.622 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                                                  ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.890      ;
; 0.623 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.890      ;
; 0.623 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[12]                                                                                            ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.279      ;
; 0.626 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[0]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[1]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.893      ;
; 0.644 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[0]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.644 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[10]                                                                                            ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.300      ;
; 0.646 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[11]                                                                                            ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.302      ;
; 0.647 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]                                                                                          ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[0]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[0]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.649 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[7]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.305      ;
; 0.657 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[4]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.313      ;
; 0.662 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                                  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.930      ;
; 0.663 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[9]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.328      ;
; 0.670 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[3]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.326      ;
; 0.679 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.946      ;
; 0.683 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[8]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.348      ;
; 0.691 ; grid_display:grid_display_m0|grid_x[5]                                                                                                           ; grid_display:grid_display_m0|grid_x[5]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; grid_display:grid_display_m0|grid_x[3]                                                                                                           ; grid_display:grid_display_m0|grid_x[3]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; grid_display:grid_display_m0|grid_x[1]                                                                                                           ; grid_display:grid_display_m0|grid_x[1]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[12]                                                                                            ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.358      ;
; 0.693 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[0]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; grid_display:grid_display_m0|grid_x[2]                                                                                                           ; grid_display:grid_display_m0|grid_x[2]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; grid_display:grid_display_m0|grid_x[7]                                                                                                           ; grid_display:grid_display_m0|grid_x[7]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; grid_display:grid_display_m0|grid_x[6]                                                                                                           ; grid_display:grid_display_m0|grid_x[6]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; grid_display:grid_display_m0|grid_x[4]                                                                                                           ; grid_display:grid_display_m0|grid_x[4]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.700 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.701 ; grid_display:grid_display_m0|grid_x[8]                                                                                                           ; grid_display:grid_display_m0|grid_x[8]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.703 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[0]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                            ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[3]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                            ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                              ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                              ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                            ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                            ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                              ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.714 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[2]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.449 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.716      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.479 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.746      ;
; 0.532 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.150      ; 0.897      ;
; 0.540 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.906      ;
; 0.543 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.909      ;
; 0.544 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.910      ;
; 0.544 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.910      ;
; 0.551 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.150      ; 0.916      ;
; 0.584 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.961      ;
; 0.592 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.958      ;
; 0.592 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.150      ; 0.957      ;
; 0.594 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.960      ;
; 0.596 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.962      ;
; 0.596 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.150      ; 0.961      ;
; 0.597 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.963      ;
; 0.599 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.966      ;
; 0.602 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.968      ;
; 0.603 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.969      ;
; 0.603 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.969      ;
; 0.603 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.969      ;
; 0.603 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.150      ; 0.968      ;
; 0.605 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.971      ;
; 0.605 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 0.971      ;
; 0.607 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.150      ; 0.972      ;
; 0.656 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.923      ;
; 0.662 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.929      ;
; 0.664 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.931      ;
; 0.665 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.932      ;
; 0.666 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.933      ;
; 0.683 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.950      ;
; 0.683 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.950      ;
; 0.686 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 1.056      ;
; 0.690 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.698 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.712 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.720 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.987      ;
; 0.802 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.069      ;
; 0.808 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.075      ;
; 0.843 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 1.220      ;
; 0.843 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 1.220      ;
; 0.855 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.122      ;
; 0.894 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.161      ;
; 0.903 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 1.270      ;
; 0.916 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.183      ;
; 0.939 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.206      ;
; 0.976 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.241      ;
; 0.978 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 1.345      ;
; 1.043 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.311      ;
; 1.048 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.315      ;
; 1.052 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.319      ;
; 1.055 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.322      ;
; 1.057 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.324      ;
; 1.058 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.325      ;
; 1.058 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.325      ;
; 1.059 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.326      ;
; 1.060 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.327      ;
; 1.072 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.339      ;
; 1.099 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.149      ; 1.463      ;
; 1.139 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.406      ;
; 1.140 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.406      ;
; 1.140 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.406      ;
; 1.141 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.407      ;
; 1.157 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.423      ;
; 1.159 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.424      ;
; 1.164 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.150      ; 1.529      ;
; 1.168 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.433      ;
; 1.179 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.444      ;
; 1.204 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.470      ;
; 1.269 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.534      ;
; 1.272 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.537      ;
; 1.276 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.542      ;
; 1.279 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.545      ;
; 1.439 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.705      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.411 ; dds:dds_inst|rom_addr[0]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.066      ;
; 0.422 ; dds:dds_inst|rom_addr[2]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.077      ;
; 0.437 ; dds:dds_inst|rom_addr[5]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.092      ;
; 0.438 ; dds:dds_inst|rom_addr[3]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.093      ;
; 0.465 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[0]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|key_flag                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.733      ;
; 0.466 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[0]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.734      ;
; 0.469 ; dds:dds_inst|rom_addr_reg[5]                                                                                        ; dds:dds_inst|rom_addr[5]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; dds:dds_inst|rom_addr_reg[8]                                                                                        ; dds:dds_inst|rom_addr[8]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|address_reg_a[0] ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|out_address_reg_a[0]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; dds:dds_inst|rom_addr_reg[9]                                                                                        ; dds:dds_inst|rom_addr[9]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; dds:dds_inst|rom_addr_reg[10]                                                                                       ; dds:dds_inst|rom_addr[10]                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; dds:dds_inst|rom_addr_reg[11]                                                                                       ; dds:dds_inst|rom_addr[11]                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; dds:dds_inst|rom_addr_reg[1]                                                                                        ; dds:dds_inst|rom_addr[1]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.739      ;
; 0.473 ; dds:dds_inst|rom_addr_reg[2]                                                                                        ; dds:dds_inst|rom_addr[2]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; dds:dds_inst|rom_addr_reg[7]                                                                                        ; dds:dds_inst|rom_addr[7]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.740      ;
; 0.585 ; dds:dds_inst|rom_addr[6]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.240      ;
; 0.626 ; dds:dds_inst|fre_add[31]                                                                                            ; dds:dds_inst|fre_add[31]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.894      ;
; 0.645 ; dds:dds_inst|rom_addr_reg[4]                                                                                        ; dds:dds_inst|rom_addr[4]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; dds:dds_inst|rom_addr_reg[3]                                                                                        ; dds:dds_inst|rom_addr[3]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; dds:dds_inst|rom_addr_reg[0]                                                                                        ; dds:dds_inst|rom_addr[0]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.915      ;
; 0.654 ; dds:dds_inst|fre_add[26]                                                                                            ; dds:dds_inst|rom_addr_reg[6]                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.921      ;
; 0.667 ; dds:dds_inst|rom_addr[13]                                                                                           ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|address_reg_a[0]                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.935      ;
; 0.683 ; dds:dds_inst|fre_add[11]                                                                                            ; dds:dds_inst|fre_add[11]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; dds:dds_inst|fre_add[6]                                                                                             ; dds:dds_inst|fre_add[6]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; dds:dds_inst|fre_add[3]                                                                                             ; dds:dds_inst|fre_add[3]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; dds:dds_inst|fre_add[15]                                                                                            ; dds:dds_inst|fre_add[15]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; dds:dds_inst|fre_add[1]                                                                                             ; dds:dds_inst|fre_add[1]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; dds:dds_inst|fre_add[13]                                                                                            ; dds:dds_inst|fre_add[13]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; dds:dds_inst|fre_add[5]                                                                                             ; dds:dds_inst|fre_add[5]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; dds:dds_inst|fre_add[2]                                                                                             ; dds:dds_inst|fre_add[2]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; dds:dds_inst|fre_add[19]                                                                                            ; dds:dds_inst|fre_add[19]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; dds:dds_inst|fre_add[18]                                                                                            ; dds:dds_inst|fre_add[18]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; dds:dds_inst|fre_add[9]                                                                                             ; dds:dds_inst|fre_add[9]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; dds:dds_inst|fre_add[7]                                                                                             ; dds:dds_inst|fre_add[7]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; dds:dds_inst|fre_add[4]                                                                                             ; dds:dds_inst|fre_add[4]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; dds:dds_inst|rom_addr[11]                                                                                           ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.341      ;
; 0.688 ; dds:dds_inst|fre_add[17]                                                                                            ; dds:dds_inst|fre_add[17]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; dds:dds_inst|fre_add[16]                                                                                            ; dds:dds_inst|fre_add[16]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; dds:dds_inst|fre_add[14]                                                                                            ; dds:dds_inst|fre_add[14]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; dds:dds_inst|fre_add[10]                                                                                            ; dds:dds_inst|fre_add[10]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; dds:dds_inst|fre_add[8]                                                                                             ; dds:dds_inst|fre_add[8]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                                                                            ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.977      ;
; 0.690 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[5]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[5]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[13]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[13]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[5]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[5]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[7]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[7]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.959      ;
; 0.693 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[3]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[3]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[11]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[11]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[15]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[15]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[1]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[1]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[1]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[1]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[10]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[10]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[6]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[6]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[6]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[6]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[19]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[19]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[2]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[2]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[8]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[8]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[12]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[12]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[17]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[17]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[14]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[14]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[18]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[18]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.967      ;
; 0.704 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[9]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[9]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[9]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[9]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; dds:dds_inst|rom_addr[11]                                                                                           ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.363      ;
; 0.705 ; dds:dds_inst|fre_add[22]                                                                                            ; dds:dds_inst|fre_add[22]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; f_word_set:f_word_set_insit|FREQ_CTRL[15]                                                                           ; f_word_set:f_word_set_insit|FREQ_CTRL[15]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; f_word_set:f_word_set_insit|FREQ_CTRL[11]                                                                           ; f_word_set:f_word_set_insit|FREQ_CTRL[11]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; f_word_set:f_word_set_insit|FREQ_CTRL[4]                                                                            ; f_word_set:f_word_set_insit|FREQ_CTRL[4]                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; dds:dds_inst|fre_add[29]                                                                                            ; dds:dds_inst|fre_add[29]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; dds:dds_inst|fre_add[30]                                                                                            ; dds:dds_inst|fre_add[30]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; dds:dds_inst|fre_add[28]                                                                                            ; dds:dds_inst|fre_add[28]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; dds:dds_inst|fre_add[26]                                                                                            ; dds:dds_inst|fre_add[26]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; dds:dds_inst|fre_add[20]                                                                                            ; dds:dds_inst|fre_add[20]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; f_word_set:f_word_set_insit|FREQ_CTRL[16]                                                                           ; f_word_set:f_word_set_insit|FREQ_CTRL[16]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[16]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[16]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; dds:dds_inst|fre_add[24]                                                                                            ; dds:dds_inst|fre_add[24]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; f_word_set:f_word_set_insit|FREQ_CTRL[7]                                                                            ; f_word_set:f_word_set_insit|FREQ_CTRL[7]                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; dds:dds_inst|fre_add[25]                                                                                            ; dds:dds_inst|fre_add[25]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; dds:dds_inst|fre_add[23]                                                                                            ; dds:dds_inst|fre_add[23]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; dds:dds_inst|fre_add[0]                                                                                             ; dds:dds_inst|fre_add[0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.979      ;
; 0.713 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                                                                            ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 1.000      ;
; 0.722 ; dds:dds_inst|rom_addr[1]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.381      ;
; 0.723 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[0]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[0]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.991      ;
; 0.723 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[0]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[0]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.991      ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ;
; 3.720 ; 3.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 3.720 ; 3.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 3.720 ; 3.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 3.720 ; 3.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 3.720 ; 3.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.862 ; 4.017        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.862 ; 4.017        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.862 ; 4.017        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.862 ; 4.017        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.876 ; 4.060        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 3.876 ; 4.060        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 3.876 ; 4.060        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 3.876 ; 4.060        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 9.498 ; 9.880        ; 0.382          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[18]                                                                                           ;
; 9.498 ; 9.880        ; 0.382          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[19]                                                                                           ;
; 9.498 ; 9.880        ; 0.382          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[20]                                                                                           ;
; 9.498 ; 9.880        ; 0.382          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[21]                                                                                           ;
; 9.498 ; 9.880        ; 0.382          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[22]                                                                                           ;
; 9.498 ; 9.880        ; 0.382          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[23]                                                                                           ;
; 9.498 ; 9.880        ; 0.382          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[24]                                                                                           ;
; 9.498 ; 9.880        ; 0.382          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[25]                                                                                           ;
; 9.498 ; 9.880        ; 0.382          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[26]                                                                                           ;
; 9.498 ; 9.880        ; 0.382          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                                                                                           ;
; 9.498 ; 9.880        ; 0.382          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                                                                                           ;
; 9.498 ; 9.880        ; 0.382          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                                                                                           ;
; 9.498 ; 9.880        ; 0.382          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                                                                                           ;
; 9.498 ; 9.880        ; 0.382          ; Low Pulse Width  ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                                                                                           ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.672 ; 9.902        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.672 ; 9.902        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a2                     ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a5                     ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a9                     ;
; 9.674 ; 9.904        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a13                    ;
; 9.674 ; 9.904        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a4                     ;
; 9.675 ; 9.905        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a1                     ;
; 9.675 ; 9.905        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a6                     ;
; 9.676 ; 9.906        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a0                     ;
; 9.676 ; 9.906        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a10                    ;
; 9.676 ; 9.906        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a12                    ;
; 9.676 ; 9.906        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15                    ;
; 9.676 ; 9.906        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3                     ;
; 9.677 ; 9.907        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7                     ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a14                    ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a8                     ;
; 9.679 ; 9.909        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11                    ;
; 9.725 ; 9.941        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                                                                                            ;
; 9.725 ; 9.941        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                                                                                            ;
; 9.728 ; 10.110       ; 0.382          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[18]                                                                                           ;
; 9.728 ; 10.110       ; 0.382          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[19]                                                                                           ;
; 9.728 ; 10.110       ; 0.382          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[20]                                                                                           ;
; 9.728 ; 10.110       ; 0.382          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[21]                                                                                           ;
; 9.728 ; 10.110       ; 0.382          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[22]                                                                                           ;
; 9.728 ; 10.110       ; 0.382          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[23]                                                                                           ;
; 9.728 ; 10.110       ; 0.382          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[24]                                                                                           ;
; 9.728 ; 10.110       ; 0.382          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[25]                                                                                           ;
; 9.728 ; 10.110       ; 0.382          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[26]                                                                                           ;
; 9.728 ; 10.110       ; 0.382          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                                                                                           ;
; 9.728 ; 10.110       ; 0.382          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                                                                                           ;
; 9.728 ; 10.110       ; 0.382          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                                                                                           ;
; 9.728 ; 10.110       ; 0.382          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                                                                                           ;
; 9.728 ; 10.110       ; 0.382          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                                                                                           ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[30]~_Duplicate_1                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[31]~_Duplicate_1                                                                              ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[0]                                                                                                             ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[10]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[11]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[12]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[13]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[14]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[15]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[16]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[17]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[18]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[19]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[1]                                                                                                             ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[20]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[21]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[22]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[23]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[24]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[25]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[26]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[27]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[28]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[29]                                                                                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[2]                                                                                                             ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[30]                                                                                                            ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------+
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[19]                  ;
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[1]                   ;
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[20]                  ;
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[21]                  ;
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[22]                  ;
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23]                  ;
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24]                  ;
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25]                  ;
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26]                  ;
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27]                  ;
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28]                  ;
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29]                  ;
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[2]                   ;
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30]                  ;
; 19.670 ; 19.886       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31]                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[10]                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[11]                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[12]                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[13]                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[14]                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[15]                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[16]                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[17]                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[18]                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[3]                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[4]                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[5]                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[6]                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[7]                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[8]                   ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[9]                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|region_active                            ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[0]  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[2]  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[4]  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[5]  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[6]  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[8]  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[0]                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[10]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[11]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[12]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[1]                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[3]                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[4]                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[5]                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[6]                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[7]                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[8]                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[9]                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[0]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[10]             ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[11]             ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[1]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[2]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[3]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[4]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[5]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[6]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[7]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[8]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[9]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[0]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[0]                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[1]                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[2]                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[3]                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[4]                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[5]                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[6]                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[7]                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[8]                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[0]  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10] ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11] ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; key[*]    ; sys_clk    ; 1.185 ; 1.416 ; Rise       ; sys_clk         ;
;  key[0]   ; sys_clk    ; 0.838 ; 0.975 ; Rise       ; sys_clk         ;
;  key[1]   ; sys_clk    ; 1.185 ; 1.416 ; Rise       ; sys_clk         ;
; key_add   ; sys_clk    ; 0.804 ; 0.780 ; Rise       ; sys_clk         ;
; key_sub   ; sys_clk    ; 1.077 ; 1.142 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; key[*]    ; sys_clk    ; 0.399 ; 0.235  ; Rise       ; sys_clk         ;
;  key[0]   ; sys_clk    ; 0.399 ; 0.235  ; Rise       ; sys_clk         ;
;  key[1]   ; sys_clk    ; 0.230 ; -0.008 ; Rise       ; sys_clk         ;
; key_add   ; sys_clk    ; 0.878 ; 0.779  ; Rise       ; sys_clk         ;
; key_sub   ; sys_clk    ; 0.403 ; 0.192  ; Rise       ; sys_clk         ;
+-----------+------------+-------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.326 ; 3.294 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.327 ; 3.295 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.326 ; 3.294 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.317 ; 3.285 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.297 ; 3.268 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.297 ; 3.268 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.297 ; 3.268 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.287 ; 3.258 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk         ; sys_clk    ; 5.644 ; 5.360 ; Rise       ; sys_clk                                                  ;
; dac_data[*]     ; sys_clk    ; 9.276 ; 8.733 ; Rise       ; sys_clk                                                  ;
;  dac_data[0]    ; sys_clk    ; 9.276 ; 8.733 ; Rise       ; sys_clk                                                  ;
;  dac_data[1]    ; sys_clk    ; 8.448 ; 8.058 ; Rise       ; sys_clk                                                  ;
;  dac_data[2]    ; sys_clk    ; 8.427 ; 8.170 ; Rise       ; sys_clk                                                  ;
;  dac_data[3]    ; sys_clk    ; 8.832 ; 8.384 ; Rise       ; sys_clk                                                  ;
;  dac_data[4]    ; sys_clk    ; 8.752 ; 8.351 ; Rise       ; sys_clk                                                  ;
;  dac_data[5]    ; sys_clk    ; 8.211 ; 7.755 ; Rise       ; sys_clk                                                  ;
;  dac_data[6]    ; sys_clk    ; 8.706 ; 8.241 ; Rise       ; sys_clk                                                  ;
;  dac_data[7]    ; sys_clk    ; 8.782 ; 8.337 ; Rise       ; sys_clk                                                  ;
; dac_clk         ; sys_clk    ; 5.644 ; 5.360 ; Fall       ; sys_clk                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 2.968 ; 2.935 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.968 ; 2.935 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 2.948 ; 2.915 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 2.967 ; 2.934 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 2.948 ; 2.915 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 2.949 ; 2.916 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 2.939 ; 2.906 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 2.967 ; 2.934 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 2.948 ; 2.915 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 2.939 ; 2.906 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 2.941 ; 2.911 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.941 ; 2.911 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 2.921 ; 2.891 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 2.940 ; 2.910 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 2.921 ; 2.891 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 2.922 ; 2.892 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 2.912 ; 2.882 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 2.940 ; 2.910 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 2.921 ; 2.891 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 2.912 ; 2.882 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk         ; sys_clk    ; 5.444 ; 5.172 ; Rise       ; sys_clk                                                  ;
; dac_data[*]     ; sys_clk    ; 6.432 ; 6.251 ; Rise       ; sys_clk                                                  ;
;  dac_data[0]    ; sys_clk    ; 7.016 ; 6.714 ; Rise       ; sys_clk                                                  ;
;  dac_data[1]    ; sys_clk    ; 6.684 ; 6.515 ; Rise       ; sys_clk                                                  ;
;  dac_data[2]    ; sys_clk    ; 7.618 ; 7.260 ; Rise       ; sys_clk                                                  ;
;  dac_data[3]    ; sys_clk    ; 6.432 ; 6.251 ; Rise       ; sys_clk                                                  ;
;  dac_data[4]    ; sys_clk    ; 6.518 ; 6.338 ; Rise       ; sys_clk                                                  ;
;  dac_data[5]    ; sys_clk    ; 7.368 ; 7.154 ; Rise       ; sys_clk                                                  ;
;  dac_data[6]    ; sys_clk    ; 6.932 ; 6.694 ; Rise       ; sys_clk                                                  ;
;  dac_data[7]    ; sys_clk    ; 6.897 ; 6.731 ; Rise       ; sys_clk                                                  ;
; dac_clk         ; sys_clk    ; 5.444 ; 5.172 ; Fall       ; sys_clk                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -21.942 ; -656.853      ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.078   ; 0.000         ;
; sys_clk                                                  ; 16.721  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; sys_clk                                                  ; 0.141 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.163 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.796  ; 0.000         ;
; sys_clk                                                  ; 9.370  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.733 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+---------+--------------------------------------------------------+------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                              ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -21.942 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.736     ;
; -21.893 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.687     ;
; -21.878 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.672     ;
; -21.874 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.668     ;
; -21.871 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.665     ;
; -21.829 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.623     ;
; -21.826 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.620     ;
; -21.825 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.619     ;
; -21.810 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.604     ;
; -21.810 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.604     ;
; -21.807 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.601     ;
; -21.806 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.600     ;
; -21.803 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.597     ;
; -21.762 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.556     ;
; -21.761 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.555     ;
; -21.758 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.552     ;
; -21.758 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.552     ;
; -21.757 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.551     ;
; -21.746 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.540     ;
; -21.742 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.536     ;
; -21.742 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.536     ;
; -21.739 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.533     ;
; -21.738 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.532     ;
; -21.738 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.532     ;
; -21.735 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.529     ;
; -21.694 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.488     ;
; -21.694 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.488     ;
; -21.693 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.487     ;
; -21.690 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.484     ;
; -21.690 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.484     ;
; -21.689 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.483     ;
; -21.689 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.483     ;
; -21.678 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.472     ;
; -21.674 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.468     ;
; -21.674 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.468     ;
; -21.674 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.468     ;
; -21.671 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.465     ;
; -21.670 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.464     ;
; -21.670 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.464     ;
; -21.670 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.464     ;
; -21.667 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.461     ;
; -21.626 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.420     ;
; -21.626 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.420     ;
; -21.625 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.419     ;
; -21.625 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.419     ;
; -21.622 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.416     ;
; -21.622 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.416     ;
; -21.622 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.416     ;
; -21.621 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.415     ;
; -21.621 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.415     ;
; -21.610 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.404     ;
; -21.606 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[22] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.400     ;
; -21.606 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.400     ;
; -21.606 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.400     ;
; -21.606 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.400     ;
; -21.603 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.397     ;
; -21.602 ; f_word_set:f_word_set_insit|FREQ_CTRL[19]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[21] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.396     ;
; -21.602 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.396     ;
; -21.602 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.396     ;
; -21.599 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.393     ;
; -21.598 ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.392     ;
; -21.558 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.352     ;
; -21.558 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.352     ;
; -21.558 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.352     ;
; -21.557 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.351     ;
; -21.557 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[22] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.351     ;
; -21.554 ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.348     ;
; -21.554 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.348     ;
; -21.554 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.348     ;
; -21.554 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.348     ;
; -21.553 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.347     ;
; -21.553 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[21] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.347     ;
; -21.542 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.336     ;
; -21.538 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.332     ;
; -21.538 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.332     ;
; -21.538 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.332     ;
; -21.535 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[22] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.329     ;
; -21.534 ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.328     ;
; -21.534 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.328     ;
; -21.534 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.328     ;
; -21.531 ; f_word_set:f_word_set_insit|FREQ_CTRL[31]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.325     ;
; -21.531 ; f_word_set:f_word_set_insit|FREQ_CTRL[21]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[21] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.325     ;
; -21.530 ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.324     ;
; -21.490 ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.284     ;
; -21.490 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.284     ;
; -21.490 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.284     ;
; -21.490 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[22] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.284     ;
; -21.489 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.283     ;
; -21.486 ; f_word_set:f_word_set_insit|FREQ_CTRL[30]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.280     ;
; -21.486 ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.280     ;
; -21.486 ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.280     ;
; -21.486 ; f_word_set:f_word_set_insit|FREQ_CTRL[22]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.280     ;
; -21.486 ; f_word_set:f_word_set_insit|FREQ_CTRL[20]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[21] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.280     ;
; -21.485 ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.279     ;
; -21.474 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[22] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.268     ;
; -21.470 ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.264     ;
; -21.470 ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.264     ;
; -21.470 ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[21] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.264     ;
; -21.467 ; f_word_set:f_word_set_insit|FREQ_CTRL[31]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.261     ;
; -21.466 ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1 ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28] ; sys_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.143     ; 40.260     ;
+---------+--------------------------------------------------------+------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 3.078 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.041     ; 0.821      ;
; 3.089 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.041     ; 0.810      ;
; 3.120 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.589      ;
; 3.125 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.584      ;
; 3.210 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.039     ; 0.500      ;
; 3.210 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.499      ;
; 3.210 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.499      ;
; 3.215 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.039     ; 0.495      ;
; 3.215 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.494      ;
; 3.215 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.494      ;
; 3.372 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.528      ;
; 3.372 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.528      ;
; 3.374 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.039     ; 0.527      ;
; 3.383 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.517      ;
; 3.383 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.517      ;
; 3.385 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.039     ; 0.516      ;
; 6.905 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 0.996      ;
; 6.979 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.971      ;
; 6.992 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.958      ;
; 7.009 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.941      ;
; 7.010 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.940      ;
; 7.012 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.938      ;
; 7.014 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.936      ;
; 7.014 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.936      ;
; 7.088 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.091     ; 0.808      ;
; 7.091 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.806      ;
; 7.097 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.852      ;
; 7.100 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.849      ;
; 7.126 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.825      ;
; 7.128 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.823      ;
; 7.147 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.803      ;
; 7.156 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.793      ;
; 7.157 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.089     ; 0.741      ;
; 7.170 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.781      ;
; 7.178 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.771      ;
; 7.186 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.763      ;
; 7.199 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.751      ;
; 7.199 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.751      ;
; 7.200 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.750      ;
; 7.200 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.750      ;
; 7.231 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.721      ;
; 7.238 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.089     ; 0.660      ;
; 7.245 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.706      ;
; 7.246 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.705      ;
; 7.247 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.704      ;
; 7.248 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.703      ;
; 7.248 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.703      ;
; 7.249 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.702      ;
; 7.250 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.701      ;
; 7.253 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.698      ;
; 7.257 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.694      ;
; 7.275 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.629      ;
; 7.275 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.629      ;
; 7.279 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.670      ;
; 7.305 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.646      ;
; 7.333 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.618      ;
; 7.333 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.618      ;
; 7.339 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.611      ;
; 7.344 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.553      ;
; 7.344 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.606      ;
; 7.346 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.551      ;
; 7.359 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.538      ;
; 7.359 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.538      ;
; 7.360 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.537      ;
; 7.361 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.536      ;
; 7.362 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.535      ;
; 7.363 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.534      ;
; 7.364 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.533      ;
; 7.365 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.532      ;
; 7.365 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.532      ;
; 7.365 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.532      ;
; 7.369 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.528      ;
; 7.369 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.581      ;
; 7.369 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.581      ;
; 7.370 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.527      ;
; 7.371 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.526      ;
; 7.376 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.527      ;
; 7.382 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.090     ; 0.515      ;
; 7.399 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.551      ;
; 7.406 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.544      ;
; 7.406 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.544      ;
; 7.406 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.544      ;
; 7.406 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.545      ;
; 7.407 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.543      ;
; 7.407 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.543      ;
; 7.408 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.542      ;
; 7.408 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.543      ;
; 7.408 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.543      ;
; 7.410 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.540      ;
; 7.410 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.541      ;
; 7.410 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.541      ;
; 7.417 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.533      ;
; 7.420 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.530      ;
; 7.427 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.091     ; 0.469      ;
; 7.428 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.089     ; 0.470      ;
; 7.428 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.091     ; 0.468      ;
; 7.429 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.091     ; 0.467      ;
; 7.429 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.521      ;
; 7.431 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.091     ; 0.465      ;
; 7.435 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.089     ; 0.463      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                               ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.721 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.106     ; 3.045      ;
; 16.777 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.106     ; 2.989      ;
; 16.788 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.106     ; 2.978      ;
; 16.841 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.106     ; 2.925      ;
; 16.843 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.106     ; 2.923      ;
; 16.900 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[25]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.106     ; 2.866      ;
; 16.920 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[26]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.106     ; 2.846      ;
; 16.971 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[23]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.106     ; 2.795      ;
; 16.983 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[24]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.106     ; 2.783      ;
; 17.024 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[22]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.106     ; 2.742      ;
; 17.059 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[21]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.106     ; 2.707      ;
; 17.118 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[20]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.106     ; 2.648      ;
; 17.132 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[29]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.039     ; 2.816      ;
; 17.141 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[30]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.039     ; 2.807      ;
; 17.148 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[19]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.106     ; 2.618      ;
; 17.161 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[31]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.039     ; 2.787      ;
; 17.169 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.393      ;
; 17.173 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.389      ;
; 17.176 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.386      ;
; 17.180 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[18]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.106     ; 2.586      ;
; 17.202 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 2.567      ;
; 17.207 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[28]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.039     ; 2.741      ;
; 17.215 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[27]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.039     ; 2.733      ;
; 17.225 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.337      ;
; 17.229 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.333      ;
; 17.229 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.333      ;
; 17.240 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[25]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.039     ; 2.708      ;
; 17.240 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.322      ;
; 17.258 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 2.511      ;
; 17.269 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 2.500      ;
; 17.282 ; f_word_set:f_word_set_insit|FREQ_CTRL[6]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.109     ; 2.481      ;
; 17.291 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.271      ;
; 17.293 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.269      ;
; 17.295 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.267      ;
; 17.308 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[26]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.254      ;
; 17.315 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.636      ;
; 17.315 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.636      ;
; 17.315 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.636      ;
; 17.315 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.636      ;
; 17.315 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.636      ;
; 17.315 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.636      ;
; 17.315 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.636      ;
; 17.315 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.636      ;
; 17.315 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.636      ;
; 17.315 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.636      ;
; 17.322 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 2.447      ;
; 17.324 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 2.445      ;
; 17.337 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.606      ;
; 17.337 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.606      ;
; 17.337 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.606      ;
; 17.337 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.606      ;
; 17.337 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.606      ;
; 17.337 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.606      ;
; 17.337 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.606      ;
; 17.337 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.606      ;
; 17.337 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.606      ;
; 17.337 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.606      ;
; 17.338 ; f_word_set:f_word_set_insit|FREQ_CTRL[6]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.109     ; 2.425      ;
; 17.341 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[24]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.039     ; 2.607      ;
; 17.348 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[25]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.214      ;
; 17.349 ; f_word_set:f_word_set_insit|FREQ_CTRL[6]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.109     ; 2.414      ;
; 17.352 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[25]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.210      ;
; 17.360 ; f_word_set:f_word_set_insit|FREQ_CTRL[3]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.109     ; 2.403      ;
; 17.367 ; f_word_set:f_word_set_insit|FREQ_CTRL[3]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.109     ; 2.396      ;
; 17.371 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[24]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.191      ;
; 17.372 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[26]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.039     ; 2.576      ;
; 17.372 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[26]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.190      ;
; 17.381 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[25]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 2.388      ;
; 17.397 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.554      ;
; 17.397 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.554      ;
; 17.397 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.554      ;
; 17.397 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.554      ;
; 17.397 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.554      ;
; 17.397 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.554      ;
; 17.397 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.554      ;
; 17.397 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.554      ;
; 17.397 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.554      ;
; 17.397 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3] ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.554      ;
; 17.401 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[26]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 2.368      ;
; 17.402 ; f_word_set:f_word_set_insit|FREQ_CTRL[6]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.109     ; 2.361      ;
; 17.404 ; f_word_set:f_word_set_insit|FREQ_CTRL[6]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.109     ; 2.359      ;
; 17.412 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[22]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.150      ;
; 17.416 ; f_word_set:f_word_set_insit|FREQ_CTRL[3]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.109     ; 2.347      ;
; 17.418 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.525      ;
; 17.418 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.525      ;
; 17.418 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.525      ;
; 17.418 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.525      ;
; 17.418 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.525      ;
; 17.418 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.525      ;
; 17.418 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.525      ;
; 17.418 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.525      ;
; 17.418 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.525      ;
; 17.418 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4] ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 2.525      ;
; 17.419 ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[23]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.143      ;
; 17.420 ; f_word_set:f_word_set_insit|FREQ_CTRL[3]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.109     ; 2.343      ;
; 17.423 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[23]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.139      ;
; 17.432 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag    ; f_word_set:f_word_set_insit|FREQ_CTRL[23]~_Duplicate_1            ; sys_clk      ; sys_clk     ; 20.000       ; -0.039     ; 2.516      ;
; 17.435 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[24]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.310     ; 2.127      ;
; 17.442 ; f_word_set:f_word_set_insit|FREQ_CTRL[4]                         ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.109     ; 2.321      ;
; 17.452 ; f_word_set:f_word_set_insit|FREQ_CTRL[18]~_Duplicate_1           ; f_word_set:f_word_set_insit|FREQ_CTRL[23]                         ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 2.317      ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.141 ; dds:dds_inst|rom_addr[0]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.472      ;
; 0.155 ; dds:dds_inst|rom_addr[2]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.486      ;
; 0.157 ; dds:dds_inst|rom_addr[5]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.488      ;
; 0.161 ; dds:dds_inst|rom_addr[3]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.492      ;
; 0.192 ; dds:dds_inst|rom_addr_reg[5]                                                                                        ; dds:dds_inst|rom_addr[5]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; dds:dds_inst|rom_addr_reg[8]                                                                                        ; dds:dds_inst|rom_addr[8]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|address_reg_a[0] ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|out_address_reg_a[0]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; dds:dds_inst|rom_addr_reg[10]                                                                                       ; dds:dds_inst|rom_addr[10]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; dds:dds_inst|rom_addr_reg[11]                                                                                       ; dds:dds_inst|rom_addr[11]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; dds:dds_inst|rom_addr_reg[1]                                                                                        ; dds:dds_inst|rom_addr[1]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; dds:dds_inst|rom_addr_reg[9]                                                                                        ; dds:dds_inst|rom_addr[9]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; dds:dds_inst|rom_addr_reg[2]                                                                                        ; dds:dds_inst|rom_addr[2]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; dds:dds_inst|rom_addr_reg[7]                                                                                        ; dds:dds_inst|rom_addr[7]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.207 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[0]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|key_flag                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[0]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|key_flag                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.328      ;
; 0.240 ; dds:dds_inst|rom_addr[6]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.571      ;
; 0.266 ; dds:dds_inst|rom_addr_reg[4]                                                                                        ; dds:dds_inst|rom_addr[4]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; dds:dds_inst|fre_add[31]                                                                                            ; dds:dds_inst|fre_add[31]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; dds:dds_inst|rom_addr_reg[3]                                                                                        ; dds:dds_inst|rom_addr[3]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; dds:dds_inst|rom_addr_reg[0]                                                                                        ; dds:dds_inst|rom_addr[0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.389      ;
; 0.271 ; dds:dds_inst|rom_addr[11]                                                                                           ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.601      ;
; 0.279 ; dds:dds_inst|rom_addr[13]                                                                                           ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|address_reg_a[0]                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.400      ;
; 0.284 ; dds:dds_inst|fre_add[26]                                                                                            ; dds:dds_inst|rom_addr_reg[6]                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.403      ;
; 0.289 ; dds:dds_inst|rom_addr[5]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.612      ;
; 0.290 ; dds:dds_inst|rom_addr[11]                                                                                           ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.620      ;
; 0.292 ; dds:dds_inst|fre_add[15]                                                                                            ; dds:dds_inst|fre_add[15]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; dds:dds_inst|fre_add[11]                                                                                            ; dds:dds_inst|fre_add[11]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; dds:dds_inst|fre_add[6]                                                                                             ; dds:dds_inst|fre_add[6]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; dds:dds_inst|fre_add[3]                                                                                             ; dds:dds_inst|fre_add[3]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; dds:dds_inst|fre_add[1]                                                                                             ; dds:dds_inst|fre_add[1]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; dds:dds_inst|fre_add[13]                                                                                            ; dds:dds_inst|fre_add[13]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; dds:dds_inst|fre_add[9]                                                                                             ; dds:dds_inst|fre_add[9]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; dds:dds_inst|fre_add[7]                                                                                             ; dds:dds_inst|fre_add[7]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; dds:dds_inst|fre_add[5]                                                                                             ; dds:dds_inst|fre_add[5]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; dds:dds_inst|fre_add[4]                                                                                             ; dds:dds_inst|fre_add[4]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; dds:dds_inst|fre_add[2]                                                                                             ; dds:dds_inst|fre_add[2]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; dds:dds_inst|fre_add[19]                                                                                            ; dds:dds_inst|fre_add[19]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; dds:dds_inst|fre_add[18]                                                                                            ; dds:dds_inst|fre_add[18]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; dds:dds_inst|fre_add[16]                                                                                            ; dds:dds_inst|fre_add[16]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; dds:dds_inst|fre_add[14]                                                                                            ; dds:dds_inst|fre_add[14]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; dds:dds_inst|fre_add[8]                                                                                             ; dds:dds_inst|fre_add[8]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; dds:dds_inst|fre_add[17]                                                                                            ; dds:dds_inst|fre_add[17]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; dds:dds_inst|fre_add[10]                                                                                            ; dds:dds_inst|fre_add[10]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[7]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[13]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[7]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[7]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                                                                            ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[5]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[5]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[10]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[11]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[5]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[5]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[13]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[13]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[1]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[1]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[3]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[3]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[6]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[6]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[8]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[1]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[1]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[2]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[2]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[3]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[6]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[6]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[8]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[8]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[10]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[10]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[11]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[11]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[18]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[4]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[12]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[16]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[17]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[19]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[19]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[19]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[15]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[15]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[14]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[12]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[12]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[14]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[14]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[17]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[17]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[18]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[18]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; dds:dds_inst|rom_addr[1]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.634      ;
; 0.303 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[9]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[9]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[9]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[9]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; f_word_set:f_word_set_insit|FREQ_CTRL[16]                                                                           ; f_word_set:f_word_set_insit|FREQ_CTRL[16]                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; f_word_set:f_word_set_insit|FREQ_CTRL[15]                                                                           ; f_word_set:f_word_set_insit|FREQ_CTRL[15]                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[15]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; dds:dds_inst|fre_add[0]                                                                                             ; dds:dds_inst|fre_add[0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; dds:dds_inst|fre_add[22]                                                                                            ; dds:dds_inst|fre_add[22]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; f_word_set:f_word_set_insit|FREQ_CTRL[11]                                                                           ; f_word_set:f_word_set_insit|FREQ_CTRL[11]                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; f_word_set:f_word_set_insit|FREQ_CTRL[4]                                                                            ; f_word_set:f_word_set_insit|FREQ_CTRL[4]                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; dds:dds_inst|rom_addr[8]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.636      ;
; 0.306 ; dds:dds_inst|fre_add[30]                                                                                            ; dds:dds_inst|fre_add[30]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; dds:dds_inst|fre_add[29]                                                                                            ; dds:dds_inst|fre_add[29]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; dds:dds_inst|fre_add[24]                                                                                            ; dds:dds_inst|fre_add[24]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; dds:dds_inst|fre_add[20]                                                                                            ; dds:dds_inst|fre_add[20]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; f_word_set:f_word_set_insit|FREQ_CTRL[7]                                                                            ; f_word_set:f_word_set_insit|FREQ_CTRL[7]                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_add|cnt_20ms[2]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4]                                                    ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[4]                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[16]                                                   ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[16]                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; dds:dds_inst|rom_addr[5]                                                                                            ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.638      ;
; 0.307 ; dds:dds_inst|fre_add[28]                                                                                            ; dds:dds_inst|fre_add[28]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; dds:dds_inst|fre_add[26]                                                                                            ; dds:dds_inst|fre_add[26]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; dds:dds_inst|fre_add[25]                                                                                            ; dds:dds_inst|fre_add[25]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; dds:dds_inst|fre_add[23]                                                                                            ; dds:dds_inst|fre_add[23]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.163 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[2]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                                  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[10]                                                                          ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; grid_display:grid_display_m0|v_data[10]                                                                                                          ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[10]                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|address_reg_a[0] ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|out_address_reg_a[0]             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                                ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                                                ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.200 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                                                  ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.213 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                                                  ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[13]                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.217 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.223 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.223 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.225 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[1]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.346      ;
; 0.227 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.348      ;
; 0.228 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.349      ;
; 0.230 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[1]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.351      ;
; 0.244 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[8]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.573      ;
; 0.251 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[9]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.580      ;
; 0.258 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]                                                                          ; wav_display:wav_display_m0|v_data[20]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[15]                                                                          ; wav_display:wav_display_m0|v_data[19]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[15]                                                                          ; wav_display:wav_display_m0|v_data[15]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[12]                                                                                            ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.588      ;
; 0.260 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[1]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]                                                                          ; wav_display:wav_display_m0|v_data[10]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[1]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.589      ;
; 0.263 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[1]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                              ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.266 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[10]                                                                                            ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.595      ;
; 0.266 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                                                  ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.270 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[11]                                                                                            ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.599      ;
; 0.273 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[9]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.607      ;
; 0.274 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.275 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[4]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.604      ;
; 0.276 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[0]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[1]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[7]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.605      ;
; 0.277 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[0]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                                  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.279 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[0]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[8]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.613      ;
; 0.280 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]                                                                                          ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[0]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.399      ;
; 0.282 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[3]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.611      ;
; 0.284 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[12]                                                                                            ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.618      ;
; 0.294 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[0]                                                                                      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.297 ; grid_display:grid_display_m0|grid_x[1]                                                                                                           ; grid_display:grid_display_m0|grid_x[1]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; grid_display:grid_display_m0|grid_x[3]                                                                                                           ; grid_display:grid_display_m0|grid_x[3]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; grid_display:grid_display_m0|grid_x[5]                                                                                                           ; grid_display:grid_display_m0|grid_x[5]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; grid_display:grid_display_m0|grid_x[7]                                                                                                           ; grid_display:grid_display_m0|grid_x[7]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; grid_display:grid_display_m0|grid_x[8]                                                                                                           ; grid_display:grid_display_m0|grid_x[8]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; grid_display:grid_display_m0|grid_x[2]                                                                                                           ; grid_display:grid_display_m0|grid_x[2]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; grid_display:grid_display_m0|grid_x[6]                                                                                                           ; grid_display:grid_display_m0|grid_x[6]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[3]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; grid_display:grid_display_m0|grid_x[4]                                                                                                           ; grid_display:grid_display_m0|grid_x[4]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr[2]                                                                                             ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.627      ;
; 0.300 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                            ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                              ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                            ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                              ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                            ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                            ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                              ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[0]                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; grid_display:grid_display_m0|grid_x[0]                                                                                                           ; grid_display:grid_display_m0|grid_x[0]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                               ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[8]                                                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[8]                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.205 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.390      ;
; 0.205 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.389      ;
; 0.207 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.391      ;
; 0.208 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.392      ;
; 0.209 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.393      ;
; 0.214 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.399      ;
; 0.225 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.417      ;
; 0.231 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.416      ;
; 0.232 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.416      ;
; 0.232 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.416      ;
; 0.232 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.417      ;
; 0.233 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.417      ;
; 0.234 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.418      ;
; 0.235 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.419      ;
; 0.237 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.421      ;
; 0.237 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.422      ;
; 0.238 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.422      ;
; 0.238 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.422      ;
; 0.239 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.424      ;
; 0.239 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.423      ;
; 0.240 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.424      ;
; 0.240 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.424      ;
; 0.252 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.280 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.401      ;
; 0.291 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.476      ;
; 0.292 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.305 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.345 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.537      ;
; 0.346 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.538      ;
; 0.350 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.471      ;
; 0.359 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.480      ;
; 0.361 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.482      ;
; 0.369 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.555      ;
; 0.383 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.504      ;
; 0.393 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.514      ;
; 0.401 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.522      ;
; 0.416 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.602      ;
; 0.441 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.561      ;
; 0.453 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.575      ;
; 0.458 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.463 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.465 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.655      ;
; 0.502 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.687      ;
; 0.506 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.508 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.630      ;
; 0.513 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.633      ;
; 0.518 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.638      ;
; 0.533 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.653      ;
; 0.558 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.679      ;
; 0.576 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.696      ;
; 0.578 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.698      ;
; 0.578 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.699      ;
; 0.580 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.701      ;
; 0.659 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.780      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 3.829 ; 3.979        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.829 ; 3.979        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.829 ; 3.979        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.829 ; 3.979        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.864 ; 4.019        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.864 ; 4.019        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 9.370 ; 9.600        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.370 ; 9.600        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.370 ; 9.600        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.370 ; 9.600        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a1                     ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a12                    ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a13                    ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15                    ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a2                     ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a5                     ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a8                     ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a9                     ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a0                     ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a10                    ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a14                    ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3                     ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a4                     ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a6                     ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7                     ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11                    ;
; 9.411 ; 9.590        ; 0.179          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[18]                                                                                           ;
; 9.411 ; 9.590        ; 0.179          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[19]                                                                                           ;
; 9.411 ; 9.590        ; 0.179          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[20]                                                                                           ;
; 9.411 ; 9.590        ; 0.179          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[21]                                                                                           ;
; 9.411 ; 9.590        ; 0.179          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[22]                                                                                           ;
; 9.411 ; 9.590        ; 0.179          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[23]                                                                                           ;
; 9.411 ; 9.590        ; 0.179          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[24]                                                                                           ;
; 9.411 ; 9.590        ; 0.179          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[25]                                                                                           ;
; 9.411 ; 9.590        ; 0.179          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[26]                                                                                           ;
; 9.411 ; 9.590        ; 0.179          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[27]                                                                                           ;
; 9.411 ; 9.590        ; 0.179          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[28]                                                                                           ;
; 9.411 ; 9.590        ; 0.179          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[29]                                                                                           ;
; 9.411 ; 9.590        ; 0.179          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[30]                                                                                           ;
; 9.411 ; 9.590        ; 0.179          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[31]                                                                                           ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[1]                                                                                            ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|FREQ_CTRL[2]                                                                                            ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_addr[13]                                                                                                           ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|address_reg_a[0]                 ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|out_address_reg_a[0]             ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[10]                                                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[11]                                                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[12]                                                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[13]                                                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[14]                                                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[15]                                                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[16]                                                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[17]                                                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[18]                                                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; f_word_set:f_word_set_insit|key_filter:fword_key_sub|cnt_20ms[19]                                                                   ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[0]                                                                                                             ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[10]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[11]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[12]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[13]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[14]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[15]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[16]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[17]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[18]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[19]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[1]                                                                                                             ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[20]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[21]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[22]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[23]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[24]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[25]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[26]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[27]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[28]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[29]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[2]                                                                                                             ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[30]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[31]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[3]                                                                                                             ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[4]                                                                                                             ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[5]                                                                                                             ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[6]                                                                                                             ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[7]                                                                                                             ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[8]                                                                                                             ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|fre_add[9]                                                                                                             ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_addr[0]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_addr[10]                                                                                                           ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_addr[11]                                                                                                           ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_addr[12]                                                                                                           ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_addr[1]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_addr[2]                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; dds:dds_inst|rom_addr[3]                                                                                                            ;
+-------+--------------+----------------+-----------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a13                    ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a7                     ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a8                     ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a1                     ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a10                    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a11                    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a14                    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a15                    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a2                     ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a3                     ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a4                     ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a5                     ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a6                     ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a9                     ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a12                    ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_wave:rom_wave_inst1|altsyncram:altsyncram_component|altsyncram_afa1:auto_generated|ram_block1a0                     ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[19]                                                                                                             ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[1]                                                                                                              ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[20]                                                                                                             ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[21]                                                                                                             ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[22]                                                                                                             ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[23]                                                                                                             ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[24]                                                                                                             ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[25]                                                                                                             ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[26]                                                                                                             ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[27]                                                                                                             ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[28]                                                                                                             ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[29]                                                                                                             ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[2]                                                                                                              ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[30]                                                                                                             ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|fre_add[31]                                                                                                             ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[0]                                                                                                              ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[1]                                                                                                              ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[2]                                                                                                              ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[3]                                                                                                              ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[4]                                                                                                              ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[0]                                                                                                       ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[1]                                                                                                       ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                       ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[0]                                                                                                      ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[1]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[2]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[3]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[0]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[1]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[2]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[0]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[3]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[5]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[8]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[3]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[4]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[5]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[6]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[0]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[10]                                                                                                        ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[11]                                                                                                        ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[1]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[2]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[3]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dds1:dds_inst|rom_addr_reg[4]                                                                                                         ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; key[*]    ; sys_clk    ; 0.572 ; 0.885 ; Rise       ; sys_clk         ;
;  key[0]   ; sys_clk    ; 0.393 ; 0.703 ; Rise       ; sys_clk         ;
;  key[1]   ; sys_clk    ; 0.572 ; 0.885 ; Rise       ; sys_clk         ;
; key_add   ; sys_clk    ; 0.264 ; 0.652 ; Rise       ; sys_clk         ;
; key_sub   ; sys_clk    ; 0.429 ; 0.796 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; key[*]    ; sys_clk    ; 0.154 ; -0.140 ; Rise       ; sys_clk         ;
;  key[0]   ; sys_clk    ; 0.154 ; -0.140 ; Rise       ; sys_clk         ;
;  key[1]   ; sys_clk    ; 0.072 ; -0.224 ; Rise       ; sys_clk         ;
; key_add   ; sys_clk    ; 0.510 ; 0.149  ; Rise       ; sys_clk         ;
; key_sub   ; sys_clk    ; 0.232 ; -0.100 ; Rise       ; sys_clk         ;
+-----------+------------+-------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 1.735 ; 1.780 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.735 ; 1.780 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.734 ; 1.779 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.734 ; 1.779 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.715 ; 1.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.715 ; 1.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.734 ; 1.779 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.734 ; 1.779 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.715 ; 1.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.705 ; 1.750 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.754 ; 1.802 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.754 ; 1.802 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.753 ; 1.801 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.753 ; 1.801 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.734 ; 1.782 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.735 ; 1.783 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.753 ; 1.801 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.753 ; 1.801 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.734 ; 1.782 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.725 ; 1.773 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk         ; sys_clk    ; 3.216 ; 2.947 ; Rise       ; sys_clk                                                  ;
; dac_data[*]     ; sys_clk    ; 4.548 ; 4.722 ; Rise       ; sys_clk                                                  ;
;  dac_data[0]    ; sys_clk    ; 4.548 ; 4.722 ; Rise       ; sys_clk                                                  ;
;  dac_data[1]    ; sys_clk    ; 4.213 ; 4.346 ; Rise       ; sys_clk                                                  ;
;  dac_data[2]    ; sys_clk    ; 4.218 ; 4.265 ; Rise       ; sys_clk                                                  ;
;  dac_data[3]    ; sys_clk    ; 4.394 ; 4.553 ; Rise       ; sys_clk                                                  ;
;  dac_data[4]    ; sys_clk    ; 4.370 ; 4.534 ; Rise       ; sys_clk                                                  ;
;  dac_data[5]    ; sys_clk    ; 4.082 ; 4.192 ; Rise       ; sys_clk                                                  ;
;  dac_data[6]    ; sys_clk    ; 4.307 ; 4.446 ; Rise       ; sys_clk                                                  ;
;  dac_data[7]    ; sys_clk    ; 4.361 ; 4.514 ; Rise       ; sys_clk                                                  ;
; dac_clk         ; sys_clk    ; 3.216 ; 2.947 ; Fall       ; sys_clk                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 1.529 ; 1.573 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.529 ; 1.573 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.528 ; 1.572 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.499 ; 1.543 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.528 ; 1.572 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.499 ; 1.543 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.547 ; 1.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.547 ; 1.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.546 ; 1.593 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.528 ; 1.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.518 ; 1.565 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.546 ; 1.593 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.518 ; 1.565 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk         ; sys_clk    ; 3.134 ; 2.860 ; Rise       ; sys_clk                                                  ;
; dac_data[*]     ; sys_clk    ; 3.286 ; 3.325 ; Rise       ; sys_clk                                                  ;
;  dac_data[0]    ; sys_clk    ; 3.522 ; 3.582 ; Rise       ; sys_clk                                                  ;
;  dac_data[1]    ; sys_clk    ; 3.400 ; 3.424 ; Rise       ; sys_clk                                                  ;
;  dac_data[2]    ; sys_clk    ; 3.830 ; 3.918 ; Rise       ; sys_clk                                                  ;
;  dac_data[3]    ; sys_clk    ; 3.286 ; 3.325 ; Rise       ; sys_clk                                                  ;
;  dac_data[4]    ; sys_clk    ; 3.351 ; 3.394 ; Rise       ; sys_clk                                                  ;
;  dac_data[5]    ; sys_clk    ; 3.725 ; 3.759 ; Rise       ; sys_clk                                                  ;
;  dac_data[6]    ; sys_clk    ; 3.497 ; 3.526 ; Rise       ; sys_clk                                                  ;
;  dac_data[7]    ; sys_clk    ; 3.491 ; 3.560 ; Rise       ; sys_clk                                                  ;
; dac_clk         ; sys_clk    ; 3.134 ; 2.860 ; Fall       ; sys_clk                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -74.368   ; 0.141 ; N/A      ; N/A     ; 3.719               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -74.368   ; 0.163 ; N/A      ; N/A     ; 19.670              ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.767     ; 0.186 ; N/A      ; N/A     ; 3.719               ;
;  sys_clk                                                  ; 12.860    ; 0.141 ; N/A      ; N/A     ; 9.370               ;
; Design-wide TNS                                           ; -2254.195 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -2254.195 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; key[*]    ; sys_clk    ; 1.273 ; 1.434 ; Rise       ; sys_clk         ;
;  key[0]   ; sys_clk    ; 0.884 ; 0.975 ; Rise       ; sys_clk         ;
;  key[1]   ; sys_clk    ; 1.273 ; 1.434 ; Rise       ; sys_clk         ;
; key_add   ; sys_clk    ; 0.804 ; 0.804 ; Rise       ; sys_clk         ;
; key_sub   ; sys_clk    ; 1.115 ; 1.165 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; key[*]    ; sys_clk    ; 0.446 ; 0.342 ; Rise       ; sys_clk         ;
;  key[0]   ; sys_clk    ; 0.446 ; 0.342 ; Rise       ; sys_clk         ;
;  key[1]   ; sys_clk    ; 0.254 ; 0.096 ; Rise       ; sys_clk         ;
; key_add   ; sys_clk    ; 1.005 ; 0.914 ; Rise       ; sys_clk         ;
; key_sub   ; sys_clk    ; 0.464 ; 0.313 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+-----------------+------------+--------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 3.635  ; 3.625 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.635  ; 3.625 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.634  ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.634  ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.616  ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.616  ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.634  ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.634  ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.616  ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.606  ; 3.596 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.606  ; 3.595 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.606  ; 3.595 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.605  ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.605  ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.586  ; 3.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.587  ; 3.576 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.605  ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.605  ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.586  ; 3.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.577  ; 3.566 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk         ; sys_clk    ; 6.084  ; 5.954 ; Rise       ; sys_clk                                                  ;
; dac_data[*]     ; sys_clk    ; 10.061 ; 9.713 ; Rise       ; sys_clk                                                  ;
;  dac_data[0]    ; sys_clk    ; 10.061 ; 9.713 ; Rise       ; sys_clk                                                  ;
;  dac_data[1]    ; sys_clk    ; 9.201  ; 8.952 ; Rise       ; sys_clk                                                  ;
;  dac_data[2]    ; sys_clk    ; 9.139  ; 8.950 ; Rise       ; sys_clk                                                  ;
;  dac_data[3]    ; sys_clk    ; 9.605  ; 9.313 ; Rise       ; sys_clk                                                  ;
;  dac_data[4]    ; sys_clk    ; 9.517  ; 9.278 ; Rise       ; sys_clk                                                  ;
;  dac_data[5]    ; sys_clk    ; 8.941  ; 8.625 ; Rise       ; sys_clk                                                  ;
;  dac_data[6]    ; sys_clk    ; 9.452  ; 9.162 ; Rise       ; sys_clk                                                  ;
;  dac_data[7]    ; sys_clk    ; 9.551  ; 9.261 ; Rise       ; sys_clk                                                  ;
; dac_clk         ; sys_clk    ; 6.084  ; 5.954 ; Fall       ; sys_clk                                                  ;
+-----------------+------------+--------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 1.529 ; 1.573 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.529 ; 1.573 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.528 ; 1.572 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.499 ; 1.543 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.528 ; 1.572 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.499 ; 1.543 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.547 ; 1.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.547 ; 1.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.546 ; 1.593 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.528 ; 1.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.518 ; 1.565 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.546 ; 1.593 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.518 ; 1.565 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk         ; sys_clk    ; 3.134 ; 2.860 ; Rise       ; sys_clk                                                  ;
; dac_data[*]     ; sys_clk    ; 3.286 ; 3.325 ; Rise       ; sys_clk                                                  ;
;  dac_data[0]    ; sys_clk    ; 3.522 ; 3.582 ; Rise       ; sys_clk                                                  ;
;  dac_data[1]    ; sys_clk    ; 3.400 ; 3.424 ; Rise       ; sys_clk                                                  ;
;  dac_data[2]    ; sys_clk    ; 3.830 ; 3.918 ; Rise       ; sys_clk                                                  ;
;  dac_data[3]    ; sys_clk    ; 3.286 ; 3.325 ; Rise       ; sys_clk                                                  ;
;  dac_data[4]    ; sys_clk    ; 3.351 ; 3.394 ; Rise       ; sys_clk                                                  ;
;  dac_data[5]    ; sys_clk    ; 3.725 ; 3.759 ; Rise       ; sys_clk                                                  ;
;  dac_data[6]    ; sys_clk    ; 3.497 ; 3.526 ; Rise       ; sys_clk                                                  ;
;  dac_data[7]    ; sys_clk    ; 3.491 ; 3.560 ; Rise       ; sys_clk                                                  ;
; dac_clk         ; sys_clk    ; 3.134 ; 2.860 ; Fall       ; sys_clk                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dac_clk        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ddc_scl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ddc_sda        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_add                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_sub                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ddc_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ddc_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ddc_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ddc_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ddc_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ddc_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 11095        ; 0        ; 0        ; 0        ;
; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 30           ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 78           ; 0        ; 16       ; 0        ;
; sys_clk                                                  ; sys_clk                                                  ; 4276         ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 11095        ; 0        ; 0        ; 0        ;
; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 30           ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 78           ; 0        ; 16       ; 0        ;
; sys_clk                                                  ; sys_clk                                                  ; 4276         ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 394   ; 394  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 33    ; 33   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Feb 19 14:17:57 2022
Info: Command: quartus_sta dds -c dds
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dds.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -74.368
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -74.368           -2254.195 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.767               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.860               0.000 sys_clk 
Info (332146): Worst-case hold slack is 0.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.430               0.000 sys_clk 
    Info (332119):     0.449               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.721
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.721               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.470               0.000 sys_clk 
    Info (332119):    19.702               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -65.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -65.943           -1995.888 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.889               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.541               0.000 sys_clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.411               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.719               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.498               0.000 sys_clk 
    Info (332119):    19.670               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -21.942
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -21.942            -656.853 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.078               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    16.721               0.000 sys_clk 
Info (332146): Worst-case hold slack is 0.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.141               0.000 sys_clk 
    Info (332119):     0.163               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.796               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.370               0.000 sys_clk 
    Info (332119):    19.733               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4692 megabytes
    Info: Processing ended: Sat Feb 19 14:18:01 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


