// Seed: 234544640
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  ;
  logic id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout reg id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_5
  );
  output wire id_1;
  always id_3 <= 1;
  wire id_9;
endmodule
