TimeQuest Timing Analyzer report for top
Thu May 21 20:06:43 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'iCLK_100'
 12. Slow Model Setup: 'mTransmitter:mTransmitter|current_state.finish'
 13. Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 14. Slow Model Setup: 'iCLK_11MHz'
 15. Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 16. Slow Model Setup: 'AUD_BCLK'
 17. Slow Model Setup: 'AN831:AN831|out_page_sample_available'
 18. Slow Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 19. Slow Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'AUD_BCLK'
 21. Slow Model Hold: 'iCLK_100'
 22. Slow Model Hold: 'iCLK_11MHz'
 23. Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 24. Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 25. Slow Model Hold: 'AN831:AN831|out_page_sample_available'
 26. Slow Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'
 27. Slow Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 28. Slow Model Hold: 'mTransmitter:mTransmitter|current_state.finish'
 29. Slow Model Minimum Pulse Width: 'iCLK_11MHz'
 30. Slow Model Minimum Pulse Width: 'AUD_BCLK'
 31. Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 32. Slow Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'
 33. Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 34. Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'
 35. Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 36. Slow Model Minimum Pulse Width: 'iCLK_100'
 37. Slow Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Fast Model Setup Summary
 47. Fast Model Hold Summary
 48. Fast Model Recovery Summary
 49. Fast Model Removal Summary
 50. Fast Model Minimum Pulse Width Summary
 51. Fast Model Setup: 'iCLK_100'
 52. Fast Model Setup: 'mTransmitter:mTransmitter|current_state.finish'
 53. Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 54. Fast Model Setup: 'iCLK_11MHz'
 55. Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 56. Fast Model Setup: 'AUD_BCLK'
 57. Fast Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 58. Fast Model Setup: 'AN831:AN831|out_page_sample_available'
 59. Fast Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'
 60. Fast Model Hold: 'AUD_BCLK'
 61. Fast Model Hold: 'iCLK_100'
 62. Fast Model Hold: 'iCLK_11MHz'
 63. Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 64. Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 65. Fast Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'
 66. Fast Model Hold: 'AN831:AN831|out_page_sample_available'
 67. Fast Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 68. Fast Model Hold: 'mTransmitter:mTransmitter|current_state.finish'
 69. Fast Model Minimum Pulse Width: 'iCLK_11MHz'
 70. Fast Model Minimum Pulse Width: 'AUD_BCLK'
 71. Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 72. Fast Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'
 73. Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 74. Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'
 75. Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 76. Fast Model Minimum Pulse Width: 'iCLK_100'
 77. Fast Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Output Enable Times
 83. Minimum Output Enable Times
 84. Output Disable Times
 85. Minimum Output Disable Times
 86. Multicorner Timing Analysis Summary
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Setup Transfers
 92. Hold Transfers
 93. Report TCCS
 94. Report RSKM
 95. Unconstrained Paths
 96. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F672C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                 ; Targets                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc } ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int }          ;
; AN831:AN831|out_page_sample_available                                                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AN831:AN831|out_page_sample_available }                                                                                 ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; iCLK_100 ; AN831|c0|altpll_component|pll|inclk[0] ; { AN831|c0|altpll_component|pll|clk[0] }                                                                                  ;
; AUD_BCLK                                                                                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AUD_BCLK }                                                                                                              ;
; iCLK_11MHz                                                                                                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { iCLK_11MHz }                                                                                                            ;
; iCLK_100                                                                                                              ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { iCLK_100 }                                                                                                              ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { mTransmitter:mTransmitter|current_state.finish }                                                                        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start }                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                                      ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                                  ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; 108.89 MHz ; 108.89 MHz      ; iCLK_100                                                                                                              ;                                                       ;
; 118.53 MHz ; 118.53 MHz      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ;                                                       ;
; 119.59 MHz ; 119.59 MHz      ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ;                                                       ;
; 139.24 MHz ; 139.24 MHz      ; iCLK_11MHz                                                                                                            ;                                                       ;
; 167.5 MHz  ; 167.5 MHz       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ;                                                       ;
; 248.26 MHz ; 248.26 MHz      ; AUD_BCLK                                                                                                              ;                                                       ;
; 427.72 MHz ; 402.58 MHz      ; AN831:AN831|out_page_sample_available                                                                                 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; iCLK_100                                                                                                              ; -70.024 ; -4063.474     ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; -9.989  ; -71.867       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -7.437  ; -12269.829    ;
; iCLK_11MHz                                                                                                            ; -6.182  ; -535.924      ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -3.994  ; -168.126      ;
; AUD_BCLK                                                                                                              ; -3.028  ; -158.100      ;
; AN831:AN831|out_page_sample_available                                                                                 ; -2.063  ; -153.690      ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; -1.865  ; -13.647       ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 0.366   ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; AUD_BCLK                                                                                                              ; -3.159 ; -3.159        ;
; iCLK_100                                                                                                              ; -3.122 ; -3.122        ;
; iCLK_11MHz                                                                                                            ; -2.841 ; -92.618       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -1.462 ; -2.448        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -0.636 ; -2.604        ;
; AN831:AN831|out_page_sample_available                                                                                 ; -0.397 ; -0.447        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; -0.132 ; -0.132        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0.964  ; 0.000         ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; 2.389  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_11MHz                                                                                                            ; -1.941 ; -166.665      ;
; AUD_BCLK                                                                                                              ; -1.941 ; -88.013       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -0.742 ; -3062.976     ;
; AN831:AN831|out_page_sample_available                                                                                 ; -0.742 ; -759.808      ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -0.742 ; -93.492       ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; 0.500  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0.500  ; 0.000         ;
; iCLK_100                                                                                                              ; 3.758  ; 0.000         ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 8.758  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_100'                                                                                                                                                                                                                                                                                              ;
+---------+-------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                             ; To Node                  ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -70.024 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 69.631     ;
; -69.794 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[562] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 69.401     ;
; -69.759 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[563] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 69.366     ;
; -69.691 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[464] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.425     ; 69.306     ;
; -69.671 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 69.278     ;
; -69.633 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[49]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 69.240     ;
; -69.606 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.411     ; 69.235     ;
; -69.591 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[564] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 69.198     ;
; -69.585 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560] ; AN831:AN831|out_page[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.358     ; 69.267     ;
; -69.584 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[56]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.431     ; 69.193     ;
; -69.582 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[561] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 69.189     ;
; -69.547 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[50]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 69.154     ;
; -69.486 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[467] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.428     ; 69.098     ;
; -69.446 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[979] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.425     ; 69.061     ;
; -69.428 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[976] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.425     ; 69.043     ;
; -69.411 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[51]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 69.018     ;
; -69.397 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560] ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 69.004     ;
; -69.389 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[465] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.425     ; 69.004     ;
; -69.376 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[562] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.411     ; 69.005     ;
; -69.355 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[562] ; AN831:AN831|out_page[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.358     ; 69.037     ;
; -69.350 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[472] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.427     ; 68.963     ;
; -69.341 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[563] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.411     ; 68.970     ;
; -69.338 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[977] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.425     ; 68.953     ;
; -69.331 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560] ; AN831:AN831|out_page[10] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.358     ; 69.013     ;
; -69.324 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[52]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.931     ;
; -69.320 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[563] ; AN831:AN831|out_page[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.358     ; 69.002     ;
; -69.304 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[528] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.418     ; 68.926     ;
; -69.303 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[978] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.425     ; 68.918     ;
; -69.290 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[53]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.897     ;
; -69.284 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[59]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.438     ; 68.886     ;
; -69.277 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560] ; AN831:AN831|out_page[43] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.884     ;
; -69.275 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560] ; AN831:AN831|out_page[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.882     ;
; -69.273 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[464] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.403     ; 68.910     ;
; -69.259 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[466] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.425     ; 68.874     ;
; -69.253 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.411     ; 68.882     ;
; -69.248 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[568] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.438     ; 68.850     ;
; -69.243 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[565] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.850     ;
; -69.232 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]  ; AN831:AN831|out_page[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.358     ; 68.914     ;
; -69.227 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[469] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.428     ; 68.839     ;
; -69.215 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[49]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.411     ; 68.844     ;
; -69.207 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[471] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.425     ; 68.822     ;
; -69.206 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[566] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.813     ;
; -69.203 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560] ; AN831:AN831|out_page[47] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.445     ; 68.798     ;
; -69.200 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560] ; AN831:AN831|out_page[46] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.445     ; 68.795     ;
; -69.194 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[49]  ; AN831:AN831|out_page[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.358     ; 68.876     ;
; -69.184 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560] ; AN831:AN831|out_page[12] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 68.868     ;
; -69.181 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560] ; AN831:AN831|out_page[11] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.358     ; 68.863     ;
; -69.173 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[564] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.411     ; 68.802     ;
; -69.167 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[562] ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.774     ;
; -69.166 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[56]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.409     ; 68.797     ;
; -69.164 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[561] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.411     ; 68.793     ;
; -69.163 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560] ; AN831:AN831|out_page[14] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 68.847     ;
; -69.153 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[18]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.419     ; 68.774     ;
; -69.152 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[564] ; AN831:AN831|out_page[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.358     ; 68.834     ;
; -69.150 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[54]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.757     ;
; -69.145 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[56]  ; AN831:AN831|out_page[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 68.829     ;
; -69.143 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[561] ; AN831:AN831|out_page[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.358     ; 68.825     ;
; -69.139 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[980] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.425     ; 68.754     ;
; -69.132 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[567] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.739     ;
; -69.132 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[563] ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.739     ;
; -69.129 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[50]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.411     ; 68.758     ;
; -69.123 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[531] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.418     ; 68.745     ;
; -69.108 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[50]  ; AN831:AN831|out_page[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.358     ; 68.790     ;
; -69.101 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[562] ; AN831:AN831|out_page[10] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.358     ; 68.783     ;
; -69.087 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[468] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.425     ; 68.702     ;
; -69.084 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[55]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.691     ;
; -69.068 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[467] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.406     ; 68.702     ;
; -69.066 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[563] ; AN831:AN831|out_page[10] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.358     ; 68.748     ;
; -69.064 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[464] ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.425     ; 68.679     ;
; -69.063 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[570] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.438     ; 68.665     ;
; -69.062 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560] ; AN831:AN831|out_page[45] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.445     ; 68.657     ;
; -69.051 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[981] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.425     ; 68.666     ;
; -69.047 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[562] ; AN831:AN831|out_page[43] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.654     ;
; -69.045 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[562] ; AN831:AN831|out_page[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.652     ;
; -69.044 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]  ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.651     ;
; -69.028 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[979] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.403     ; 68.665     ;
; -69.027 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[539] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.431     ; 68.636     ;
; -69.027 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[16]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.418     ; 68.649     ;
; -69.014 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[63]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.438     ; 68.616     ;
; -69.012 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[62]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.438     ; 68.614     ;
; -69.012 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[563] ; AN831:AN831|out_page[43] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.619     ;
; -69.010 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[563] ; AN831:AN831|out_page[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.617     ;
; -69.010 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[976] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.403     ; 68.647     ;
; -69.006 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[984] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.427     ; 68.619     ;
; -69.006 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[49]  ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.613     ;
; -69.004 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[24]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.419     ; 68.625     ;
; -68.993 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[51]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.411     ; 68.622     ;
; -68.988 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[594] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.458     ; 68.570     ;
; -68.986 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[17]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.418     ; 68.608     ;
; -68.978 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]  ; AN831:AN831|out_page[10] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.358     ; 68.660     ;
; -68.976 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[528] ; AN831:AN831|out_page[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.343     ; 68.673     ;
; -68.973 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[562] ; AN831:AN831|out_page[47] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.445     ; 68.568     ;
; -68.972 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[51]  ; AN831:AN831|out_page[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.358     ; 68.654     ;
; -68.971 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[465] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.403     ; 68.608     ;
; -68.970 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[562] ; AN831:AN831|out_page[46] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.445     ; 68.565     ;
; -68.966 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[470] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.425     ; 68.581     ;
; -68.964 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[564] ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.571     ;
; -68.957 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[56]  ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.431     ; 68.566     ;
; -68.956 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[82]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.458     ; 68.538     ;
; -68.955 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[561] ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.433     ; 68.562     ;
+---------+-------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                            ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; -9.989 ; mTransmitter:mTransmitter|y_counter[1]     ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.350      ; 9.635      ;
; -9.976 ; mTransmitter:mTransmitter|y_counter[2]     ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.378      ; 9.107      ;
; -9.945 ; mTransmitter:mTransmitter|x_counter[2]     ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.370      ; 9.611      ;
; -9.819 ; mTransmitter:mTransmitter|x_counter[2]     ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.398      ; 8.970      ;
; -9.529 ; mTransmitter:mTransmitter|x_counter[1]     ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.380      ; 9.205      ;
; -9.379 ; mTransmitter:mTransmitter|y_counter[1]     ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.378      ; 8.510      ;
; -9.351 ; mTransmitter:mTransmitter|data_buff[1][15] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.284     ; 7.363      ;
; -9.318 ; mTransmitter:mTransmitter|x_counter[1]     ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.408      ; 8.479      ;
; -9.274 ; mTransmitter:mTransmitter|y_counter[2]     ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.350      ; 8.920      ;
; -9.158 ; mTransmitter:mTransmitter|data_buff[1][63] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.245     ; 7.209      ;
; -9.134 ; mTransmitter:mTransmitter|data_buff[3][47] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.284     ; 7.146      ;
; -9.131 ; mTransmitter:mTransmitter|y_counter[1]     ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.112      ; 9.875      ;
; -9.042 ; mTransmitter:mTransmitter|x_counter[0]     ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.098      ; 9.772      ;
; -8.939 ; mTransmitter:mTransmitter|data_buff[2][47] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.284     ; 6.951      ;
; -8.916 ; mTransmitter:mTransmitter|data_buff[0][60] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.200     ; 6.469      ;
; -8.903 ; mTransmitter:mTransmitter|data_buff[3][15] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.284     ; 6.915      ;
; -8.863 ; mTransmitter:mTransmitter|data_buff[0][28] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.201     ; 6.415      ;
; -8.851 ; mTransmitter:mTransmitter|x_counter[0]     ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.107      ; 9.586      ;
; -8.849 ; mTransmitter:mTransmitter|data_buff[4][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.211     ; 6.934      ;
; -8.833 ; mTransmitter:mTransmitter|data_buff[1][47] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.284     ; 6.845      ;
; -8.828 ; mTransmitter:mTransmitter|data_buff[4][60] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.200     ; 6.381      ;
; -8.805 ; mTransmitter:mTransmitter|data_buff[0][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.211     ; 6.890      ;
; -8.771 ; mTransmitter:mTransmitter|data_buff[2][15] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.284     ; 6.783      ;
; -8.762 ; mTransmitter:mTransmitter|data_buff[2][28] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.201     ; 6.314      ;
; -8.733 ; mTransmitter:mTransmitter|data_buff[2][12] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.201     ; 6.285      ;
; -8.703 ; mTransmitter:mTransmitter|x_counter[2]     ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.187      ; 9.470      ;
; -8.684 ; mTransmitter:mTransmitter|data_buff[0][15] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.284     ; 6.696      ;
; -8.672 ; mTransmitter:mTransmitter|y_counter[0]     ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.092      ; 9.396      ;
; -8.671 ; mTransmitter:mTransmitter|x_counter[1]     ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.142      ; 9.445      ;
; -8.660 ; mTransmitter:mTransmitter|data_buff[0][44] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.200     ; 6.213      ;
; -8.651 ; mTransmitter:mTransmitter|data_buff[1][52] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.222     ; 6.182      ;
; -8.651 ; mTransmitter:mTransmitter|data_buff[7][15] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.284     ; 6.663      ;
; -8.634 ; mTransmitter:mTransmitter|data_buff[2][39] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.207     ; 6.723      ;
; -8.624 ; mTransmitter:mTransmitter|data_buff[1][13] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.510     ; 7.746      ;
; -8.611 ; mTransmitter:mTransmitter|data_buff[1][31] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.245     ; 6.662      ;
; -8.610 ; mTransmitter:mTransmitter|y_counter[0]     ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.961      ; 9.349      ;
; -8.575 ; mTransmitter:mTransmitter|data_buff[5][44] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.200     ; 6.128      ;
; -8.560 ; mTransmitter:mTransmitter|data_buff[0][59] ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.421     ; 7.719      ;
; -8.545 ; mTransmitter:mTransmitter|data_buff[0][23] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.211     ; 6.630      ;
; -8.536 ; mTransmitter:mTransmitter|data_buff[3][31] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.245     ; 6.587      ;
; -8.526 ; mTransmitter:mTransmitter|data_buff[4][15] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.284     ; 6.538      ;
; -8.517 ; mTransmitter:mTransmitter|data_buff[6][37] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.465     ; 7.684      ;
; -8.499 ; mTransmitter:mTransmitter|data_buff[3][20] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.222     ; 6.030      ;
; -8.487 ; mTransmitter:mTransmitter|data_buff[0][31] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.245     ; 6.538      ;
; -8.485 ; mTransmitter:mTransmitter|y_counter[1]     ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.131      ; 9.249      ;
; -8.478 ; mTransmitter:mTransmitter|x_counter[0]     ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.153      ; 9.211      ;
; -8.468 ; mTransmitter:mTransmitter|y_counter[2]     ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.167      ; 9.215      ;
; -8.464 ; mTransmitter:mTransmitter|data_buff[0][39] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.207     ; 6.553      ;
; -8.435 ; mTransmitter:mTransmitter|data_buff[5][52] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.201     ; 5.987      ;
; -8.430 ; mTransmitter:mTransmitter|data_buff[5][31] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.245     ; 6.481      ;
; -8.418 ; mTransmitter:mTransmitter|y_counter[0]     ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.101      ; 9.147      ;
; -8.391 ; mTransmitter:mTransmitter|data_buff[3][63] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.245     ; 6.442      ;
; -8.390 ; mTransmitter:mTransmitter|data_buff[1][20] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.222     ; 5.921      ;
; -8.382 ; mTransmitter:mTransmitter|data_buff[3][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.211     ; 6.467      ;
; -8.380 ; mTransmitter:mTransmitter|data_buff[0][52] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.223     ; 5.910      ;
; -8.375 ; mTransmitter:mTransmitter|data_buff[4][47] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.284     ; 6.387      ;
; -8.372 ; mTransmitter:mTransmitter|data_buff[5][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.211     ; 6.457      ;
; -8.369 ; mTransmitter:mTransmitter|x_counter[0]     ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.967      ; 9.114      ;
; -8.360 ; mTransmitter:mTransmitter|data_buff[2][23] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.211     ; 6.445      ;
; -8.347 ; mTransmitter:mTransmitter|data_buff[5][37] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.465     ; 7.514      ;
; -8.327 ; mTransmitter:mTransmitter|data_buff[3][44] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.200     ; 5.880      ;
; -8.318 ; mTransmitter:mTransmitter|data_buff[3][60] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.199     ; 5.872      ;
; -8.306 ; mTransmitter:mTransmitter|data_buff[0][27] ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.421     ; 7.465      ;
; -8.277 ; mTransmitter:mTransmitter|data_buff[7][31] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.245     ; 6.328      ;
; -8.271 ; mTransmitter:mTransmitter|data_buff[3][4]  ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.200     ; 5.824      ;
; -8.264 ; mTransmitter:mTransmitter|data_buff[5][47] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.284     ; 6.276      ;
; -8.259 ; mTransmitter:mTransmitter|data_buff[3][36] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.200     ; 5.812      ;
; -8.232 ; mTransmitter:mTransmitter|data_buff[4][31] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.245     ; 6.283      ;
; -8.227 ; mTransmitter:mTransmitter|data_buff[5][23] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.211     ; 6.312      ;
; -8.217 ; mTransmitter:mTransmitter|data_buff[1][36] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.200     ; 5.770      ;
; -8.210 ; mTransmitter:mTransmitter|data_buff[1][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.211     ; 6.295      ;
; -8.182 ; mTransmitter:mTransmitter|data_buff[3][12] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.201     ; 5.734      ;
; -8.178 ; mTransmitter:mTransmitter|data_buff[4][52] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.223     ; 5.708      ;
; -8.156 ; mTransmitter:mTransmitter|data_buff[6][13] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.510     ; 7.278      ;
; -8.156 ; mTransmitter:mTransmitter|data_buff[1][44] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.200     ; 5.709      ;
; -8.149 ; mTransmitter:mTransmitter|data_buff[2][31] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.245     ; 6.200      ;
; -8.146 ; mTransmitter:mTransmitter|x_counter[1]     ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.161      ; 8.940      ;
; -8.144 ; mTransmitter:mTransmitter|data_buff[1][29] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.510     ; 7.266      ;
; -8.139 ; mTransmitter:mTransmitter|data_buff[0][55] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.207     ; 6.228      ;
; -8.137 ; mTransmitter:mTransmitter|data_buff[1][12] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.201     ; 5.689      ;
; -8.125 ; mTransmitter:mTransmitter|data_buff[4][13] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.510     ; 7.247      ;
; -8.122 ; mTransmitter:mTransmitter|y_counter[2]     ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.401      ; 8.871      ;
; -8.122 ; mTransmitter:mTransmitter|data_buff[6][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.211     ; 6.207      ;
; -8.121 ; mTransmitter:mTransmitter|data_buff[7][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.211     ; 6.206      ;
; -8.113 ; mTransmitter:mTransmitter|data_buff[2][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.211     ; 6.198      ;
; -8.112 ; mTransmitter:mTransmitter|data_buff[5][13] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.510     ; 7.234      ;
; -8.109 ; mTransmitter:mTransmitter|data_buff[0][12] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.201     ; 5.661      ;
; -8.100 ; mTransmitter:mTransmitter|data_buff[7][12] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.200     ; 5.653      ;
; -8.097 ; mTransmitter:mTransmitter|data_buff[4][37] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.465     ; 7.264      ;
; -8.086 ; mTransmitter:mTransmitter|data_buff[7][47] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.284     ; 6.098      ;
; -8.075 ; mTransmitter:mTransmitter|data_buff[5][5]  ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.430     ; 7.277      ;
; -8.064 ; mTransmitter:mTransmitter|data_buff[3][23] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.211     ; 6.149      ;
; -8.063 ; mTransmitter:mTransmitter|data_buff[2][29] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.510     ; 7.185      ;
; -8.061 ; mTransmitter:mTransmitter|y_counter[1]     ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.401      ; 8.810      ;
; -8.027 ; mTransmitter:mTransmitter|data_buff[6][28] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.201     ; 5.579      ;
; -8.026 ; mTransmitter:mTransmitter|data_buff[1][55] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.205     ; 6.117      ;
; -8.024 ; mTransmitter:mTransmitter|data_buff[7][44] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.200     ; 5.577      ;
; -8.007 ; mTransmitter:mTransmitter|x_counter[2]     ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.421      ; 8.776      ;
; -8.005 ; mTransmitter:mTransmitter|data_buff[0][4]  ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.200     ; 5.558      ;
; -7.989 ; mTransmitter:mTransmitter|data_buff[6][15] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.284     ; 6.001      ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                   ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[146] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[672]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[160]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[673]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[161]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[162]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[674]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[675]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[163]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[164]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[676]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[677]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[166]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[678]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[167]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.437 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[679]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 8.477      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[146] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[672]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[160]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[673]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[161]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[162]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[674]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[675]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[163]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[164]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[676]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[677]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[166]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[678]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[167]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[679]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.471      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[608]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 8.495      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[96]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 8.495      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[609]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 8.495      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[97]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 8.495      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[610]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 8.495      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[611]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 8.495      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[99]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 8.495      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[612]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 8.495      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[613]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 8.495      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[101]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 8.495      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[614]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 8.495      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[103]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 8.495      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[615]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 8.495      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[146] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[672]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[160]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[673]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[161]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[162]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[674]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[675]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[163]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[164]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[676]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[677]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[166]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[678]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[167]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[679]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 8.449      ;
; -7.411 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[608]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.038      ; 8.489      ;
; -7.411 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[96]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.038      ; 8.489      ;
; -7.411 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[609]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.038      ; 8.489      ;
; -7.411 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[97]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.038      ; 8.489      ;
; -7.411 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[610]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.038      ; 8.489      ;
; -7.411 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[611]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.038      ; 8.489      ;
; -7.411 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[99]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.038      ; 8.489      ;
; -7.411 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[612]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.038      ; 8.489      ;
; -7.411 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[613]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.038      ; 8.489      ;
; -7.411 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[101]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.038      ; 8.489      ;
; -7.411 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[614]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.038      ; 8.489      ;
; -7.411 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[103]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.038      ; 8.489      ;
; -7.411 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[615]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.038      ; 8.489      ;
; -7.387 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[608]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 8.467      ;
; -7.387 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[96]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 8.467      ;
; -7.387 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[609]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 8.467      ;
; -7.387 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[97]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 8.467      ;
; -7.387 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[610]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 8.467      ;
; -7.387 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[611]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 8.467      ;
; -7.387 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[99]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 8.467      ;
; -7.387 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[612]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 8.467      ;
; -7.387 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[613]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 8.467      ;
; -7.387 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[101]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 8.467      ;
; -7.387 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[614]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 8.467      ;
; -7.387 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[103]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 8.467      ;
; -7.387 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[615]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 8.467      ;
; -7.384 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[146] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.419      ;
; -7.384 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[672]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.419      ;
; -7.384 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[160]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.419      ;
; -7.384 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[673]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.419      ;
; -7.384 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[161]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.419      ;
; -7.384 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[162]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.419      ;
; -7.384 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[674]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.419      ;
; -7.384 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[675]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.419      ;
; -7.384 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[163]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.419      ;
; -7.384 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[164]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.419      ;
; -7.384 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[676]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.419      ;
; -7.384 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[677]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.419      ;
; -7.384 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[166]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 8.419      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_11MHz'                                                                                                                                       ;
+--------+--------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.182 ; mTransmitter:mTransmitter|ticker[21] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 7.265      ;
; -6.182 ; mTransmitter:mTransmitter|ticker[21] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 7.265      ;
; -6.018 ; mTransmitter:mTransmitter|ticker[13] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.013      ; 7.071      ;
; -6.018 ; mTransmitter:mTransmitter|ticker[13] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.013      ; 7.071      ;
; -5.987 ; mTransmitter:mTransmitter|ticker[21] ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.057      ; 7.084      ;
; -5.972 ; mTransmitter:mTransmitter|ticker[25] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 7.055      ;
; -5.972 ; mTransmitter:mTransmitter|ticker[25] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 7.055      ;
; -5.966 ; mTransmitter:mTransmitter|ticker[1]  ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 7.061      ;
; -5.966 ; mTransmitter:mTransmitter|ticker[1]  ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 7.061      ;
; -5.895 ; mTransmitter:mTransmitter|ticker[21] ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 6.947      ;
; -5.840 ; mTransmitter:mTransmitter|ticker[22] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.923      ;
; -5.840 ; mTransmitter:mTransmitter|ticker[22] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.923      ;
; -5.830 ; mTransmitter:mTransmitter|ticker[4]  ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 6.925      ;
; -5.830 ; mTransmitter:mTransmitter|ticker[4]  ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 6.925      ;
; -5.823 ; mTransmitter:mTransmitter|ticker[13] ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.027      ; 6.890      ;
; -5.797 ; mTransmitter:mTransmitter|ticker[26] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.880      ;
; -5.797 ; mTransmitter:mTransmitter|ticker[26] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.880      ;
; -5.784 ; mTransmitter:mTransmitter|ticker[21] ; mTransmitter:mTransmitter|send_valid           ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.030      ; 6.854      ;
; -5.777 ; mTransmitter:mTransmitter|ticker[25] ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.057      ; 6.874      ;
; -5.775 ; mTransmitter:mTransmitter|ticker[3]  ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 6.870      ;
; -5.775 ; mTransmitter:mTransmitter|ticker[3]  ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 6.870      ;
; -5.771 ; mTransmitter:mTransmitter|ticker[1]  ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.069      ; 6.880      ;
; -5.768 ; mTransmitter:mTransmitter|ticker[2]  ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 6.863      ;
; -5.768 ; mTransmitter:mTransmitter|ticker[2]  ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 6.863      ;
; -5.764 ; mTransmitter:mTransmitter|ticker[27] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.847      ;
; -5.764 ; mTransmitter:mTransmitter|ticker[27] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.847      ;
; -5.759 ; mTransmitter:mTransmitter|ticker[21] ; mTransmitter:mTransmitter|y_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.063      ; 6.862      ;
; -5.759 ; mTransmitter:mTransmitter|ticker[4]  ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.069      ; 6.868      ;
; -5.731 ; mTransmitter:mTransmitter|ticker[13] ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.018     ; 6.753      ;
; -5.727 ; mTransmitter:mTransmitter|ticker[23] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.810      ;
; -5.727 ; mTransmitter:mTransmitter|ticker[23] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.810      ;
; -5.708 ; mTransmitter:mTransmitter|ticker[18] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 6.760      ;
; -5.708 ; mTransmitter:mTransmitter|ticker[18] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 6.760      ;
; -5.704 ; mTransmitter:mTransmitter|ticker[3]  ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.069      ; 6.813      ;
; -5.685 ; mTransmitter:mTransmitter|ticker[25] ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 6.737      ;
; -5.679 ; mTransmitter:mTransmitter|ticker[1]  ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.024      ; 6.743      ;
; -5.667 ; mTransmitter:mTransmitter|ticker[4]  ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.024      ; 6.731      ;
; -5.661 ; mTransmitter:mTransmitter|ticker[24] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.744      ;
; -5.661 ; mTransmitter:mTransmitter|ticker[24] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.744      ;
; -5.645 ; mTransmitter:mTransmitter|ticker[22] ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.057      ; 6.742      ;
; -5.635 ; mTransmitter:mTransmitter|ticker[8]  ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 6.730      ;
; -5.635 ; mTransmitter:mTransmitter|ticker[8]  ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 6.730      ;
; -5.623 ; mTransmitter:mTransmitter|ticker[0]  ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.053      ; 6.716      ;
; -5.623 ; mTransmitter:mTransmitter|ticker[0]  ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.053      ; 6.716      ;
; -5.620 ; mTransmitter:mTransmitter|ticker[13] ; mTransmitter:mTransmitter|send_valid           ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.660      ;
; -5.612 ; mTransmitter:mTransmitter|ticker[3]  ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.024      ; 6.676      ;
; -5.609 ; mTransmitter:mTransmitter|ticker[5]  ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 6.704      ;
; -5.609 ; mTransmitter:mTransmitter|ticker[5]  ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 6.704      ;
; -5.602 ; mTransmitter:mTransmitter|ticker[26] ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.057      ; 6.699      ;
; -5.595 ; mTransmitter:mTransmitter|ticker[13] ; mTransmitter:mTransmitter|y_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.033      ; 6.668      ;
; -5.574 ; mTransmitter:mTransmitter|ticker[25] ; mTransmitter:mTransmitter|send_valid           ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.030      ; 6.644      ;
; -5.573 ; mTransmitter:mTransmitter|ticker[2]  ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.069      ; 6.682      ;
; -5.569 ; mTransmitter:mTransmitter|ticker[27] ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.057      ; 6.666      ;
; -5.568 ; mTransmitter:mTransmitter|ticker[1]  ; mTransmitter:mTransmitter|send_valid           ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.042      ; 6.650      ;
; -5.564 ; mTransmitter:mTransmitter|ticker[8]  ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.069      ; 6.673      ;
; -5.556 ; mTransmitter:mTransmitter|ticker[4]  ; mTransmitter:mTransmitter|send_valid           ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.042      ; 6.638      ;
; -5.553 ; mTransmitter:mTransmitter|ticker[22] ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 6.605      ;
; -5.551 ; mTransmitter:mTransmitter|ticker[29] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.634      ;
; -5.551 ; mTransmitter:mTransmitter|ticker[29] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.634      ;
; -5.549 ; mTransmitter:mTransmitter|ticker[25] ; mTransmitter:mTransmitter|y_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.063      ; 6.652      ;
; -5.543 ; mTransmitter:mTransmitter|ticker[1]  ; mTransmitter:mTransmitter|y_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.075      ; 6.658      ;
; -5.532 ; mTransmitter:mTransmitter|ticker[23] ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.057      ; 6.629      ;
; -5.531 ; mTransmitter:mTransmitter|ticker[4]  ; mTransmitter:mTransmitter|y_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.075      ; 6.646      ;
; -5.526 ; mTransmitter:mTransmitter|ticker[6]  ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 6.578      ;
; -5.526 ; mTransmitter:mTransmitter|ticker[6]  ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 6.578      ;
; -5.513 ; mTransmitter:mTransmitter|ticker[18] ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.026      ; 6.579      ;
; -5.510 ; mTransmitter:mTransmitter|ticker[26] ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 6.562      ;
; -5.501 ; mTransmitter:mTransmitter|ticker[3]  ; mTransmitter:mTransmitter|send_valid           ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.042      ; 6.583      ;
; -5.482 ; mTransmitter:mTransmitter|ticker[11] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 6.577      ;
; -5.482 ; mTransmitter:mTransmitter|ticker[11] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 6.577      ;
; -5.481 ; mTransmitter:mTransmitter|ticker[2]  ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.024      ; 6.545      ;
; -5.477 ; mTransmitter:mTransmitter|ticker[27] ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 6.529      ;
; -5.476 ; mTransmitter:mTransmitter|ticker[3]  ; mTransmitter:mTransmitter|y_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.075      ; 6.591      ;
; -5.472 ; mTransmitter:mTransmitter|ticker[8]  ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.024      ; 6.536      ;
; -5.466 ; mTransmitter:mTransmitter|ticker[24] ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.057      ; 6.563      ;
; -5.457 ; mTransmitter:mTransmitter|ticker[9]  ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 6.552      ;
; -5.457 ; mTransmitter:mTransmitter|ticker[9]  ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.055      ; 6.552      ;
; -5.442 ; mTransmitter:mTransmitter|ticker[22] ; mTransmitter:mTransmitter|send_valid           ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.030      ; 6.512      ;
; -5.440 ; mTransmitter:mTransmitter|ticker[23] ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 6.492      ;
; -5.436 ; mTransmitter:mTransmitter|ticker[28] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.519      ;
; -5.436 ; mTransmitter:mTransmitter|ticker[28] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.519      ;
; -5.428 ; mTransmitter:mTransmitter|ticker[21] ; mTransmitter:mTransmitter|current_state.start  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 6.499      ;
; -5.428 ; mTransmitter:mTransmitter|ticker[0]  ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.067      ; 6.535      ;
; -5.421 ; mTransmitter:mTransmitter|ticker[18] ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.019     ; 6.442      ;
; -5.417 ; mTransmitter:mTransmitter|ticker[22] ; mTransmitter:mTransmitter|y_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.063      ; 6.520      ;
; -5.415 ; mTransmitter:mTransmitter|ticker[20] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.013      ; 6.468      ;
; -5.415 ; mTransmitter:mTransmitter|ticker[20] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.013      ; 6.468      ;
; -5.414 ; mTransmitter:mTransmitter|ticker[5]  ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.069      ; 6.523      ;
; -5.399 ; mTransmitter:mTransmitter|ticker[26] ; mTransmitter:mTransmitter|send_valid           ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.030      ; 6.469      ;
; -5.393 ; mTransmitter:mTransmitter|ticker[31] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.476      ;
; -5.393 ; mTransmitter:mTransmitter|ticker[31] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.043      ; 6.476      ;
; -5.389 ; mTransmitter:mTransmitter|ticker[19] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.013      ; 6.442      ;
; -5.389 ; mTransmitter:mTransmitter|ticker[19] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.013      ; 6.442      ;
; -5.386 ; mTransmitter:mTransmitter|ticker[9]  ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.069      ; 6.495      ;
; -5.374 ; mTransmitter:mTransmitter|ticker[24] ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 6.426      ;
; -5.374 ; mTransmitter:mTransmitter|ticker[26] ; mTransmitter:mTransmitter|y_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.063      ; 6.477      ;
; -5.370 ; mTransmitter:mTransmitter|ticker[2]  ; mTransmitter:mTransmitter|send_valid           ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.042      ; 6.452      ;
; -5.366 ; mTransmitter:mTransmitter|ticker[27] ; mTransmitter:mTransmitter|send_valid           ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.030      ; 6.436      ;
; -5.361 ; mTransmitter:mTransmitter|ticker[8]  ; mTransmitter:mTransmitter|send_valid           ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.042      ; 6.443      ;
; -5.356 ; mTransmitter:mTransmitter|ticker[29] ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.057      ; 6.453      ;
+--------+--------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                          ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.994 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 5.034      ;
; -3.667 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.702      ;
; -3.649 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.689      ;
; -3.597 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.632      ;
; -3.357 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.397      ;
; -3.327 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.367      ;
; -3.283 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.323      ;
; -3.278 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.318      ;
; -3.271 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.311      ;
; -3.269 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.304      ;
; -3.252 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.292      ;
; -3.251 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.291      ;
; -3.249 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.289      ;
; -3.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.276      ;
; -3.234 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.274      ;
; -3.214 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.254      ;
; -3.202 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.242      ;
; -3.199 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.234      ;
; -3.197 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.237      ;
; -3.195 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.235      ;
; -3.191 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.231      ;
; -3.180 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.220      ;
; -3.137 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.172      ;
; -3.134 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.169      ;
; -3.128 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.168      ;
; -3.126 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.166      ;
; -3.122 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.162      ;
; -3.119 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.159      ;
; -3.118 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.153      ;
; -3.116 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.156      ;
; -3.101 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.141      ;
; -3.067 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.102      ;
; -3.064 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.099      ;
; -3.048 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.083      ;
; -3.046 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.086      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.066      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.066      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.066      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.066      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.066      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.066      ;
; -3.025 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.065      ;
; -3.020 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.006     ; 4.054      ;
; -3.018 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.058      ;
; -3.014 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.049      ;
; -2.999 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.039      ;
; -2.996 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 4.042      ;
; -2.980 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.020      ;
; -2.970 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.006     ; 4.004      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.006     ; 4.002      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.007      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.007      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.007      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.007      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.007      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.007      ;
; -2.964 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.004      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.998      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.998      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.998      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.998      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.998      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.998      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.998      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.998      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.998      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.998      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.998      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.998      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.998      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.997      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.997      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.997      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.997      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.997      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.997      ;
; -2.956 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.996      ;
; -2.956 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.996      ;
; -2.956 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.996      ;
; -2.956 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.996      ;
; -2.956 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.996      ;
; -2.956 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.996      ;
; -2.956 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.996      ;
; -2.953 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.993      ;
; -2.945 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 3.980      ;
; -2.924 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.006     ; 3.958      ;
; -2.915 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.955      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.028 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 4.073      ;
; -3.028 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 4.073      ;
; -3.028 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 4.073      ;
; -3.028 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 4.073      ;
; -3.028 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 4.073      ;
; -3.028 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 4.073      ;
; -3.028 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 4.073      ;
; -3.028 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 4.073      ;
; -3.014 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.056      ;
; -3.014 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.056      ;
; -3.012 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 4.055      ;
; -3.012 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 4.055      ;
; -3.001 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.043      ;
; -3.001 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.043      ;
; -3.001 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.043      ;
; -3.001 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.043      ;
; -3.001 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.043      ;
; -3.001 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.043      ;
; -3.001 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.043      ;
; -3.001 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.043      ;
; -3.001 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.043      ;
; -3.001 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.043      ;
; -3.001 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.043      ;
; -2.999 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 4.044      ;
; -2.999 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 4.044      ;
; -2.991 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 4.036      ;
; -2.991 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 4.036      ;
; -2.991 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 4.036      ;
; -2.991 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 4.036      ;
; -2.964 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 4.000      ;
; -2.772 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.814      ;
; -2.772 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.814      ;
; -2.770 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.813      ;
; -2.770 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.813      ;
; -2.757 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.802      ;
; -2.757 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.802      ;
; -2.749 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.794      ;
; -2.749 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.794      ;
; -2.749 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.794      ;
; -2.749 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.794      ;
; -2.738 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.780      ;
; -2.738 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.780      ;
; -2.736 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.779      ;
; -2.736 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.779      ;
; -2.735 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.780      ;
; -2.735 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.780      ;
; -2.735 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.780      ;
; -2.735 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.780      ;
; -2.735 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.780      ;
; -2.735 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.780      ;
; -2.735 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.780      ;
; -2.735 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.780      ;
; -2.723 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.768      ;
; -2.723 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.768      ;
; -2.722 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 3.758      ;
; -2.715 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.760      ;
; -2.715 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.760      ;
; -2.715 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.760      ;
; -2.715 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.760      ;
; -2.708 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.750      ;
; -2.708 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.750      ;
; -2.708 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.750      ;
; -2.708 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.750      ;
; -2.708 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.750      ;
; -2.708 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.750      ;
; -2.708 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.750      ;
; -2.708 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.750      ;
; -2.708 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.750      ;
; -2.708 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.750      ;
; -2.708 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.750      ;
; -2.701 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.746      ;
; -2.701 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.746      ;
; -2.701 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.746      ;
; -2.701 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.746      ;
; -2.701 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.746      ;
; -2.701 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.746      ;
; -2.701 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.746      ;
; -2.701 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.746      ;
; -2.695 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.740      ;
; -2.695 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.740      ;
; -2.695 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.740      ;
; -2.695 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.740      ;
; -2.695 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.740      ;
; -2.695 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.740      ;
; -2.695 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.740      ;
; -2.695 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.005      ; 3.740      ;
; -2.688 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 3.724      ;
; -2.681 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.723      ;
; -2.681 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.723      ;
; -2.679 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.722      ;
; -2.679 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.722      ;
; -2.674 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.716      ;
; -2.674 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.716      ;
; -2.674 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.716      ;
; -2.674 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.716      ;
; -2.674 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.716      ;
; -2.674 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.716      ;
; -2.674 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.716      ;
; -2.674 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.716      ;
; -2.674 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.716      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831:AN831|out_page_sample_available'                                                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -2.063 ; AN831:AN831|out_page[6]                    ; mTransmitter:mTransmitter|data_buff[0][6]  ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.631      ; 4.734      ;
; -1.716 ; AN831:AN831|out_page[9]                    ; mTransmitter:mTransmitter|data_buff[0][9]  ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.537      ; 4.293      ;
; -1.695 ; AN831:AN831|out_page[12]                   ; mTransmitter:mTransmitter|data_buff[0][12] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.545      ; 4.280      ;
; -1.680 ; AN831:AN831|out_page[8]                    ; mTransmitter:mTransmitter|data_buff[0][8]  ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.551      ; 4.271      ;
; -1.615 ; AN831:AN831|out_page[26]                   ; mTransmitter:mTransmitter|data_buff[0][26] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.618      ; 4.273      ;
; -1.610 ; AN831:AN831|out_page[41]                   ; mTransmitter:mTransmitter|data_buff[0][41] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.612      ; 4.262      ;
; -1.592 ; AN831:AN831|out_page[30]                   ; mTransmitter:mTransmitter|data_buff[0][30] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.650      ; 4.282      ;
; -1.586 ; AN831:AN831|out_page[44]                   ; mTransmitter:mTransmitter|data_buff[0][44] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.621      ; 4.247      ;
; -1.548 ; AN831:AN831|out_page[29]                   ; mTransmitter:mTransmitter|data_buff[0][29] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.655      ; 4.243      ;
; -1.396 ; AN831:AN831|out_page[22]                   ; mTransmitter:mTransmitter|data_buff[0][22] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.631      ; 4.067      ;
; -1.384 ; AN831:AN831|out_page[38]                   ; mTransmitter:mTransmitter|data_buff[0][38] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.626      ; 4.050      ;
; -1.338 ; mTransmitter:mTransmitter|data_buff[5][59] ; mTransmitter:mTransmitter|data_buff[6][59] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.028      ; 2.406      ;
; -1.313 ; mTransmitter:mTransmitter|data_buff[4][52] ; mTransmitter:mTransmitter|data_buff[5][52] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.022     ; 2.331      ;
; -1.294 ; AN831:AN831|out_page[28]                   ; mTransmitter:mTransmitter|data_buff[0][28] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.612      ; 3.946      ;
; -1.280 ; mTransmitter:mTransmitter|data_buff[3][21] ; mTransmitter:mTransmitter|data_buff[4][21] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 2.320      ;
; -1.265 ; AN831:AN831|out_page[25]                   ; mTransmitter:mTransmitter|data_buff[0][25] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.614      ; 3.919      ;
; -1.234 ; AN831:AN831|out_page[31]                   ; mTransmitter:mTransmitter|data_buff[0][31] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.640      ; 3.914      ;
; -1.210 ; AN831:AN831|out_page[40]                   ; mTransmitter:mTransmitter|data_buff[0][40] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.638      ; 3.888      ;
; -1.164 ; AN831:AN831|out_page[27]                   ; mTransmitter:mTransmitter|data_buff[0][27] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.621      ; 3.825      ;
; -1.149 ; AN831:AN831|out_page[3]                    ; mTransmitter:mTransmitter|data_buff[0][3]  ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.597      ; 3.786      ;
; -1.035 ; AN831:AN831|out_page[53]                   ; mTransmitter:mTransmitter|data_buff[0][53] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.546      ; 3.621      ;
; -1.013 ; mTransmitter:mTransmitter|data_buff[5][51] ; mTransmitter:mTransmitter|data_buff[6][51] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.003     ; 2.050      ;
; -0.918 ; mTransmitter:mTransmitter|data_buff[1][52] ; mTransmitter:mTransmitter|data_buff[2][52] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.021     ; 1.937      ;
; -0.913 ; mTransmitter:mTransmitter|data_buff[5][25] ; mTransmitter:mTransmitter|data_buff[6][25] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.013     ; 1.940      ;
; -0.913 ; mTransmitter:mTransmitter|data_buff[0][10] ; mTransmitter:mTransmitter|data_buff[1][10] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.017     ; 1.936      ;
; -0.912 ; AN831:AN831|out_page[42]                   ; mTransmitter:mTransmitter|data_buff[0][42] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.588      ; 3.540      ;
; -0.896 ; mTransmitter:mTransmitter|data_buff[1][25] ; mTransmitter:mTransmitter|data_buff[2][25] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.011     ; 1.925      ;
; -0.887 ; mTransmitter:mTransmitter|data_buff[4][55] ; mTransmitter:mTransmitter|data_buff[5][55] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.007      ; 1.934      ;
; -0.868 ; mTransmitter:mTransmitter|data_buff[3][53] ; mTransmitter:mTransmitter|data_buff[4][53] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.036      ; 1.944      ;
; -0.865 ; AN831:AN831|out_page[24]                   ; mTransmitter:mTransmitter|data_buff[0][24] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.627      ; 3.532      ;
; -0.853 ; AN831:AN831|out_page[15]                   ; mTransmitter:mTransmitter|data_buff[0][15] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.600      ; 3.493      ;
; -0.853 ; mTransmitter:mTransmitter|data_buff[6][1]  ; mTransmitter:mTransmitter|data_buff[7][1]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.001     ; 1.892      ;
; -0.851 ; mTransmitter:mTransmitter|data_buff[2][25] ; mTransmitter:mTransmitter|data_buff[3][25] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.011      ; 1.902      ;
; -0.834 ; AN831:AN831|out_page[43]                   ; mTransmitter:mTransmitter|data_buff[0][43] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.674      ; 3.548      ;
; -0.830 ; mTransmitter:mTransmitter|data_buff[0][52] ; mTransmitter:mTransmitter|data_buff[1][52] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.001     ; 1.869      ;
; -0.824 ; mTransmitter:mTransmitter|data_buff[6][10] ; mTransmitter:mTransmitter|data_buff[7][10] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.864      ;
; -0.823 ; mTransmitter:mTransmitter|data_buff[2][52] ; mTransmitter:mTransmitter|data_buff[3][52] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.863      ;
; -0.823 ; mTransmitter:mTransmitter|data_buff[1][1]  ; mTransmitter:mTransmitter|data_buff[2][1]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.001      ; 1.864      ;
; -0.822 ; mTransmitter:mTransmitter|data_buff[6][55] ; mTransmitter:mTransmitter|data_buff[7][55] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.862      ;
; -0.820 ; mTransmitter:mTransmitter|data_buff[4][59] ; mTransmitter:mTransmitter|data_buff[5][59] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.004     ; 1.856      ;
; -0.818 ; mTransmitter:mTransmitter|data_buff[4][53] ; mTransmitter:mTransmitter|data_buff[5][53] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.858      ;
; -0.813 ; mTransmitter:mTransmitter|data_buff[4][28] ; mTransmitter:mTransmitter|data_buff[5][28] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.853      ;
; -0.801 ; AN831:AN831|out_page[60]                   ; mTransmitter:mTransmitter|data_buff[0][60] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.558      ; 3.399      ;
; -0.801 ; mTransmitter:mTransmitter|data_buff[4][51] ; mTransmitter:mTransmitter|data_buff[5][51] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.031      ; 1.872      ;
; -0.789 ; AN831:AN831|out_page[46]                   ; mTransmitter:mTransmitter|data_buff[0][46] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.672      ; 3.501      ;
; -0.749 ; mTransmitter:mTransmitter|data_buff[2][26] ; mTransmitter:mTransmitter|data_buff[3][26] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.010     ; 1.779      ;
; -0.741 ; mTransmitter:mTransmitter|data_buff[5][58] ; mTransmitter:mTransmitter|data_buff[6][58] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.030      ; 1.811      ;
; -0.738 ; AN831:AN831|out_page[11]                   ; mTransmitter:mTransmitter|data_buff[0][11] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.572      ; 3.350      ;
; -0.735 ; mTransmitter:mTransmitter|data_buff[1][10] ; mTransmitter:mTransmitter|data_buff[2][10] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.010     ; 1.765      ;
; -0.734 ; AN831:AN831|out_page[35]                   ; mTransmitter:mTransmitter|data_buff[0][35] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.631      ; 3.405      ;
; -0.733 ; mTransmitter:mTransmitter|data_buff[4][1]  ; mTransmitter:mTransmitter|data_buff[5][1]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.014     ; 1.759      ;
; -0.730 ; mTransmitter:mTransmitter|data_buff[4][33] ; mTransmitter:mTransmitter|data_buff[5][33] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.014     ; 1.756      ;
; -0.728 ; mTransmitter:mTransmitter|data_buff[3][61] ; mTransmitter:mTransmitter|data_buff[4][61] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.010     ; 1.758      ;
; -0.723 ; mTransmitter:mTransmitter|data_buff[4][50] ; mTransmitter:mTransmitter|data_buff[5][50] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.030      ; 1.793      ;
; -0.709 ; mTransmitter:mTransmitter|data_buff[2][1]  ; mTransmitter:mTransmitter|data_buff[3][1]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.001     ; 1.748      ;
; -0.709 ; mTransmitter:mTransmitter|data_buff[5][1]  ; mTransmitter:mTransmitter|data_buff[6][1]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.015      ; 1.764      ;
; -0.697 ; mTransmitter:mTransmitter|data_buff[3][52] ; mTransmitter:mTransmitter|data_buff[4][52] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.022      ; 1.759      ;
; -0.695 ; mTransmitter:mTransmitter|data_buff[2][29] ; mTransmitter:mTransmitter|data_buff[3][29] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.735      ;
; -0.692 ; mTransmitter:mTransmitter|data_buff[5][10] ; mTransmitter:mTransmitter|data_buff[6][10] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.732      ;
; -0.678 ; mTransmitter:mTransmitter|data_buff[3][58] ; mTransmitter:mTransmitter|data_buff[4][58] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.016      ; 1.734      ;
; -0.677 ; mTransmitter:mTransmitter|data_buff[3][50] ; mTransmitter:mTransmitter|data_buff[4][50] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.016      ; 1.733      ;
; -0.675 ; mTransmitter:mTransmitter|data_buff[2][42] ; mTransmitter:mTransmitter|data_buff[3][42] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.012      ; 1.727      ;
; -0.674 ; AN831:AN831|out_page[58]                   ; mTransmitter:mTransmitter|data_buff[0][58] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.534      ; 3.248      ;
; -0.671 ; mTransmitter:mTransmitter|data_buff[1][13] ; mTransmitter:mTransmitter|data_buff[2][13] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.711      ;
; -0.665 ; mTransmitter:mTransmitter|data_buff[1][51] ; mTransmitter:mTransmitter|data_buff[2][51] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.705      ;
; -0.651 ; mTransmitter:mTransmitter|data_buff[0][42] ; mTransmitter:mTransmitter|data_buff[1][42] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.012      ; 1.703      ;
; -0.649 ; AN831:AN831|out_page[19]                   ; mTransmitter:mTransmitter|data_buff[0][19] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.595      ; 3.284      ;
; -0.641 ; mTransmitter:mTransmitter|data_buff[2][39] ; mTransmitter:mTransmitter|data_buff[3][39] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.009      ; 1.690      ;
; -0.622 ; AN831:AN831|out_page[10]                   ; mTransmitter:mTransmitter|data_buff[0][10] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.558      ; 3.220      ;
; -0.598 ; AN831:AN831|out_page[37]                   ; mTransmitter:mTransmitter|data_buff[0][37] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.577      ; 3.215      ;
; -0.585 ; AN831:AN831|out_page[47]                   ; mTransmitter:mTransmitter|data_buff[0][47] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.689      ; 3.314      ;
; -0.563 ; AN831:AN831|out_page[45]                   ; mTransmitter:mTransmitter|data_buff[0][45] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.684      ; 3.287      ;
; -0.517 ; mTransmitter:mTransmitter|data_buff[4][3]  ; mTransmitter:mTransmitter|data_buff[5][3]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.557      ;
; -0.510 ; mTransmitter:mTransmitter|data_buff[2][11] ; mTransmitter:mTransmitter|data_buff[3][11] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.550      ;
; -0.507 ; mTransmitter:mTransmitter|data_buff[1][6]  ; mTransmitter:mTransmitter|data_buff[2][6]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.547      ;
; -0.506 ; mTransmitter:mTransmitter|data_buff[1][59] ; mTransmitter:mTransmitter|data_buff[2][59] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.004     ; 1.542      ;
; -0.500 ; mTransmitter:mTransmitter|data_buff[6][6]  ; mTransmitter:mTransmitter|data_buff[7][6]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.540      ;
; -0.494 ; mTransmitter:mTransmitter|data_buff[5][55] ; mTransmitter:mTransmitter|data_buff[6][55] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.534      ;
; -0.492 ; mTransmitter:mTransmitter|data_buff[1][33] ; mTransmitter:mTransmitter|data_buff[2][33] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.001      ; 1.533      ;
; -0.488 ; mTransmitter:mTransmitter|data_buff[4][15] ; mTransmitter:mTransmitter|data_buff[5][15] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.528      ;
; -0.488 ; mTransmitter:mTransmitter|data_buff[4][39] ; mTransmitter:mTransmitter|data_buff[5][39] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.004     ; 1.524      ;
; -0.486 ; mTransmitter:mTransmitter|data_buff[0][36] ; mTransmitter:mTransmitter|data_buff[1][36] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.526      ;
; -0.486 ; mTransmitter:mTransmitter|data_buff[1][15] ; mTransmitter:mTransmitter|data_buff[2][15] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.526      ;
; -0.485 ; AN831:AN831|out_page[50]                   ; mTransmitter:mTransmitter|data_buff[0][50] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.540      ; 3.065      ;
; -0.485 ; mTransmitter:mTransmitter|data_buff[2][12] ; mTransmitter:mTransmitter|data_buff[3][12] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.525      ;
; -0.483 ; mTransmitter:mTransmitter|data_buff[3][10] ; mTransmitter:mTransmitter|data_buff[4][10] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.523      ;
; -0.481 ; mTransmitter:mTransmitter|data_buff[3][23] ; mTransmitter:mTransmitter|data_buff[4][23] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.521      ;
; -0.481 ; mTransmitter:mTransmitter|data_buff[5][56] ; mTransmitter:mTransmitter|data_buff[6][56] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.521      ;
; -0.480 ; mTransmitter:mTransmitter|data_buff[6][37] ; mTransmitter:mTransmitter|data_buff[7][37] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.520      ;
; -0.479 ; mTransmitter:mTransmitter|data_buff[2][35] ; mTransmitter:mTransmitter|data_buff[3][35] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.519      ;
; -0.478 ; mTransmitter:mTransmitter|data_buff[3][12] ; mTransmitter:mTransmitter|data_buff[4][12] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.518      ;
; -0.478 ; mTransmitter:mTransmitter|data_buff[6][25] ; mTransmitter:mTransmitter|data_buff[7][25] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.518      ;
; -0.478 ; mTransmitter:mTransmitter|data_buff[0][35] ; mTransmitter:mTransmitter|data_buff[1][35] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.518      ;
; -0.477 ; mTransmitter:mTransmitter|data_buff[5][12] ; mTransmitter:mTransmitter|data_buff[6][12] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.517      ;
; -0.477 ; mTransmitter:mTransmitter|data_buff[6][39] ; mTransmitter:mTransmitter|data_buff[7][39] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.517      ;
; -0.477 ; mTransmitter:mTransmitter|data_buff[5][13] ; mTransmitter:mTransmitter|data_buff[6][13] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.517      ;
; -0.477 ; mTransmitter:mTransmitter|data_buff[0][16] ; mTransmitter:mTransmitter|data_buff[1][16] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.517      ;
; -0.476 ; mTransmitter:mTransmitter|data_buff[0][53] ; mTransmitter:mTransmitter|data_buff[1][53] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.516      ;
; -0.476 ; mTransmitter:mTransmitter|data_buff[1][24] ; mTransmitter:mTransmitter|data_buff[2][24] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.516      ;
; -0.476 ; mTransmitter:mTransmitter|data_buff[4][35] ; mTransmitter:mTransmitter|data_buff[5][35] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.516      ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.865 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.417     ; 0.581      ;
; -1.862 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.365     ; 0.582      ;
; -1.851 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.116      ; 0.580      ;
; -1.795 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.103     ; 0.580      ;
; -1.630 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.141     ; 0.573      ;
; -1.614 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.129     ; 0.574      ;
; -1.573 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.131     ; 0.575      ;
; -1.457 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.051      ; 0.592      ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.366  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.500        ; 0.327      ; 0.805      ;
; 0.866  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 1.000        ; 0.327      ; 0.805      ;
; 11.638 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.402      ;
; 11.647 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.393      ;
; 11.647 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.393      ;
; 11.647 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.393      ;
; 11.647 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.393      ;
; 11.647 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.393      ;
; 11.647 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.393      ;
; 11.647 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.393      ;
; 11.647 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.393      ;
; 11.647 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.393      ;
; 11.647 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.393      ;
; 11.647 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.393      ;
; 11.647 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.393      ;
; 11.647 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.393      ;
; 11.647 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.393      ;
; 11.809 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.231      ;
; 11.818 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.222      ;
; 11.818 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.222      ;
; 11.818 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.222      ;
; 11.818 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.222      ;
; 11.818 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.222      ;
; 11.818 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.222      ;
; 11.818 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.222      ;
; 11.818 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.222      ;
; 11.818 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.222      ;
; 11.818 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.222      ;
; 11.818 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.222      ;
; 11.818 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.222      ;
; 11.818 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.222      ;
; 11.818 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.222      ;
; 11.910 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.130      ;
; 11.919 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.121      ;
; 11.919 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.121      ;
; 11.919 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.121      ;
; 11.919 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.121      ;
; 11.919 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.121      ;
; 11.919 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.121      ;
; 11.919 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.121      ;
; 11.919 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.121      ;
; 11.919 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.121      ;
; 11.919 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.121      ;
; 11.919 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.121      ;
; 11.919 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.121      ;
; 11.919 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.121      ;
; 11.919 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.121      ;
; 11.994 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 8.045      ;
; 11.996 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.044      ;
; 12.005 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.035      ;
; 12.005 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.035      ;
; 12.005 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.035      ;
; 12.005 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.035      ;
; 12.005 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.035      ;
; 12.005 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.035      ;
; 12.005 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.035      ;
; 12.005 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.035      ;
; 12.005 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.035      ;
; 12.005 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.035      ;
; 12.005 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.035      ;
; 12.005 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.035      ;
; 12.005 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.035      ;
; 12.005 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.035      ;
; 12.165 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 7.874      ;
; 12.266 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 7.773      ;
; 12.305 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.735      ;
; 12.314 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.726      ;
; 12.314 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.726      ;
; 12.314 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.726      ;
; 12.314 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.726      ;
; 12.314 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.726      ;
; 12.314 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.726      ;
; 12.314 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.726      ;
; 12.314 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.726      ;
; 12.314 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.726      ;
; 12.314 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.726      ;
; 12.314 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.726      ;
; 12.314 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.726      ;
; 12.314 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.726      ;
; 12.314 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.726      ;
; 12.340 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.700      ;
; 12.349 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.352 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 7.687      ;
; 12.634 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.406      ;
; 12.643 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.397      ;
; 12.643 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.397      ;
; 12.643 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.397      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                          ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.159 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK    ; 0.000        ; 3.354      ; 0.805      ;
; -2.659 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK    ; -0.500       ; 3.354      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.732  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.038      ;
; 0.734  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.040      ;
; 0.738  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.044      ;
; 0.741  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.742  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.743  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.745  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.051      ;
; 0.745  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.051      ;
; 0.746  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.747  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.748  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.749  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.750  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.056      ;
; 0.751  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.057      ;
; 0.753  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.059      ;
; 0.754  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.060      ;
; 0.754  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.060      ;
; 0.758  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.064      ;
; 0.893  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.199      ;
; 0.899  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.205      ;
; 0.900  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.206      ;
; 0.901  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.207      ;
; 0.905  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.211      ;
; 0.905  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.211      ;
; 0.907  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.213      ;
; 0.907  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.213      ;
; 0.958  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.001      ; 1.265      ;
; 1.047  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.003      ; 1.356      ;
; 1.052  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.001      ; 1.359      ;
; 1.054  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 1.359      ;
; 1.142  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.448      ;
; 1.164  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.470      ;
; 1.193  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.499      ;
; 1.194  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.500      ;
; 1.197  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.503      ;
; 1.214  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.520      ;
; 1.214  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.520      ;
; 1.232  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.538      ;
; 1.253  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.559      ;
; 1.253  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.559      ;
; 1.253  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.559      ;
; 1.253  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.559      ;
; 1.253  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.559      ;
; 1.253  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.559      ;
; 1.253  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.559      ;
; 1.253  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.559      ;
; 1.338  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.644      ;
; 1.389  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 1.692      ;
; 1.411  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.003      ; 1.720      ;
; 1.417  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.006      ; 1.729      ;
; 1.418  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.006      ; 1.730      ;
; 1.428  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.006     ; 1.728      ;
; 1.428  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.006      ; 1.740      ;
; 1.436  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.006      ; 1.748      ;
; 1.437  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.006      ; 1.749      ;
; 1.441  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.006     ; 1.741      ;
; 1.444  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 1.747      ;
; 1.451  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.003      ; 1.760      ;
; 1.469  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.775      ;
; 1.471  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.777      ;
; 1.525  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.831      ;
; 1.631  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.937      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.961      ;
; 1.672  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.978      ;
; 1.672  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.978      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.011      ;
; 1.706  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.012      ;
; 1.708  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.014      ;
; 1.741  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.047      ;
; 1.758  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.064      ;
; 1.765  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.071      ;
; 1.771  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.077      ;
; 1.787  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.093      ;
; 1.791  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.097      ;
; 1.794  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.100      ;
; 1.844  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.150      ;
; 1.857  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.163      ;
; 1.873  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.179      ;
; 1.880  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.186      ;
; 1.921  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.227      ;
; 1.947  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.253      ;
; 1.949  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.255      ;
; 1.952  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.258      ;
; 1.959  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.265      ;
; 1.981  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.287      ;
; 2.034  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.340      ;
; 2.045  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.351      ;
; 2.067  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.373      ;
; 2.099  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.405      ;
; 2.104  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.410      ;
; 2.108  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.414      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_100'                                                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -3.122 ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; 0.000        ; 3.317      ; 0.805      ;
; -2.622 ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; -0.500       ; 3.317      ; 0.805      ;
; 0.499  ; AN831:AN831|state.available           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.805      ;
; 1.162  ; AN831:AN831|state.available           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.468      ;
; 1.164  ; AN831:AN831|state.available           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.470      ;
; 1.166  ; AN831:AN831|state.available           ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.472      ;
; 1.221  ; AN831:AN831|count_value[31]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.527      ;
; 1.273  ; AN831:AN831|state.available           ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 1.580      ;
; 1.274  ; AN831:AN831|state.available           ; AN831:AN831|count_value[9]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 1.581      ;
; 1.276  ; AN831:AN831|state.available           ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 1.583      ;
; 1.276  ; AN831:AN831|state.available           ; AN831:AN831|count_value[8]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 1.583      ;
; 1.472  ; AN831:AN831|state.available           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.778      ;
; 1.478  ; AN831:AN831|state.available           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.784      ;
; 1.479  ; AN831:AN831|state.available           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.785      ;
; 1.508  ; AN831:AN831|state.available           ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.814      ;
; 1.519  ; AN831:AN831|state.available           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.825      ;
; 1.519  ; AN831:AN831|state.available           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.825      ;
; 1.878  ; AN831:AN831|state.available           ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 2.193      ;
; 2.215  ; AN831:AN831|state.available           ; AN831:AN831|count_value[0]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 2.530      ;
; 2.244  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.550      ;
; 2.299  ; AN831:AN831|count_value[23]           ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.605      ;
; 2.302  ; AN831:AN831|state.available           ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.608      ;
; 2.312  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.618      ;
; 2.322  ; AN831:AN831|state.available           ; AN831:AN831|count_value[3]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 2.620      ;
; 2.326  ; AN831:AN831|state.available           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 2.624      ;
; 2.345  ; AN831:AN831|state.available           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.651      ;
; 2.367  ; AN831:AN831|count_value[29]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.673      ;
; 2.405  ; AN831:AN831|count_value[30]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.711      ;
; 2.406  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.712      ;
; 2.505  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.811      ;
; 2.624  ; AN831:AN831|count_value[22]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.930      ;
; 2.646  ; AN831:AN831|state.available           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 2.944      ;
; 2.651  ; AN831:AN831|state.available           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 2.949      ;
; 2.652  ; AN831:AN831|state.available           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 2.950      ;
; 2.653  ; AN831:AN831|state.available           ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 2.951      ;
; 2.655  ; AN831:AN831|state.available           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 2.953      ;
; 2.656  ; AN831:AN831|count_value[23]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 2.970      ;
; 2.656  ; AN831:AN831|state.available           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 2.954      ;
; 2.684  ; AN831:AN831|state.available           ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 2.982      ;
; 2.684  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.990      ;
; 2.685  ; AN831:AN831|state.available           ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 2.983      ;
; 2.691  ; AN831:AN831|state.available           ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 2.989      ;
; 2.692  ; AN831:AN831|state.available           ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 2.990      ;
; 2.698  ; AN831:AN831|count_value[8]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.001     ; 3.003      ;
; 2.741  ; AN831:AN831|state.available           ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.027      ; 3.074      ;
; 2.741  ; AN831:AN831|state.available           ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.027      ; 3.074      ;
; 2.741  ; AN831:AN831|state.available           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.027      ; 3.074      ;
; 2.741  ; AN831:AN831|state.available           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.027      ; 3.074      ;
; 2.744  ; AN831:AN831|state.available           ; AN831:AN831|out_page[57]              ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.030      ; 3.080      ;
; 2.744  ; AN831:AN831|state.available           ; AN831:AN831|out_page[56]              ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.030      ; 3.080      ;
; 2.744  ; AN831:AN831|state.available           ; AN831:AN831|out_page[59]              ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.030      ; 3.080      ;
; 2.744  ; AN831:AN831|state.available           ; AN831:AN831|out_page[58]              ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.030      ; 3.080      ;
; 2.745  ; AN831:AN831|state.available           ; AN831:AN831|out_page[60]              ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.029      ; 3.080      ;
; 2.797  ; AN831:AN831|count_value[6]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.103      ;
; 2.824  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.130      ;
; 2.827  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.133      ;
; 2.830  ; AN831:AN831|count_value[2]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 3.144      ;
; 2.838  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.144      ;
; 2.840  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.146      ;
; 2.866  ; AN831:AN831|count_value[7]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.001     ; 3.171      ;
; 2.880  ; AN831:AN831|count_value[29]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.186      ;
; 2.882  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.188      ;
; 2.896  ; AN831:AN831|count_value[15]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.202      ;
; 2.908  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.214      ;
; 2.910  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.216      ;
; 2.912  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.218      ;
; 2.923  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.229      ;
; 2.935  ; AN831:AN831|count_value[24]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 3.249      ;
; 2.937  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[0]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 3.252      ;
; 2.937  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 3.252      ;
; 2.969  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.275      ;
; 2.977  ; AN831:AN831|count_value[26]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 3.291      ;
; 2.997  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.303      ;
; 2.998  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.304      ;
; 3.007  ; AN831:AN831|count_value[4]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 3.321      ;
; 3.007  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.313      ;
; 3.009  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.315      ;
; 3.042  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.348      ;
; 3.042  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.348      ;
; 3.042  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.348      ;
; 3.042  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.348      ;
; 3.042  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.348      ;
; 3.042  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.348      ;
; 3.042  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.348      ;
; 3.042  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.348      ;
; 3.042  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.348      ;
; 3.042  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.348      ;
; 3.043  ; AN831:AN831|count_value[25]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 3.357      ;
; 3.045  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 3.352      ;
; 3.045  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[8]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 3.352      ;
; 3.045  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[9]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 3.352      ;
; 3.045  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 3.352      ;
; 3.045  ; AN831:AN831|count_value[27]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 3.359      ;
; 3.059  ; AN831:AN831|count_value[13]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.365      ;
; 3.060  ; AN831:AN831|count_value[31]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.366      ;
; 3.068  ; AN831:AN831|count_value[16]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.374      ;
; 3.077  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.383      ;
; 3.085  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.391      ;
; 3.087  ; AN831:AN831|count_value[23]           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.393      ;
; 3.092  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.398      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_11MHz'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                   ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.841 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.295      ; 1.064      ;
; -2.414 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; 0.000        ; 3.295      ; 1.491      ;
; -2.383 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.314      ; 1.541      ;
; -2.354 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.313      ; 1.569      ;
; -2.341 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.295      ; 1.064      ;
; -1.914 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; -0.500       ; 3.295      ; 1.491      ;
; -1.883 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.314      ; 1.541      ;
; -1.854 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.313      ; 1.569      ;
; -1.494 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[7]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.313      ; 2.429      ;
; -1.494 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[12]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.313      ; 2.429      ;
; -1.494 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[13]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.313      ; 2.429      ;
; -1.494 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[14]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.313      ; 2.429      ;
; -1.494 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[15]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.313      ; 2.429      ;
; -1.494 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[16]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.313      ; 2.429      ;
; -1.494 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[17]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.313      ; 2.429      ;
; -1.494 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[19]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.313      ; 2.429      ;
; -1.494 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[20]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.313      ; 2.429      ;
; -1.177 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.295      ; 2.728      ;
; -1.177 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.295      ; 2.728      ;
; -1.152 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.306      ; 2.764      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[19]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[20]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[21]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[22]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[23]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[24]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[25]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[26]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[27]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[28]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[29]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[30]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -1.070 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[31]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.296      ; 2.836      ;
; -0.994 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[7]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.313      ; 2.429      ;
; -0.994 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[12]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.313      ; 2.429      ;
; -0.994 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[13]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.313      ; 2.429      ;
; -0.994 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[14]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.313      ; 2.429      ;
; -0.994 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[15]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.313      ; 2.429      ;
; -0.994 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[16]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.313      ; 2.429      ;
; -0.994 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[17]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.313      ; 2.429      ;
; -0.994 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[19]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.313      ; 2.429      ;
; -0.994 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[20]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.313      ; 2.429      ;
; -0.968 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.313      ; 2.955      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.873 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.294      ; 3.031      ;
; -0.725 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[21]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.283      ; 3.168      ;
; -0.725 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[22]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.283      ; 3.168      ;
; -0.725 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[23]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.283      ; 3.168      ;
; -0.725 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[24]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.283      ; 3.168      ;
; -0.725 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[25]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.283      ; 3.168      ;
; -0.725 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[26]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.283      ; 3.168      ;
; -0.725 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[27]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.283      ; 3.168      ;
; -0.725 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[28]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.283      ; 3.168      ;
; -0.725 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[29]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.283      ; 3.168      ;
; -0.725 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[30]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.283      ; 3.168      ;
; -0.725 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[31]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.283      ; 3.168      ;
; -0.710 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[1]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.271      ; 3.171      ;
; -0.710 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[2]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.271      ; 3.171      ;
; -0.710 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[3]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.271      ; 3.171      ;
; -0.710 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[4]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.271      ; 3.171      ;
; -0.710 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[5]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.271      ; 3.171      ;
; -0.710 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[8]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.271      ; 3.171      ;
; -0.710 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[9]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.271      ; 3.171      ;
; -0.710 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[10]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.271      ; 3.171      ;
; -0.710 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[11]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.271      ; 3.171      ;
; -0.705 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[0]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.273      ; 3.178      ;
; -0.677 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.295      ; 2.728      ;
; -0.677 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.295      ; 2.728      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[1]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[2]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[4]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[7]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[8]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[9]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
; -0.661 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.284      ; 3.233      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.462 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 2.874      ; 1.718      ;
; -0.986 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 2.874      ; 2.194      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.734  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.040      ;
; 0.737  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.043      ;
; 0.742  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.048      ;
; 0.743  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.049      ;
; 0.746  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.052      ;
; 0.749  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.055      ;
; 0.891  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.197      ;
; 0.911  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.217      ;
; 0.913  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.219      ;
; 0.916  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.222      ;
; 0.920  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.226      ;
; 0.922  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.228      ;
; 0.923  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.229      ;
; 0.974  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.281      ;
; 1.067  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.005      ; 1.378      ;
; 1.168  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.474      ;
; 1.219  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.525      ;
; 1.220  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.526      ;
; 1.221  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.526      ;
; 1.227  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.533      ;
; 1.253  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.559      ;
; 1.261  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.567      ;
; 1.269  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.575      ;
; 1.355  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.661      ;
; 1.356  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.662      ;
; 1.356  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.662      ;
; 1.357  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.663      ;
; 1.362  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.668      ;
; 1.364  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.670      ;
; 1.365  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.671      ;
; 1.367  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.673      ;
; 1.367  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.673      ;
; 1.386  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.692      ;
; 1.396  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.702      ;
; 1.416  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.722      ;
; 1.428  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.005      ; 1.739      ;
; 1.474  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.780      ;
; 1.476  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.782      ;
; 1.488  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.794      ;
; 1.490  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.796      ;
; 1.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.817      ;
; 1.522  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.829      ;
; 1.535  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.841      ;
; 1.549  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.855      ;
; 1.555  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.861      ;
; 1.576  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.882      ;
; 1.580  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.886      ;
; 1.594  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.900      ;
; 1.606  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.912      ;
; 1.617  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.923      ;
; 1.617  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.923      ;
; 1.622  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.928      ;
; 1.663  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.968      ;
; 1.666  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.971      ;
; 1.667  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.972      ;
; 1.668  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.973      ;
; 1.668  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.973      ;
; 1.674  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.480      ;
; 1.786  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.092      ;
; 1.805  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.111      ;
; 1.822  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.128      ;
; 1.825  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 2.132      ;
; 1.837  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.143      ;
; 1.843  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.149      ;
; 1.844  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.150      ;
; 1.853  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.159      ;
; 1.854  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.160      ;
; 1.895  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.201      ;
; 1.900  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.005     ; 2.201      ;
; 1.902  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.208      ;
; 1.931  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.006      ; 1.743      ;
; 1.936  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.006      ; 1.748      ;
; 1.937  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.006      ; 1.749      ;
; 1.941  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; -0.001     ; 1.746      ;
; 1.942  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.248      ;
; 1.948  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.254      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                    ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.636 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[7]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.386      ; 1.056      ;
; -0.333 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[9]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.387      ; 1.360      ;
; -0.333 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[9]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.387      ; 1.360      ;
; -0.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.384      ; 1.449      ;
; -0.240 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[0]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.384      ; 1.450      ;
; -0.176 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[2]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.381      ; 1.511      ;
; -0.167 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[11]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.385      ; 1.524      ;
; -0.167 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[11]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.385      ; 1.524      ;
; -0.156 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[4]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.384      ; 1.534      ;
; -0.155 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[4]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.384      ; 1.535      ;
; 0.027  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[10]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.375      ; 1.708      ;
; 0.063  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[7]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.382      ; 1.751      ;
; 0.067  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[3]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.381      ; 1.754      ;
; 0.072  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.382      ; 1.760      ;
; 0.072  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.382      ; 1.760      ;
; 0.077  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[6]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.382      ; 1.765      ;
; 0.096  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[12]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.378      ; 1.780      ;
; 0.096  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[12]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.378      ; 1.780      ;
; 0.118  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[15]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.364      ; 1.788      ;
; 0.118  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[15]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.364      ; 1.788      ;
; 0.153  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[2]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.387      ; 1.846      ;
; 0.229  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[5]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.378      ; 1.913      ;
; 0.229  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[5]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.378      ; 1.913      ;
; 0.258  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[14]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.373      ; 1.937      ;
; 0.258  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[14]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.373      ; 1.937      ;
; 0.264  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[10]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.372      ; 1.942      ;
; 0.265  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[13]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.379      ; 1.950      ;
; 0.270  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[3]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.371      ; 1.947      ;
; 0.277  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[8]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.375      ; 1.958      ;
; 0.279  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[8]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.375      ; 1.960      ;
; 0.281  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[6]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.373      ; 1.960      ;
; 0.454  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[13]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.368      ; 2.128      ;
; 0.499  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.805      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[80]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[96]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[417]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[433]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[306]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[322]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[423]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[439]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[631]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[647]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[369]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[385]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[99]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[115]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[291]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[307]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[100]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[116]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[278]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[294]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[297]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[313]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[729]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[745]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[10]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[26]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[139]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[155]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[526]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[542]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[852]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[868]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[790]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[806]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[854]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[870]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[858]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[874]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[761]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[777]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[433]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[449]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[35]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[51]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[131]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[147]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[645]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[661]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[38]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[54]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[246]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[262]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[215]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[231]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[551]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[567]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[169]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[185]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[217]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[233]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[747]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[763]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[93]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[109]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[110]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[126]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[286]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[302]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[63]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[79]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[207]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[223]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[880]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[896]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[849]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[865]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[879]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[895]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[944]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[960]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[936]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[952]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[921]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[937]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[104]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[120]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[981]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[997]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[966]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[982]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[971]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[987]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[627]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[643]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[208]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[224]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[352]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[368]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[688]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[704]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[51]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[67]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[531]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[547]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[563]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[579]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[36]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[52]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[293]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[309]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[326]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[342]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[23]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[39]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[393]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[409]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[681]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[697]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[42]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[58]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[570]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[586]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[602]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[618]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[603]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[619]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[108]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[124]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[237]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[253]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[317]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[333]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[446]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[462]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831:AN831|out_page_sample_available'                                                                                                                                                                  ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.397 ; AN831:AN831|out_page[20]                   ; mTransmitter:mTransmitter|data_buff[0][20] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.602      ; 1.511      ;
; -0.050 ; AN831:AN831|out_page[61]                   ; mTransmitter:mTransmitter|data_buff[0][61] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.604      ; 1.860      ;
; 0.043  ; AN831:AN831|out_page[4]                    ; mTransmitter:mTransmitter|data_buff[0][4]  ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.571      ; 1.920      ;
; 0.194  ; AN831:AN831|out_page[14]                   ; mTransmitter:mTransmitter|data_buff[0][14] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.611      ; 2.111      ;
; 0.223  ; AN831:AN831|out_page[32]                   ; mTransmitter:mTransmitter|data_buff[0][32] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.645      ; 2.174      ;
; 0.271  ; AN831:AN831|out_page[33]                   ; mTransmitter:mTransmitter|data_buff[0][33] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.557      ; 2.134      ;
; 0.276  ; AN831:AN831|out_page[34]                   ; mTransmitter:mTransmitter|data_buff[0][34] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.568      ; 2.150      ;
; 0.300  ; AN831:AN831|out_page[39]                   ; mTransmitter:mTransmitter|data_buff[0][39] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.566      ; 2.172      ;
; 0.363  ; AN831:AN831|out_page[2]                    ; mTransmitter:mTransmitter|data_buff[0][2]  ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.581      ; 2.250      ;
; 0.440  ; AN831:AN831|out_page[23]                   ; mTransmitter:mTransmitter|data_buff[0][23] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.573      ; 2.319      ;
; 0.452  ; AN831:AN831|out_page[16]                   ; mTransmitter:mTransmitter|data_buff[0][16] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.599      ; 2.357      ;
; 0.579  ; AN831:AN831|out_page[54]                   ; mTransmitter:mTransmitter|data_buff[0][54] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.583      ; 2.468      ;
; 0.672  ; AN831:AN831|out_page[7]                    ; mTransmitter:mTransmitter|data_buff[0][7]  ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.547      ; 2.525      ;
; 0.708  ; AN831:AN831|out_page[17]                   ; mTransmitter:mTransmitter|data_buff[0][17] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.563      ; 2.577      ;
; 0.734  ; mTransmitter:mTransmitter|data_buff[3][48] ; mTransmitter:mTransmitter|data_buff[4][48] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.040      ;
; 0.739  ; mTransmitter:mTransmitter|data_buff[5][48] ; mTransmitter:mTransmitter|data_buff[6][48] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.045      ;
; 0.740  ; mTransmitter:mTransmitter|data_buff[0][12] ; mTransmitter:mTransmitter|data_buff[1][12] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.046      ;
; 0.741  ; mTransmitter:mTransmitter|data_buff[4][62] ; mTransmitter:mTransmitter|data_buff[5][62] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; mTransmitter:mTransmitter|data_buff[2][22] ; mTransmitter:mTransmitter|data_buff[3][22] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; mTransmitter:mTransmitter|data_buff[5][32] ; mTransmitter:mTransmitter|data_buff[6][32] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.047      ;
; 0.742  ; mTransmitter:mTransmitter|data_buff[1][46] ; mTransmitter:mTransmitter|data_buff[2][46] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; mTransmitter:mTransmitter|data_buff[0][63] ; mTransmitter:mTransmitter|data_buff[1][63] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; mTransmitter:mTransmitter|data_buff[3][41] ; mTransmitter:mTransmitter|data_buff[4][41] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; mTransmitter:mTransmitter|data_buff[0][48] ; mTransmitter:mTransmitter|data_buff[1][48] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.048      ;
; 0.743  ; mTransmitter:mTransmitter|data_buff[5][22] ; mTransmitter:mTransmitter|data_buff[6][22] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; mTransmitter:mTransmitter|data_buff[2][63] ; mTransmitter:mTransmitter|data_buff[3][63] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; mTransmitter:mTransmitter|data_buff[3][33] ; mTransmitter:mTransmitter|data_buff[4][33] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; mTransmitter:mTransmitter|data_buff[5][16] ; mTransmitter:mTransmitter|data_buff[6][16] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.049      ;
; 0.744  ; mTransmitter:mTransmitter|data_buff[4][24] ; mTransmitter:mTransmitter|data_buff[5][24] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; mTransmitter:mTransmitter|data_buff[1][19] ; mTransmitter:mTransmitter|data_buff[2][19] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; mTransmitter:mTransmitter|data_buff[4][58] ; mTransmitter:mTransmitter|data_buff[5][58] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.050      ;
; 0.745  ; mTransmitter:mTransmitter|data_buff[2][30] ; mTransmitter:mTransmitter|data_buff[3][30] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.051      ;
; 0.745  ; mTransmitter:mTransmitter|data_buff[0][49] ; mTransmitter:mTransmitter|data_buff[1][49] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.051      ;
; 0.745  ; mTransmitter:mTransmitter|data_buff[6][16] ; mTransmitter:mTransmitter|data_buff[7][16] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.051      ;
; 0.746  ; mTransmitter:mTransmitter|data_buff[1][14] ; mTransmitter:mTransmitter|data_buff[2][14] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; mTransmitter:mTransmitter|data_buff[5][38] ; mTransmitter:mTransmitter|data_buff[6][38] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; mTransmitter:mTransmitter|data_buff[1][60] ; mTransmitter:mTransmitter|data_buff[2][60] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; mTransmitter:mTransmitter|data_buff[1][31] ; mTransmitter:mTransmitter|data_buff[2][31] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; mTransmitter:mTransmitter|data_buff[3][1]  ; mTransmitter:mTransmitter|data_buff[4][1]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; mTransmitter:mTransmitter|data_buff[1][17] ; mTransmitter:mTransmitter|data_buff[2][17] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; mTransmitter:mTransmitter|data_buff[1][32] ; mTransmitter:mTransmitter|data_buff[2][32] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; mTransmitter:mTransmitter|data_buff[1][43] ; mTransmitter:mTransmitter|data_buff[2][43] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; mTransmitter:mTransmitter|data_buff[3][43] ; mTransmitter:mTransmitter|data_buff[4][43] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.052      ;
; 0.747  ; mTransmitter:mTransmitter|data_buff[4][60] ; mTransmitter:mTransmitter|data_buff[5][60] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; mTransmitter:mTransmitter|data_buff[6][61] ; mTransmitter:mTransmitter|data_buff[7][61] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; mTransmitter:mTransmitter|data_buff[3][32] ; mTransmitter:mTransmitter|data_buff[4][32] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; mTransmitter:mTransmitter|data_buff[5][11] ; mTransmitter:mTransmitter|data_buff[6][11] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; mTransmitter:mTransmitter|data_buff[6][50] ; mTransmitter:mTransmitter|data_buff[7][50] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.053      ;
; 0.748  ; mTransmitter:mTransmitter|data_buff[4][4]  ; mTransmitter:mTransmitter|data_buff[5][4]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; mTransmitter:mTransmitter|data_buff[2][23] ; mTransmitter:mTransmitter|data_buff[3][23] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.054      ;
; 0.749  ; mTransmitter:mTransmitter|data_buff[4][14] ; mTransmitter:mTransmitter|data_buff[5][14] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; mTransmitter:mTransmitter|data_buff[5][7]  ; mTransmitter:mTransmitter|data_buff[6][7]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; mTransmitter:mTransmitter|data_buff[0][29] ; mTransmitter:mTransmitter|data_buff[1][29] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; mTransmitter:mTransmitter|data_buff[3][45] ; mTransmitter:mTransmitter|data_buff[4][45] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; mTransmitter:mTransmitter|data_buff[5][61] ; mTransmitter:mTransmitter|data_buff[6][61] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; mTransmitter:mTransmitter|data_buff[4][49] ; mTransmitter:mTransmitter|data_buff[5][49] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; mTransmitter:mTransmitter|data_buff[2][40] ; mTransmitter:mTransmitter|data_buff[3][40] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; mTransmitter:mTransmitter|data_buff[3][40] ; mTransmitter:mTransmitter|data_buff[4][40] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; mTransmitter:mTransmitter|data_buff[5][40] ; mTransmitter:mTransmitter|data_buff[6][40] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; mTransmitter:mTransmitter|data_buff[3][11] ; mTransmitter:mTransmitter|data_buff[4][11] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; mTransmitter:mTransmitter|data_buff[0][50] ; mTransmitter:mTransmitter|data_buff[1][50] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; mTransmitter:mTransmitter|data_buff[5][34] ; mTransmitter:mTransmitter|data_buff[6][34] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.750  ; mTransmitter:mTransmitter|data_buff[2][62] ; mTransmitter:mTransmitter|data_buff[3][62] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; mTransmitter:mTransmitter|data_buff[2][46] ; mTransmitter:mTransmitter|data_buff[3][46] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; mTransmitter:mTransmitter|data_buff[5][21] ; mTransmitter:mTransmitter|data_buff[6][21] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; mTransmitter:mTransmitter|data_buff[1][37] ; mTransmitter:mTransmitter|data_buff[2][37] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; mTransmitter:mTransmitter|data_buff[4][61] ; mTransmitter:mTransmitter|data_buff[5][61] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; mTransmitter:mTransmitter|data_buff[0][1]  ; mTransmitter:mTransmitter|data_buff[1][1]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; mTransmitter:mTransmitter|data_buff[2][19] ; mTransmitter:mTransmitter|data_buff[3][19] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; mTransmitter:mTransmitter|data_buff[5][43] ; mTransmitter:mTransmitter|data_buff[6][43] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; mTransmitter:mTransmitter|data_buff[5][3]  ; mTransmitter:mTransmitter|data_buff[6][3]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.056      ;
; 0.751  ; mTransmitter:mTransmitter|data_buff[2][20] ; mTransmitter:mTransmitter|data_buff[3][20] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; mTransmitter:mTransmitter|data_buff[0][44] ; mTransmitter:mTransmitter|data_buff[1][44] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; mTransmitter:mTransmitter|data_buff[1][44] ; mTransmitter:mTransmitter|data_buff[2][44] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; mTransmitter:mTransmitter|data_buff[1][21] ; mTransmitter:mTransmitter|data_buff[2][21] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; mTransmitter:mTransmitter|data_buff[0][61] ; mTransmitter:mTransmitter|data_buff[1][61] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; mTransmitter:mTransmitter|data_buff[2][17] ; mTransmitter:mTransmitter|data_buff[3][17] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; mTransmitter:mTransmitter|data_buff[2][49] ; mTransmitter:mTransmitter|data_buff[3][49] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; mTransmitter:mTransmitter|data_buff[5][9]  ; mTransmitter:mTransmitter|data_buff[6][9]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; mTransmitter:mTransmitter|data_buff[3][27] ; mTransmitter:mTransmitter|data_buff[4][27] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; mTransmitter:mTransmitter|data_buff[3][19] ; mTransmitter:mTransmitter|data_buff[4][19] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; mTransmitter:mTransmitter|data_buff[0][34] ; mTransmitter:mTransmitter|data_buff[1][34] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.057      ;
; 0.752  ; mTransmitter:mTransmitter|data_buff[3][15] ; mTransmitter:mTransmitter|data_buff[4][15] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.058      ;
; 0.752  ; mTransmitter:mTransmitter|data_buff[5][15] ; mTransmitter:mTransmitter|data_buff[6][15] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.058      ;
; 0.752  ; mTransmitter:mTransmitter|data_buff[1][23] ; mTransmitter:mTransmitter|data_buff[2][23] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.058      ;
; 0.753  ; mTransmitter:mTransmitter|data_buff[5][20] ; mTransmitter:mTransmitter|data_buff[6][20] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; mTransmitter:mTransmitter|data_buff[0][47] ; mTransmitter:mTransmitter|data_buff[1][47] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; mTransmitter:mTransmitter|data_buff[3][29] ; mTransmitter:mTransmitter|data_buff[4][29] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; mTransmitter:mTransmitter|data_buff[5][42] ; mTransmitter:mTransmitter|data_buff[6][42] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.059      ;
; 0.754  ; mTransmitter:mTransmitter|data_buff[0][22] ; mTransmitter:mTransmitter|data_buff[1][22] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.060      ;
; 0.754  ; mTransmitter:mTransmitter|data_buff[2][4]  ; mTransmitter:mTransmitter|data_buff[3][4]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.060      ;
; 0.754  ; mTransmitter:mTransmitter|data_buff[3][36] ; mTransmitter:mTransmitter|data_buff[4][36] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.060      ;
; 0.754  ; mTransmitter:mTransmitter|data_buff[5][36] ; mTransmitter:mTransmitter|data_buff[6][36] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.060      ;
; 0.754  ; mTransmitter:mTransmitter|data_buff[3][63] ; mTransmitter:mTransmitter|data_buff[4][63] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.060      ;
; 0.754  ; mTransmitter:mTransmitter|data_buff[2][45] ; mTransmitter:mTransmitter|data_buff[3][45] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.060      ;
; 0.754  ; mTransmitter:mTransmitter|data_buff[6][59] ; mTransmitter:mTransmitter|data_buff[7][59] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.060      ;
; 0.755  ; mTransmitter:mTransmitter|data_buff[5][14] ; mTransmitter:mTransmitter|data_buff[6][14] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.061      ;
; 0.755  ; mTransmitter:mTransmitter|data_buff[2][36] ; mTransmitter:mTransmitter|data_buff[3][36] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.061      ;
; 0.755  ; mTransmitter:mTransmitter|data_buff[2][31] ; mTransmitter:mTransmitter|data_buff[3][31] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.061      ;
; 0.755  ; mTransmitter:mTransmitter|data_buff[3][31] ; mTransmitter:mTransmitter|data_buff[4][31] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.061      ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.132 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.327      ; 0.805      ;
; 0.368  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; -0.500       ; 0.327      ; 0.805      ;
; 0.499  ; AN831:AN831|cnt[0]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.753  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; AN831:AN831|cnt[31]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 1.164  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.166  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.166  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.168  ; AN831:AN831|cnt[2]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.169  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.175  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.175  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.175  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[7]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[23]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.213  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.213  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[19]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[26]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[21]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[22]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[28]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.637  ; AN831:AN831|cnt[1]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.642  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.948      ;
; 1.645  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.645  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.648  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.654  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.654  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.654  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.688  ; AN831:AN831|cnt[1]                                                                                           ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.994      ;
; 1.693  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.693  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.964 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.116      ; 0.580      ;
; 1.041 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.051      ; 0.592      ;
; 1.183 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.103     ; 0.580      ;
; 1.203 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.129     ; 0.574      ;
; 1.206 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.131     ; 0.575      ;
; 1.214 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.141     ; 0.573      ;
; 1.447 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.365     ; 0.582      ;
; 1.498 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.417     ; 0.581      ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.389 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.124      ; 3.513      ;
; 2.855 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.993      ; 3.848      ;
; 2.862 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.974      ; 3.836      ;
; 2.922 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.160      ; 4.082      ;
; 2.988 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.105      ; 4.093      ;
; 3.126 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.362      ; 4.488      ;
; 3.145 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.167      ; 4.312      ;
; 3.202 ; mTransmitter:mTransmitter|x_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.151      ; 4.353      ;
; 3.232 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.167      ; 4.399      ;
; 3.286 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.112      ; 4.398      ;
; 3.582 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.390      ; 4.972      ;
; 3.597 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.330      ; 4.927      ;
; 3.618 ; mTransmitter:mTransmitter|data_buff[7][49]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.160     ; 3.458      ;
; 3.621 ; mTransmitter:mTransmitter|x_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.151      ; 4.772      ;
; 3.756 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.343      ; 5.099      ;
; 3.786 ; mTransmitter:mTransmitter|data_buff[7][39]    ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.209     ; 3.577      ;
; 3.901 ; mTransmitter:mTransmitter|x_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.431      ; 5.332      ;
; 3.920 ; mTransmitter:mTransmitter|data_buff[5][17]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.160     ; 3.760      ;
; 3.922 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.413      ; 5.335      ;
; 4.030 ; mTransmitter:mTransmitter|x_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.011      ; 5.041      ;
; 4.044 ; mTransmitter:mTransmitter|x_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.132      ; 5.176      ;
; 4.072 ; mTransmitter:mTransmitter|x_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.141      ; 5.213      ;
; 4.091 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.394      ; 5.485      ;
; 4.092 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.124      ; 5.216      ;
; 4.097 ; mTransmitter:mTransmitter|x_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.197      ; 5.294      ;
; 4.121 ; mTransmitter:mTransmitter|x_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.364      ; 5.485      ;
; 4.129 ; mTransmitter:mTransmitter|x_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.387      ; 5.516      ;
; 4.191 ; mTransmitter:mTransmitter|data_buff[5][48]    ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.474     ; 3.717      ;
; 4.191 ; mTransmitter:mTransmitter|data_buff[7][17]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.160     ; 4.031      ;
; 4.236 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.381      ; 5.617      ;
; 4.242 ; mTransmitter:mTransmitter|x_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.142      ; 5.384      ;
; 4.278 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.092      ; 5.370      ;
; 4.281 ; mTransmitter:mTransmitter|data_buff[6][44]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.200     ; 4.081      ;
; 4.358 ; mTransmitter:mTransmitter|data_buff[7][52]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.201     ; 4.157      ;
; 4.374 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.401      ; 5.775      ;
; 4.388 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.350      ; 5.738      ;
; 4.405 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.350      ; 5.755      ;
; 4.415 ; mTransmitter:mTransmitter|data_buff[6][55]    ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.209     ; 4.206      ;
; 4.447 ; mTransmitter:mTransmitter|data_buff[7][57]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.170     ; 4.277      ;
; 4.447 ; mTransmitter:mTransmitter|data_buff[3][17]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.160     ; 4.287      ;
; 4.455 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.114      ; 5.569      ;
; 4.513 ; mTransmitter:mTransmitter|data_buff[7][28]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.201     ; 4.312      ;
; 4.520 ; mTransmitter:mTransmitter|data_buff[3][48]    ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.474     ; 4.046      ;
; 4.549 ; mTransmitter:mTransmitter|x_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.161      ; 5.710      ;
; 4.567 ; mTransmitter:mTransmitter|data_buff[6][60]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.200     ; 4.367      ;
; 4.572 ; mTransmitter:mTransmitter|data_buff[7][33]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.142     ; 4.430      ;
; 4.588 ; mTransmitter:mTransmitter|x_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.421      ; 6.009      ;
; 4.619 ; mTransmitter:mTransmitter|x_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.187      ; 5.806      ;
; 4.646 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.200     ; 4.446      ;
; 4.652 ; mTransmitter:mTransmitter|data_buff[4][12]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.201     ; 4.451      ;
; 4.653 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.131      ; 5.784      ;
; 4.660 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.378      ; 6.038      ;
; 4.670 ; mTransmitter:mTransmitter|data_buff[3][49]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.160     ; 4.510      ;
; 4.688 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.358      ; 6.046      ;
; 4.704 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.401      ; 6.105      ;
; 4.706 ; mTransmitter:mTransmitter|data_buff[5][57]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.170     ; 4.536      ;
; 4.754 ; mTransmitter:mTransmitter|x_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.967      ; 5.721      ;
; 4.762 ; mTransmitter:mTransmitter|data_buff[7][56]    ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.474     ; 4.288      ;
; 4.763 ; mTransmitter:mTransmitter|x_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.370      ; 6.133      ;
; 4.769 ; mTransmitter:mTransmitter|x_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.336      ; 6.105      ;
; 4.781 ; mTransmitter:mTransmitter|data_buff[3][57]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.168     ; 4.613      ;
; 4.787 ; mTransmitter:mTransmitter|data_buff[7][60]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.200     ; 4.587      ;
; 4.814 ; mTransmitter:mTransmitter|data_buff[2][25]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.157     ; 4.657      ;
; 4.814 ; mTransmitter:mTransmitter|data_buff[2][36]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.200     ; 4.614      ;
; 4.815 ; mTransmitter:mTransmitter|data_buff[5][36]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.200     ; 4.615      ;
; 4.817 ; mTransmitter:mTransmitter|data_buff[5][33]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.142     ; 4.675      ;
; 4.822 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.101      ; 5.923      ;
; 4.822 ; mTransmitter:mTransmitter|data_buff[7][55]    ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.209     ; 4.613      ;
; 4.826 ; mTransmitter:mTransmitter|data_buff[2][60]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.200     ; 4.626      ;
; 4.828 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.371      ; 6.199      ;
; 4.833 ; mTransmitter:mTransmitter|data_buff[4][28]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.201     ; 4.632      ;
; 4.849 ; mTransmitter:mTransmitter|data_buff[2][49]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.160     ; 4.689      ;
; 4.851 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.378      ; 6.229      ;
; 4.854 ; mTransmitter:mTransmitter|data_buff[7][42]    ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.449     ; 4.405      ;
; 4.859 ; mTransmitter:mTransmitter|data_buff[5][20]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.222     ; 4.637      ;
; 4.882 ; mTransmitter:mTransmitter|data_buff[1][48]    ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.474     ; 4.408      ;
; 4.888 ; mTransmitter:mTransmitter|data_buff[6][52]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.201     ; 4.687      ;
; 4.892 ; mTransmitter:mTransmitter|data_buff[5][56]    ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.474     ; 4.418      ;
; 4.901 ; mTransmitter:mTransmitter|data_buff[3][28]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.201     ; 4.700      ;
; 4.911 ; mTransmitter:mTransmitter|data_buff[5][30]    ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.638     ; 4.273      ;
; 4.924 ; mTransmitter:mTransmitter|data_buff[0][48]    ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.474     ; 4.450      ;
; 4.947 ; mTransmitter:mTransmitter|data_buff[2][33]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.157     ; 4.790      ;
; 4.954 ; mTransmitter:mTransmitter|data_buff[6][63]    ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.245     ; 4.709      ;
; 4.958 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.112      ; 6.070      ;
; 4.981 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.147      ; 6.128      ;
; 4.984 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.121      ; 6.105      ;
; 4.987 ; mTransmitter:mTransmitter|data_buff[7][36]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.200     ; 4.787      ;
; 4.994 ; mTransmitter:mTransmitter|x_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.398      ; 6.392      ;
; 4.995 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.121      ; 6.116      ;
; 5.005 ; mTransmitter:mTransmitter|data_buff[4][20]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.222     ; 4.783      ;
; 5.008 ; mTransmitter:mTransmitter|data_buff[5][39]    ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.209     ; 4.799      ;
; 5.009 ; mTransmitter:mTransmitter|data_buff[2][52]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.201     ; 4.808      ;
; 5.012 ; mTransmitter:mTransmitter|data_buff[3][38]    ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.636     ; 4.376      ;
; 5.026 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.981      ; 6.007      ;
; 5.038 ; mTransmitter:mTransmitter|data_buff[3][52]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.201     ; 4.837      ;
; 5.040 ; mTransmitter:mTransmitter|data_buff[3][51]    ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.417     ; 4.623      ;
; 5.062 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.142     ; 4.920      ;
; 5.072 ; mTransmitter:mTransmitter|x_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.117      ; 6.189      ;
; 5.076 ; mTransmitter:mTransmitter|data_buff[2][41]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.170     ; 4.906      ;
; 5.079 ; mTransmitter:mTransmitter|data_buff[5][28]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.201     ; 4.878      ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_11MHz'                                                                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; iCLK_11MHz ; Rise       ; iCLK_11MHz                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_BCLK'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                 ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[21] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[21] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[22] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[22] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[23] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[23] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[24] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[24] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[26] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[26] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[29] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[29] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[30] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[30] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1000]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1000]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1001]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1001]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1002]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1002]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1003]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1003]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1004]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1004]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1005]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1005]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1006]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1006]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1007]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1007]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1008]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1008]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1009]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1009]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[100]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[100]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1010]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1010]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1011]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1011]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1012]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1012]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1013]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1013]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1014]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1014]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1015]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1015]     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][20] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][20] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][21] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][21] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][22] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][22] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][23] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][23] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][24] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][24] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][25] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][25] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][26] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][26] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][27] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][27] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][28] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][28] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][29] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][29] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][30] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][30] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][31] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][31] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][32] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][32] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][33] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][33] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][34] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][34] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][35] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][35] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][36] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][36] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][37] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][37] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][38] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][38] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][39] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][39] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][40] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][40] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][41] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][41] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][42] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][42] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][43] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][43] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][44] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][44] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][45] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][45] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][46] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][46] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][47] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][47] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][48] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][48] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][49] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][49] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][50] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][50] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][51] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][51] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][52] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][52] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][53] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][53] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][54] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][54] ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                        ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datab                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datac                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_100'                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------+
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]     ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]     ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[10]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[10]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[11]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[11]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[12]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[12]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[13]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[13]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[14]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[14]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[15]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[15]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[16]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[16]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[17]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[17]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[18]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[18]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[19]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[19]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]     ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]     ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[20]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[20]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[21]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[21]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[22]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[22]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[23]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[23]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[24]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[24]    ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[25]    ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[25]    ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 2.116 ; 2.116 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 1.733 ; 1.733 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; -1.846 ; -1.846 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; -1.467 ; -1.467 ; Rise       ; AUD_BCLK        ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 12.133 ; 9.140  ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 7.568  ; 7.568  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 12.133 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 14.545 ; 14.545 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 17.105 ; 17.105 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 9.140  ; 9.140  ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 7.568  ; 7.568  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 12.133 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 9.734  ; 9.734  ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 14.071 ; 14.071 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 7.456 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 7.456 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 7.456     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 7.456     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; iCLK_100                                                                                                              ; -20.777 ; -1187.935     ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; -2.658  ; -18.436       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -1.909  ; -2703.235     ;
; iCLK_11MHz                                                                                                            ; -1.312  ; -99.434       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -0.556  ; -22.716       ;
; AUD_BCLK                                                                                                              ; -0.374  ; -16.424       ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; -0.238  ; -1.481        ;
; AN831:AN831|out_page_sample_available                                                                                 ; -0.237  ; -0.737        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 0.466   ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; AUD_BCLK                                                                                                              ; -1.735 ; -1.735        ;
; iCLK_100                                                                                                              ; -1.704 ; -1.704        ;
; iCLK_11MHz                                                                                                            ; -1.650 ; -105.147      ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -1.017 ; -1.900        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -0.106 ; -0.149        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; -0.086 ; -0.086        ;
; AN831:AN831|out_page_sample_available                                                                                 ; -0.066 ; -0.066        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0.676  ; 0.000         ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; 0.986  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_11MHz                                                                                                            ; -1.380 ; -112.380      ;
; AUD_BCLK                                                                                                              ; -1.380 ; -59.380       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -0.500 ; -2064.000     ;
; AN831:AN831|out_page_sample_available                                                                                 ; -0.500 ; -512.000      ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -0.500 ; -63.000       ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; 0.500  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0.500  ; 0.000         ;
; iCLK_100                                                                                                              ; 4.000  ; 0.000         ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 9.000  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_100'                                                                                                                                                                                                                                                                                              ;
+---------+-------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                             ; To Node                  ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -20.777 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[528] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.429     ;
; -20.703 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[528] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.355     ; 21.380     ;
; -20.699 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[18]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.381     ; 21.350     ;
; -20.687 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[16]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.339     ;
; -20.678 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[531] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.330     ;
; -20.661 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[17]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.313     ;
; -20.647 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[529] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.299     ;
; -20.626 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[528] ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.278     ;
; -20.625 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[530] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.277     ;
; -20.625 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[18]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.356     ; 21.301     ;
; -20.613 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[16]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.355     ; 21.290     ;
; -20.604 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[531] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.355     ; 21.281     ;
; -20.587 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[17]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.355     ; 21.264     ;
; -20.580 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[19]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.232     ;
; -20.578 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[539] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.219     ;
; -20.578 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[24]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.381     ; 21.229     ;
; -20.573 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[529] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.355     ; 21.250     ;
; -20.570 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[22]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.381     ; 21.221     ;
; -20.561 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[532] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.213     ;
; -20.557 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[528] ; AN831:AN831|out_page[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.209     ;
; -20.551 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[530] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.355     ; 21.228     ;
; -20.548 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[18]  ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.381     ; 21.199     ;
; -20.547 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[528] ; AN831:AN831|out_page[43] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.199     ;
; -20.546 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[20]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.198     ;
; -20.536 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[16]  ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.188     ;
; -20.527 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[531] ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.179     ;
; -20.524 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[21]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.176     ;
; -20.518 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[528] ; AN831:AN831|out_page[45] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.159     ;
; -20.510 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[533] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.162     ;
; -20.510 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[17]  ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.162     ;
; -20.506 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[19]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.355     ; 21.183     ;
; -20.504 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[539] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.366     ; 21.170     ;
; -20.504 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[24]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.356     ; 21.180     ;
; -20.496 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[22]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.356     ; 21.172     ;
; -20.496 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[529] ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.148     ;
; -20.493 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[528] ; AN831:AN831|out_page[46] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.134     ;
; -20.492 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[528] ; AN831:AN831|out_page[47] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.133     ;
; -20.487 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[532] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.355     ; 21.164     ;
; -20.479 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[18]  ; AN831:AN831|out_page[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.381     ; 21.130     ;
; -20.478 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[496] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.393     ; 21.117     ;
; -20.474 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[534] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.126     ;
; -20.474 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[530] ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.126     ;
; -20.472 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[20]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.355     ; 21.149     ;
; -20.469 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[18]  ; AN831:AN831|out_page[43] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.381     ; 21.120     ;
; -20.467 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[16]  ; AN831:AN831|out_page[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.119     ;
; -20.458 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[531] ; AN831:AN831|out_page[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.110     ;
; -20.457 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[16]  ; AN831:AN831|out_page[43] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.109     ;
; -20.450 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[21]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.355     ; 21.127     ;
; -20.450 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[497] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.393     ; 21.089     ;
; -20.448 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[27]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.089     ;
; -20.448 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[531] ; AN831:AN831|out_page[43] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.100     ;
; -20.447 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[535] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.099     ;
; -20.441 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[17]  ; AN831:AN831|out_page[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.093     ;
; -20.440 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[18]  ; AN831:AN831|out_page[45] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 21.080     ;
; -20.436 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[533] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.355     ; 21.113     ;
; -20.433 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[23]  ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.085     ;
; -20.431 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[17]  ; AN831:AN831|out_page[43] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.083     ;
; -20.429 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[19]  ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.081     ;
; -20.428 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[16]  ; AN831:AN831|out_page[45] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.069     ;
; -20.427 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[539] ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.068     ;
; -20.427 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[24]  ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.381     ; 21.078     ;
; -20.427 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[529] ; AN831:AN831|out_page[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.079     ;
; -20.419 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[22]  ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.381     ; 21.070     ;
; -20.419 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[531] ; AN831:AN831|out_page[45] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.060     ;
; -20.418 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[498] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.393     ; 21.057     ;
; -20.417 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[529] ; AN831:AN831|out_page[43] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.069     ;
; -20.415 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[18]  ; AN831:AN831|out_page[46] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 21.055     ;
; -20.414 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[18]  ; AN831:AN831|out_page[47] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 21.054     ;
; -20.413 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[537] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.054     ;
; -20.410 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[532] ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.062     ;
; -20.405 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[530] ; AN831:AN831|out_page[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.057     ;
; -20.404 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[496] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.368     ; 21.068     ;
; -20.403 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[16]  ; AN831:AN831|out_page[46] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.044     ;
; -20.402 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[17]  ; AN831:AN831|out_page[45] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.043     ;
; -20.402 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[16]  ; AN831:AN831|out_page[47] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.043     ;
; -20.400 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[534] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.355     ; 21.077     ;
; -20.395 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[20]  ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.047     ;
; -20.395 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[530] ; AN831:AN831|out_page[43] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.047     ;
; -20.394 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[531] ; AN831:AN831|out_page[46] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.035     ;
; -20.393 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[531] ; AN831:AN831|out_page[47] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.034     ;
; -20.389 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[538] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.030     ;
; -20.388 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[529] ; AN831:AN831|out_page[45] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.029     ;
; -20.377 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[17]  ; AN831:AN831|out_page[46] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.018     ;
; -20.377 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[499] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.393     ; 21.016     ;
; -20.376 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[17]  ; AN831:AN831|out_page[47] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.017     ;
; -20.376 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[497] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.368     ; 21.040     ;
; -20.374 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[27]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.366     ; 21.040     ;
; -20.373 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[535] ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.355     ; 21.050     ;
; -20.373 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[21]  ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.025     ;
; -20.366 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[530] ; AN831:AN831|out_page[45] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.007     ;
; -20.363 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[529] ; AN831:AN831|out_page[46] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.004     ;
; -20.362 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[529] ; AN831:AN831|out_page[47] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.003     ;
; -20.360 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[536] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 21.001     ;
; -20.360 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[19]  ; AN831:AN831|out_page[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.012     ;
; -20.359 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[23]  ; AN831:AN831|out_page[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.355     ; 21.036     ;
; -20.359 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[533] ; AN831:AN831|out_page[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.380     ; 21.011     ;
; -20.358 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[539] ; AN831:AN831|out_page[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.391     ; 20.999     ;
; -20.358 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[24]  ; AN831:AN831|out_page[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.381     ; 21.009     ;
; -20.353 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[464] ; AN831:AN831|out_page[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.387     ; 20.998     ;
; -20.350 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[22]  ; AN831:AN831|out_page[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.381     ; 21.001     ;
+---------+-------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                            ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; -2.658 ; mTransmitter:mTransmitter|y_counter[2]     ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.215      ; 2.913      ;
; -2.602 ; mTransmitter:mTransmitter|y_counter[1]     ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.193      ; 3.034      ;
; -2.587 ; mTransmitter:mTransmitter|x_counter[2]     ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.234      ; 2.861      ;
; -2.548 ; mTransmitter:mTransmitter|x_counter[2]     ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.212      ; 2.999      ;
; -2.455 ; mTransmitter:mTransmitter|x_counter[1]     ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.221      ; 2.915      ;
; -2.413 ; mTransmitter:mTransmitter|y_counter[1]     ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.137      ; 3.159      ;
; -2.405 ; mTransmitter:mTransmitter|y_counter[1]     ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.215      ; 2.660      ;
; -2.401 ; mTransmitter:mTransmitter|x_counter[1]     ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.243      ; 2.684      ;
; -2.375 ; mTransmitter:mTransmitter|x_counter[0]     ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.123      ; 3.107      ;
; -2.366 ; mTransmitter:mTransmitter|data_buff[1][15] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.312     ; 2.293      ;
; -2.355 ; mTransmitter:mTransmitter|x_counter[0]     ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.133      ; 3.095      ;
; -2.324 ; mTransmitter:mTransmitter|y_counter[2]     ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.193      ; 2.756      ;
; -2.312 ; mTransmitter:mTransmitter|x_counter[1]     ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.165      ; 3.086      ;
; -2.262 ; mTransmitter:mTransmitter|data_buff[3][47] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.312     ; 2.189      ;
; -2.236 ; mTransmitter:mTransmitter|y_counter[0]     ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.118      ; 2.963      ;
; -2.222 ; mTransmitter:mTransmitter|data_buff[2][47] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.312     ; 2.149      ;
; -2.211 ; mTransmitter:mTransmitter|data_buff[1][47] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.312     ; 2.138      ;
; -2.209 ; mTransmitter:mTransmitter|data_buff[1][63] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.271     ; 2.177      ;
; -2.202 ; mTransmitter:mTransmitter|data_buff[3][15] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.312     ; 2.129      ;
; -2.174 ; mTransmitter:mTransmitter|data_buff[7][15] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.312     ; 2.101      ;
; -2.173 ; mTransmitter:mTransmitter|data_buff[2][15] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.312     ; 2.100      ;
; -2.170 ; mTransmitter:mTransmitter|data_buff[1][13] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.357     ; 2.422      ;
; -2.167 ; mTransmitter:mTransmitter|data_buff[0][60] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.233     ; 1.974      ;
; -2.155 ; mTransmitter:mTransmitter|data_buff[0][15] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.312     ; 2.082      ;
; -2.153 ; mTransmitter:mTransmitter|x_counter[0]     ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.172      ; 2.922      ;
; -2.145 ; mTransmitter:mTransmitter|data_buff[0][28] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.234     ; 1.951      ;
; -2.139 ; mTransmitter:mTransmitter|data_buff[4][60] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.233     ; 1.946      ;
; -2.138 ; mTransmitter:mTransmitter|data_buff[4][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.238     ; 2.139      ;
; -2.132 ; mTransmitter:mTransmitter|y_counter[0]     ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.128      ; 2.867      ;
; -2.123 ; mTransmitter:mTransmitter|y_counter[0]     ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.111      ; 2.878      ;
; -2.123 ; mTransmitter:mTransmitter|x_counter[0]     ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.116      ; 2.883      ;
; -2.120 ; mTransmitter:mTransmitter|data_buff[2][28] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.234     ; 1.926      ;
; -2.114 ; mTransmitter:mTransmitter|x_counter[2]     ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.205      ; 2.916      ;
; -2.113 ; mTransmitter:mTransmitter|y_counter[1]     ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.149      ; 2.872      ;
; -2.112 ; mTransmitter:mTransmitter|data_buff[4][15] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.312     ; 2.039      ;
; -2.111 ; mTransmitter:mTransmitter|data_buff[2][12] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.234     ; 1.917      ;
; -2.109 ; mTransmitter:mTransmitter|data_buff[1][52] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.254     ; 1.895      ;
; -2.108 ; mTransmitter:mTransmitter|data_buff[0][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.238     ; 2.109      ;
; -2.102 ; mTransmitter:mTransmitter|data_buff[1][31] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.271     ; 2.070      ;
; -2.087 ; mTransmitter:mTransmitter|data_buff[6][37] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.315     ; 2.381      ;
; -2.078 ; mTransmitter:mTransmitter|data_buff[0][44] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.233     ; 1.885      ;
; -2.077 ; mTransmitter:mTransmitter|data_buff[1][20] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.254     ; 1.863      ;
; -2.074 ; mTransmitter:mTransmitter|data_buff[0][23] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.238     ; 2.075      ;
; -2.070 ; mTransmitter:mTransmitter|data_buff[5][13] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.357     ; 2.322      ;
; -2.064 ; mTransmitter:mTransmitter|data_buff[4][47] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.312     ; 1.991      ;
; -2.063 ; mTransmitter:mTransmitter|data_buff[0][31] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.271     ; 2.031      ;
; -2.056 ; mTransmitter:mTransmitter|data_buff[5][44] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.233     ; 1.863      ;
; -2.054 ; mTransmitter:mTransmitter|x_counter[0]     ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.135      ; 2.799      ;
; -2.054 ; mTransmitter:mTransmitter|data_buff[3][20] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.254     ; 1.840      ;
; -2.046 ; mTransmitter:mTransmitter|data_buff[6][13] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.357     ; 2.298      ;
; -2.044 ; mTransmitter:mTransmitter|data_buff[5][47] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.312     ; 1.971      ;
; -2.043 ; mTransmitter:mTransmitter|data_buff[3][31] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.271     ; 2.011      ;
; -2.042 ; mTransmitter:mTransmitter|data_buff[4][13] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.357     ; 2.294      ;
; -2.040 ; mTransmitter:mTransmitter|data_buff[5][37] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.315     ; 2.334      ;
; -2.038 ; mTransmitter:mTransmitter|data_buff[5][52] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.234     ; 1.844      ;
; -2.036 ; mTransmitter:mTransmitter|data_buff[2][39] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.236     ; 2.039      ;
; -2.034 ; mTransmitter:mTransmitter|data_buff[1][29] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.357     ; 2.286      ;
; -2.019 ; mTransmitter:mTransmitter|y_counter[1]     ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.203      ; 2.756      ;
; -2.019 ; mTransmitter:mTransmitter|data_buff[0][52] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.255     ; 1.804      ;
; -2.011 ; mTransmitter:mTransmitter|x_counter[2]     ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.222      ; 2.767      ;
; -2.011 ; mTransmitter:mTransmitter|data_buff[7][47] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.312     ; 1.938      ;
; -2.010 ; mTransmitter:mTransmitter|data_buff[7][31] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.271     ; 1.978      ;
; -2.003 ; mTransmitter:mTransmitter|data_buff[5][31] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.271     ; 1.971      ;
; -2.000 ; mTransmitter:mTransmitter|x_counter[1]     ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.177      ; 2.787      ;
; -1.997 ; mTransmitter:mTransmitter|data_buff[3][63] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.271     ; 1.965      ;
; -1.995 ; mTransmitter:mTransmitter|data_buff[2][29] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.357     ; 2.247      ;
; -1.995 ; mTransmitter:mTransmitter|data_buff[3][44] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.233     ; 1.802      ;
; -1.990 ; mTransmitter:mTransmitter|data_buff[3][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.238     ; 1.991      ;
; -1.988 ; mTransmitter:mTransmitter|data_buff[4][31] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.271     ; 1.956      ;
; -1.988 ; mTransmitter:mTransmitter|data_buff[0][39] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.236     ; 1.991      ;
; -1.984 ; mTransmitter:mTransmitter|data_buff[3][60] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.233     ; 1.791      ;
; -1.980 ; mTransmitter:mTransmitter|data_buff[2][23] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.238     ; 1.981      ;
; -1.979 ; mTransmitter:mTransmitter|data_buff[4][52] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.255     ; 1.764      ;
; -1.979 ; mTransmitter:mTransmitter|data_buff[5][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.238     ; 1.980      ;
; -1.973 ; mTransmitter:mTransmitter|data_buff[4][37] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.315     ; 2.267      ;
; -1.972 ; mTransmitter:mTransmitter|y_counter[2]     ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.186      ; 2.755      ;
; -1.972 ; mTransmitter:mTransmitter|data_buff[0][59] ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.272     ; 2.297      ;
; -1.972 ; mTransmitter:mTransmitter|data_buff[0][12] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.234     ; 1.778      ;
; -1.970 ; mTransmitter:mTransmitter|data_buff[3][4]  ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.233     ; 1.777      ;
; -1.960 ; mTransmitter:mTransmitter|y_counter[2]     ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.203      ; 2.697      ;
; -1.957 ; mTransmitter:mTransmitter|data_buff[6][28] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.234     ; 1.763      ;
; -1.951 ; mTransmitter:mTransmitter|data_buff[7][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.238     ; 1.952      ;
; -1.948 ; mTransmitter:mTransmitter|data_buff[7][44] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.233     ; 1.755      ;
; -1.948 ; mTransmitter:mTransmitter|data_buff[1][36] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.233     ; 1.755      ;
; -1.946 ; mTransmitter:mTransmitter|data_buff[1][44] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.233     ; 1.753      ;
; -1.944 ; mTransmitter:mTransmitter|data_buff[3][36] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.233     ; 1.751      ;
; -1.941 ; mTransmitter:mTransmitter|data_buff[7][37] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.315     ; 2.235      ;
; -1.941 ; mTransmitter:mTransmitter|data_buff[1][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.238     ; 1.942      ;
; -1.940 ; mTransmitter:mTransmitter|data_buff[1][12] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.234     ; 1.746      ;
; -1.939 ; mTransmitter:mTransmitter|data_buff[3][12] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.234     ; 1.745      ;
; -1.938 ; mTransmitter:mTransmitter|data_buff[7][20] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.254     ; 1.724      ;
; -1.936 ; mTransmitter:mTransmitter|data_buff[3][29] ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.357     ; 2.188      ;
; -1.935 ; mTransmitter:mTransmitter|data_buff[6][15] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.312     ; 1.862      ;
; -1.935 ; mTransmitter:mTransmitter|data_buff[4][23] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.238     ; 1.936      ;
; -1.935 ; mTransmitter:mTransmitter|data_buff[7][12] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.233     ; 1.742      ;
; -1.932 ; mTransmitter:mTransmitter|data_buff[5][23] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.238     ; 1.933      ;
; -1.929 ; mTransmitter:mTransmitter|data_buff[6][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.238     ; 1.930      ;
; -1.920 ; mTransmitter:mTransmitter|data_buff[2][31] ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.271     ; 1.888      ;
; -1.919 ; mTransmitter:mTransmitter|data_buff[6][20] ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.254     ; 1.705      ;
; -1.913 ; mTransmitter:mTransmitter|data_buff[2][7]  ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.238     ; 1.914      ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                   ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[146] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[672]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[160]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[673]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[161]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[162]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[674]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[675]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[163]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[164]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[676]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[677]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[166]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[678]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[167]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[679]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.939      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[146] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[672]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[160]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[673]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[161]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[162]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[674]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[675]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[163]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[164]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[676]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[677]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[166]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[678]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[167]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[679]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.001      ; 2.941      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[146] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[672]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[160]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[673]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[161]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[162]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[674]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[675]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[163]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[164]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[676]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[677]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[166]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[678]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[167]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.906 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[679]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.005     ; 2.933      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[146] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[672]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[160]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[673]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[161]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[162]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[674]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[675]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[163]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[164]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[676]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[677]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[166]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[678]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[167]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.901 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[679]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.931      ;
; -1.897 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[608]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 2.969      ;
; -1.897 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[96]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 2.969      ;
; -1.897 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[609]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 2.969      ;
; -1.897 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[97]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 2.969      ;
; -1.897 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[610]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 2.969      ;
; -1.897 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[611]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 2.969      ;
; -1.897 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[99]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 2.969      ;
; -1.897 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[612]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 2.969      ;
; -1.897 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[613]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 2.969      ;
; -1.897 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[101]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 2.969      ;
; -1.897 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[614]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 2.969      ;
; -1.897 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[103]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 2.969      ;
; -1.897 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[615]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.040      ; 2.969      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[146] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[672]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[160]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[673]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[161]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[162]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[674]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[675]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[163]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[164]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[676]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[677]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[166]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[678]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[167]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[679]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.002     ; 2.926      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[608]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 2.971      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[96]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 2.971      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[609]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 2.971      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[97]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 2.971      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[610]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 2.971      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[611]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 2.971      ;
; -1.896 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[99]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.043      ; 2.971      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_11MHz'                                                                                                                                         ;
+--------+----------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.312 ; mTransmitter:mTransmitter|ticker[21]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.053      ; 2.397      ;
; -1.303 ; mTransmitter:mTransmitter|ticker[21]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.374      ;
; -1.303 ; mTransmitter:mTransmitter|ticker[21]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.374      ;
; -1.272 ; mTransmitter:mTransmitter|ticker[21]   ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.009      ; 2.313      ;
; -1.270 ; mTransmitter:mTransmitter|ticker[13]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.026      ; 2.328      ;
; -1.261 ; mTransmitter:mTransmitter|ticker[13]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 2.305      ;
; -1.261 ; mTransmitter:mTransmitter|ticker[13]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 2.305      ;
; -1.236 ; mTransmitter:mTransmitter|ticker[1]    ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.065      ; 2.333      ;
; -1.230 ; mTransmitter:mTransmitter|ticker[13]   ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.018     ; 2.244      ;
; -1.227 ; mTransmitter:mTransmitter|ticker[1]    ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.051      ; 2.310      ;
; -1.227 ; mTransmitter:mTransmitter|ticker[1]    ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.051      ; 2.310      ;
; -1.224 ; mTransmitter:mTransmitter|ticker[3]    ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.065      ; 2.321      ;
; -1.222 ; mTransmitter:mTransmitter|ticker[25]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.053      ; 2.307      ;
; -1.219 ; mTransmitter:mTransmitter|ticker[4]    ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.065      ; 2.316      ;
; -1.218 ; mTransmitter:mTransmitter|ticker[22]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.053      ; 2.303      ;
; -1.213 ; mTransmitter:mTransmitter|ticker[25]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.284      ;
; -1.213 ; mTransmitter:mTransmitter|ticker[25]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.284      ;
; -1.209 ; mTransmitter:mTransmitter|ticker[22]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.280      ;
; -1.209 ; mTransmitter:mTransmitter|ticker[22]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.280      ;
; -1.203 ; mTransmitter:mTransmitter|ticker[26]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.053      ; 2.288      ;
; -1.196 ; mTransmitter:mTransmitter|ticker[1]    ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.249      ;
; -1.194 ; mTransmitter:mTransmitter|ticker[26]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.265      ;
; -1.194 ; mTransmitter:mTransmitter|ticker[26]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.265      ;
; -1.193 ; mTransmitter:mTransmitter|ticker[23]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.053      ; 2.278      ;
; -1.188 ; mTransmitter:mTransmitter|ticker[27]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.053      ; 2.273      ;
; -1.184 ; mTransmitter:mTransmitter|ticker[23]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.255      ;
; -1.184 ; mTransmitter:mTransmitter|ticker[23]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.255      ;
; -1.184 ; mTransmitter:mTransmitter|ticker[3]    ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.237      ;
; -1.182 ; mTransmitter:mTransmitter|ticker[25]   ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.009      ; 2.223      ;
; -1.179 ; mTransmitter:mTransmitter|ticker[27]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.250      ;
; -1.179 ; mTransmitter:mTransmitter|ticker[27]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.250      ;
; -1.179 ; mTransmitter:mTransmitter|ticker[4]    ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.232      ;
; -1.178 ; mTransmitter:mTransmitter|ticker[3]    ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.051      ; 2.261      ;
; -1.178 ; mTransmitter:mTransmitter|ticker[3]    ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.051      ; 2.261      ;
; -1.178 ; mTransmitter:mTransmitter|ticker[22]   ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.009      ; 2.219      ;
; -1.178 ; mTransmitter:mTransmitter|ticker[8]    ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.065      ; 2.275      ;
; -1.173 ; mTransmitter:mTransmitter|ticker[4]    ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.051      ; 2.256      ;
; -1.173 ; mTransmitter:mTransmitter|ticker[4]    ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.051      ; 2.256      ;
; -1.163 ; mTransmitter:mTransmitter|ticker[26]   ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.009      ; 2.204      ;
; -1.153 ; mTransmitter:mTransmitter|ticker[23]   ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.009      ; 2.194      ;
; -1.150 ; mTransmitter:mTransmitter|ticker[18]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.024      ; 2.206      ;
; -1.148 ; mTransmitter:mTransmitter|ticker[27]   ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.009      ; 2.189      ;
; -1.147 ; mTransmitter:mTransmitter|ticker[2]    ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.065      ; 2.244      ;
; -1.141 ; mTransmitter:mTransmitter|ticker[18]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 2.183      ;
; -1.141 ; mTransmitter:mTransmitter|ticker[18]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 2.183      ;
; -1.138 ; mTransmitter:mTransmitter|ticker[29]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.053      ; 2.223      ;
; -1.138 ; mTransmitter:mTransmitter|ticker[0]    ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.064      ; 2.234      ;
; -1.138 ; mTransmitter:mTransmitter|ticker[2]    ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.051      ; 2.221      ;
; -1.138 ; mTransmitter:mTransmitter|ticker[2]    ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.051      ; 2.221      ;
; -1.138 ; mTransmitter:mTransmitter|ticker[8]    ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.191      ;
; -1.136 ; mTransmitter:mTransmitter|ticker[24]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.053      ; 2.221      ;
; -1.132 ; mTransmitter:mTransmitter|ticker[8]    ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.051      ; 2.215      ;
; -1.132 ; mTransmitter:mTransmitter|ticker[8]    ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.051      ; 2.215      ;
; -1.129 ; mTransmitter:mTransmitter|ticker[29]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.200      ;
; -1.129 ; mTransmitter:mTransmitter|ticker[29]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.200      ;
; -1.129 ; mTransmitter:mTransmitter|ticker[0]    ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.050      ; 2.211      ;
; -1.129 ; mTransmitter:mTransmitter|ticker[0]    ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.050      ; 2.211      ;
; -1.127 ; mTransmitter:mTransmitter|ticker[24]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.198      ;
; -1.127 ; mTransmitter:mTransmitter|ticker[24]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.198      ;
; -1.120 ; mTransmitter:mTransmitter|ticker[6]    ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.024      ; 2.176      ;
; -1.116 ; mTransmitter:mTransmitter|x_counter[0] ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.014     ; 2.134      ;
; -1.116 ; mTransmitter:mTransmitter|x_counter[0] ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.014     ; 2.134      ;
; -1.111 ; mTransmitter:mTransmitter|ticker[6]    ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 2.153      ;
; -1.111 ; mTransmitter:mTransmitter|ticker[6]    ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 2.153      ;
; -1.110 ; mTransmitter:mTransmitter|ticker[18]   ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.020     ; 2.122      ;
; -1.107 ; mTransmitter:mTransmitter|ticker[2]    ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.160      ;
; -1.104 ; mTransmitter:mTransmitter|ticker[5]    ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.065      ; 2.201      ;
; -1.103 ; mTransmitter:mTransmitter|ticker[11]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.065      ; 2.200      ;
; -1.101 ; mTransmitter:mTransmitter|ticker[9]    ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.065      ; 2.198      ;
; -1.099 ; mTransmitter:mTransmitter|ticker[20]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.026      ; 2.157      ;
; -1.098 ; mTransmitter:mTransmitter|ticker[29]   ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.009      ; 2.139      ;
; -1.098 ; mTransmitter:mTransmitter|ticker[0]    ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.020      ; 2.150      ;
; -1.096 ; mTransmitter:mTransmitter|ticker[24]   ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.009      ; 2.137      ;
; -1.095 ; mTransmitter:mTransmitter|ticker[5]    ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.051      ; 2.178      ;
; -1.095 ; mTransmitter:mTransmitter|ticker[5]    ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.051      ; 2.178      ;
; -1.094 ; mTransmitter:mTransmitter|ticker[21]   ; mTransmitter:mTransmitter|send_valid           ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.027      ; 2.153      ;
; -1.094 ; mTransmitter:mTransmitter|ticker[11]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.051      ; 2.177      ;
; -1.094 ; mTransmitter:mTransmitter|ticker[11]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.051      ; 2.177      ;
; -1.090 ; mTransmitter:mTransmitter|ticker[20]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 2.134      ;
; -1.090 ; mTransmitter:mTransmitter|ticker[20]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 2.134      ;
; -1.088 ; mTransmitter:mTransmitter|ticker[21]   ; mTransmitter:mTransmitter|y_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.058      ; 2.178      ;
; -1.088 ; mTransmitter:mTransmitter|ticker[21]   ; mTransmitter:mTransmitter|current_state.start  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.029      ; 2.149      ;
; -1.088 ; mTransmitter:mTransmitter|ticker[19]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.026      ; 2.146      ;
; -1.084 ; mTransmitter:mTransmitter|ticker[0]    ; mTransmitter:mTransmitter|ticker[19]           ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.038      ; 2.154      ;
; -1.080 ; mTransmitter:mTransmitter|ticker[6]    ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.020     ; 2.092      ;
; -1.079 ; mTransmitter:mTransmitter|ticker[19]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 2.123      ;
; -1.079 ; mTransmitter:mTransmitter|ticker[19]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 2.123      ;
; -1.075 ; mTransmitter:mTransmitter|ticker[15]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.026      ; 2.133      ;
; -1.073 ; mTransmitter:mTransmitter|ticker[31]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.053      ; 2.158      ;
; -1.068 ; mTransmitter:mTransmitter|ticker[28]   ; mTransmitter:mTransmitter|x_counter[0]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.053      ; 2.153      ;
; -1.066 ; mTransmitter:mTransmitter|ticker[15]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 2.110      ;
; -1.066 ; mTransmitter:mTransmitter|ticker[15]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 2.110      ;
; -1.064 ; mTransmitter:mTransmitter|ticker[5]    ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.117      ;
; -1.064 ; mTransmitter:mTransmitter|ticker[31]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.135      ;
; -1.064 ; mTransmitter:mTransmitter|ticker[31]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.135      ;
; -1.063 ; mTransmitter:mTransmitter|ticker[11]   ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.116      ;
; -1.061 ; mTransmitter:mTransmitter|ticker[9]    ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.114      ;
; -1.059 ; mTransmitter:mTransmitter|ticker[28]   ; mTransmitter:mTransmitter|y_counter[1]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.130      ;
; -1.059 ; mTransmitter:mTransmitter|ticker[28]   ; mTransmitter:mTransmitter|y_counter[2]         ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.039      ; 2.130      ;
; -1.059 ; mTransmitter:mTransmitter|ticker[20]   ; mTransmitter:mTransmitter|current_state.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.018     ; 2.073      ;
+--------+----------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                          ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.088      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.088      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.088      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.088      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.088      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.088      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.088      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.088      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.088      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.088      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.088      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.088      ;
; -0.548 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.080      ;
; -0.548 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.080      ;
; -0.548 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.080      ;
; -0.548 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.080      ;
; -0.548 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.080      ;
; -0.548 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.080      ;
; -0.548 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 1.080      ;
; -0.521 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.553      ;
; -0.477 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.005      ; 1.014      ;
; -0.477 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.005      ; 1.014      ;
; -0.460 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 1.488      ;
; -0.446 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 1.473      ;
; -0.429 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.961      ;
; -0.421 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.453      ;
; -0.409 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.941      ;
; -0.403 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.935      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.929      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.929      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.929      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.929      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.929      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.929      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.929      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.929      ;
; -0.372 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.904      ;
; -0.372 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.904      ;
; -0.368 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.399      ;
; -0.368 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.399      ;
; -0.368 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.399      ;
; -0.368 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.399      ;
; -0.368 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.399      ;
; -0.368 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.399      ;
; -0.368 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.399      ;
; -0.366 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.397      ;
; -0.366 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.397      ;
; -0.366 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.397      ;
; -0.366 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.397      ;
; -0.366 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.397      ;
; -0.366 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.397      ;
; -0.364 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.395      ;
; -0.364 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.395      ;
; -0.364 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.395      ;
; -0.364 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.395      ;
; -0.364 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.395      ;
; -0.364 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.395      ;
; -0.359 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.891      ;
; -0.354 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 1.382      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.383      ;
; -0.348 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.380      ;
; -0.346 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.377      ;
; -0.346 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.377      ;
; -0.346 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.377      ;
; -0.346 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.377      ;
; -0.346 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.377      ;
; -0.346 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.377      ;
; -0.346 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.377      ;
; -0.345 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.377      ;
; -0.345 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.377      ;
; -0.344 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.375      ;
; -0.344 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.375      ;
; -0.344 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.375      ;
; -0.344 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.375      ;
; -0.344 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.375      ;
; -0.344 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.375      ;
; -0.344 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.375      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.373      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.373      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.373      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.373      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.373      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.373      ;
; -0.340 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 1.367      ;
; -0.340 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.371      ;
; -0.340 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.371      ;
; -0.340 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.371      ;
; -0.340 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.371      ;
; -0.340 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.371      ;
; -0.340 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 1.371      ;
; -0.336 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.368      ;
; -0.334 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.866      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.363      ;
; -0.329 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.361      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.374 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.408      ;
; -0.374 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.408      ;
; -0.371 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 1.406      ;
; -0.371 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 1.406      ;
; -0.370 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.408      ;
; -0.370 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.408      ;
; -0.365 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.403      ;
; -0.365 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.403      ;
; -0.365 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.403      ;
; -0.365 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.403      ;
; -0.363 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.401      ;
; -0.363 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.401      ;
; -0.363 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.401      ;
; -0.363 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.401      ;
; -0.363 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.401      ;
; -0.363 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.401      ;
; -0.363 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.401      ;
; -0.363 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.401      ;
; -0.354 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.383      ;
; -0.350 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.384      ;
; -0.350 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.384      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.381      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.381      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.381      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.381      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.381      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.381      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.381      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.381      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.381      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.381      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.381      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 1.382      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 1.382      ;
; -0.346 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.384      ;
; -0.346 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.384      ;
; -0.341 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.379      ;
; -0.341 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.379      ;
; -0.341 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.379      ;
; -0.341 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.379      ;
; -0.334 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.368      ;
; -0.334 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.368      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 1.366      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 1.366      ;
; -0.330 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.359      ;
; -0.330 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.368      ;
; -0.330 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.368      ;
; -0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.363      ;
; -0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.363      ;
; -0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.363      ;
; -0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.363      ;
; -0.316 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.354      ;
; -0.316 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.354      ;
; -0.316 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.354      ;
; -0.316 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.354      ;
; -0.316 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.354      ;
; -0.316 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.354      ;
; -0.316 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.354      ;
; -0.316 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.354      ;
; -0.314 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.343      ;
; -0.304 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.338      ;
; -0.304 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.338      ;
; -0.301 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 1.336      ;
; -0.301 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 1.336      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.338      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.338      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.334      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.334      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.334      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.334      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.334      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.334      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.334      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.334      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.334      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.334      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.334      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.338      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.338      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.338      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.338      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.338      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.338      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.338      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.338      ;
; -0.295 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.333      ;
; -0.295 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.333      ;
; -0.295 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.333      ;
; -0.295 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.333      ;
; -0.293 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.331      ;
; -0.293 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.331      ;
; -0.293 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.331      ;
; -0.293 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.331      ;
; -0.293 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.331      ;
; -0.293 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.331      ;
; -0.293 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.331      ;
; -0.293 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.331      ;
; -0.284 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.313      ;
; -0.284 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.318      ;
; -0.284 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.318      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.238 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.005     ; 0.171      ;
; -0.225 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.161     ; 0.172      ;
; -0.221 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.148     ; 0.171      ;
; -0.211 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.074     ; 0.169      ;
; -0.166 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.095     ; 0.168      ;
; -0.155 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.087     ; 0.168      ;
; -0.151 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.090     ; 0.169      ;
; -0.114 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.035     ; 0.177      ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831:AN831|out_page_sample_available'                                                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.237 ; AN831:AN831|out_page[6]                    ; mTransmitter:mTransmitter|data_buff[0][6]  ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.505      ; 1.774      ;
; -0.144 ; AN831:AN831|out_page[12]                   ; mTransmitter:mTransmitter|data_buff[0][12] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.421      ; 1.597      ;
; -0.130 ; AN831:AN831|out_page[8]                    ; mTransmitter:mTransmitter|data_buff[0][8]  ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.426      ; 1.588      ;
; -0.082 ; AN831:AN831|out_page[9]                    ; mTransmitter:mTransmitter|data_buff[0][9]  ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.412      ; 1.526      ;
; -0.066 ; AN831:AN831|out_page[44]                   ; mTransmitter:mTransmitter|data_buff[0][44] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.496      ; 1.594      ;
; -0.033 ; AN831:AN831|out_page[30]                   ; mTransmitter:mTransmitter|data_buff[0][30] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.530      ; 1.595      ;
; -0.025 ; AN831:AN831|out_page[41]                   ; mTransmitter:mTransmitter|data_buff[0][41] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.488      ; 1.545      ;
; -0.017 ; AN831:AN831|out_page[29]                   ; mTransmitter:mTransmitter|data_buff[0][29] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.535      ; 1.584      ;
; -0.003 ; AN831:AN831|out_page[26]                   ; mTransmitter:mTransmitter|data_buff[0][26] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.496      ; 1.531      ;
; 0.029  ; AN831:AN831|out_page[22]                   ; mTransmitter:mTransmitter|data_buff[0][22] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.510      ; 1.513      ;
; 0.056  ; AN831:AN831|out_page[38]                   ; mTransmitter:mTransmitter|data_buff[0][38] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.505      ; 1.481      ;
; 0.090  ; AN831:AN831|out_page[25]                   ; mTransmitter:mTransmitter|data_buff[0][25] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.493      ; 1.435      ;
; 0.128  ; AN831:AN831|out_page[31]                   ; mTransmitter:mTransmitter|data_buff[0][31] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.517      ; 1.421      ;
; 0.130  ; AN831:AN831|out_page[40]                   ; mTransmitter:mTransmitter|data_buff[0][40] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.508      ; 1.410      ;
; 0.137  ; AN831:AN831|out_page[53]                   ; mTransmitter:mTransmitter|data_buff[0][53] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.430      ; 1.325      ;
; 0.144  ; AN831:AN831|out_page[3]                    ; mTransmitter:mTransmitter|data_buff[0][3]  ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.477      ; 1.365      ;
; 0.160  ; AN831:AN831|out_page[28]                   ; mTransmitter:mTransmitter|data_buff[0][28] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.490      ; 1.362      ;
; 0.163  ; AN831:AN831|out_page[27]                   ; mTransmitter:mTransmitter|data_buff[0][27] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.499      ; 1.368      ;
; 0.182  ; mTransmitter:mTransmitter|data_buff[4][52] ; mTransmitter:mTransmitter|data_buff[5][52] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.021     ; 0.829      ;
; 0.194  ; AN831:AN831|out_page[42]                   ; mTransmitter:mTransmitter|data_buff[0][42] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.466      ; 1.304      ;
; 0.220  ; mTransmitter:mTransmitter|data_buff[3][21] ; mTransmitter:mTransmitter|data_buff[4][21] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.812      ;
; 0.231  ; AN831:AN831|out_page[60]                   ; mTransmitter:mTransmitter|data_buff[0][60] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.432      ; 1.233      ;
; 0.239  ; AN831:AN831|out_page[24]                   ; mTransmitter:mTransmitter|data_buff[0][24] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.504      ; 1.297      ;
; 0.242  ; AN831:AN831|out_page[47]                   ; mTransmitter:mTransmitter|data_buff[0][47] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.564      ; 1.354      ;
; 0.276  ; mTransmitter:mTransmitter|data_buff[5][59] ; mTransmitter:mTransmitter|data_buff[6][59] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.030      ; 0.786      ;
; 0.295  ; AN831:AN831|out_page[15]                   ; mTransmitter:mTransmitter|data_buff[0][15] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.476      ; 1.213      ;
; 0.299  ; AN831:AN831|out_page[11]                   ; mTransmitter:mTransmitter|data_buff[0][11] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.448      ; 1.181      ;
; 0.302  ; AN831:AN831|out_page[35]                   ; mTransmitter:mTransmitter|data_buff[0][35] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.509      ; 1.239      ;
; 0.305  ; AN831:AN831|out_page[46]                   ; mTransmitter:mTransmitter|data_buff[0][46] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.548      ; 1.275      ;
; 0.305  ; mTransmitter:mTransmitter|data_buff[0][10] ; mTransmitter:mTransmitter|data_buff[1][10] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.018     ; 0.709      ;
; 0.309  ; mTransmitter:mTransmitter|data_buff[1][52] ; mTransmitter:mTransmitter|data_buff[2][52] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.020     ; 0.703      ;
; 0.320  ; mTransmitter:mTransmitter|data_buff[5][25] ; mTransmitter:mTransmitter|data_buff[6][25] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.012     ; 0.700      ;
; 0.323  ; AN831:AN831|out_page[10]                   ; mTransmitter:mTransmitter|data_buff[0][10] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.433      ; 1.142      ;
; 0.326  ; AN831:AN831|out_page[57]                   ; mTransmitter:mTransmitter|data_buff[0][57] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.424      ; 1.130      ;
; 0.329  ; mTransmitter:mTransmitter|data_buff[1][25] ; mTransmitter:mTransmitter|data_buff[2][25] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.011     ; 0.692      ;
; 0.340  ; mTransmitter:mTransmitter|data_buff[4][55] ; mTransmitter:mTransmitter|data_buff[5][55] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.007      ; 0.699      ;
; 0.341  ; AN831:AN831|out_page[19]                   ; mTransmitter:mTransmitter|data_buff[0][19] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.472      ; 1.163      ;
; 0.353  ; mTransmitter:mTransmitter|data_buff[3][53] ; mTransmitter:mTransmitter|data_buff[4][53] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.034      ; 0.713      ;
; 0.353  ; mTransmitter:mTransmitter|data_buff[5][51] ; mTransmitter:mTransmitter|data_buff[6][51] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.003     ; 0.676      ;
; 0.355  ; mTransmitter:mTransmitter|data_buff[6][1]  ; mTransmitter:mTransmitter|data_buff[7][1]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.001     ; 0.676      ;
; 0.357  ; AN831:AN831|out_page[43]                   ; mTransmitter:mTransmitter|data_buff[0][43] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.550      ; 1.225      ;
; 0.360  ; mTransmitter:mTransmitter|data_buff[2][25] ; mTransmitter:mTransmitter|data_buff[3][25] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.011      ; 0.683      ;
; 0.365  ; mTransmitter:mTransmitter|data_buff[0][52] ; mTransmitter:mTransmitter|data_buff[1][52] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.001     ; 0.666      ;
; 0.368  ; AN831:AN831|out_page[62]                   ; mTransmitter:mTransmitter|data_buff[0][62] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.463      ; 1.127      ;
; 0.370  ; AN831:AN831|out_page[58]                   ; mTransmitter:mTransmitter|data_buff[0][58] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.410      ; 1.072      ;
; 0.370  ; mTransmitter:mTransmitter|data_buff[2][52] ; mTransmitter:mTransmitter|data_buff[3][52] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.662      ;
; 0.370  ; mTransmitter:mTransmitter|data_buff[6][55] ; mTransmitter:mTransmitter|data_buff[7][55] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.662      ;
; 0.370  ; mTransmitter:mTransmitter|data_buff[1][1]  ; mTransmitter:mTransmitter|data_buff[2][1]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.001      ; 0.663      ;
; 0.370  ; mTransmitter:mTransmitter|data_buff[6][10] ; mTransmitter:mTransmitter|data_buff[7][10] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.662      ;
; 0.371  ; mTransmitter:mTransmitter|data_buff[4][59] ; mTransmitter:mTransmitter|data_buff[5][59] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.003     ; 0.658      ;
; 0.372  ; mTransmitter:mTransmitter|data_buff[4][53] ; mTransmitter:mTransmitter|data_buff[5][53] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.660      ;
; 0.374  ; mTransmitter:mTransmitter|data_buff[4][28] ; mTransmitter:mTransmitter|data_buff[5][28] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.658      ;
; 0.392  ; AN831:AN831|out_page[50]                   ; mTransmitter:mTransmitter|data_buff[0][50] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.420      ; 1.060      ;
; 0.395  ; mTransmitter:mTransmitter|data_buff[4][51] ; mTransmitter:mTransmitter|data_buff[5][51] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.033      ; 0.670      ;
; 0.399  ; AN831:AN831|out_page[56]                   ; mTransmitter:mTransmitter|data_buff[0][56] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.450      ; 1.083      ;
; 0.409  ; mTransmitter:mTransmitter|data_buff[2][26] ; mTransmitter:mTransmitter|data_buff[3][26] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.009     ; 0.614      ;
; 0.412  ; AN831:AN831|out_page[45]                   ; mTransmitter:mTransmitter|data_buff[0][45] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.560      ; 1.180      ;
; 0.416  ; mTransmitter:mTransmitter|data_buff[3][61] ; mTransmitter:mTransmitter|data_buff[4][61] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.010     ; 0.606      ;
; 0.416  ; mTransmitter:mTransmitter|data_buff[4][1]  ; mTransmitter:mTransmitter|data_buff[5][1]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.013     ; 0.603      ;
; 0.419  ; mTransmitter:mTransmitter|data_buff[1][10] ; mTransmitter:mTransmitter|data_buff[2][10] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.009     ; 0.604      ;
; 0.421  ; mTransmitter:mTransmitter|data_buff[4][33] ; mTransmitter:mTransmitter|data_buff[5][33] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.013     ; 0.598      ;
; 0.423  ; mTransmitter:mTransmitter|data_buff[5][58] ; mTransmitter:mTransmitter|data_buff[6][58] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.029      ; 0.638      ;
; 0.434  ; mTransmitter:mTransmitter|data_buff[4][50] ; mTransmitter:mTransmitter|data_buff[5][50] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.029      ; 0.627      ;
; 0.436  ; AN831:AN831|out_page[5]                    ; mTransmitter:mTransmitter|data_buff[0][5]  ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.409      ; 1.005      ;
; 0.436  ; mTransmitter:mTransmitter|data_buff[2][1]  ; mTransmitter:mTransmitter|data_buff[3][1]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.001     ; 0.595      ;
; 0.438  ; AN831:AN831|out_page[37]                   ; mTransmitter:mTransmitter|data_buff[0][37] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.459      ; 1.053      ;
; 0.438  ; mTransmitter:mTransmitter|data_buff[2][29] ; mTransmitter:mTransmitter|data_buff[3][29] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.594      ;
; 0.442  ; mTransmitter:mTransmitter|data_buff[5][1]  ; mTransmitter:mTransmitter|data_buff[6][1]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.014      ; 0.604      ;
; 0.443  ; mTransmitter:mTransmitter|data_buff[5][10] ; mTransmitter:mTransmitter|data_buff[6][10] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.589      ;
; 0.446  ; mTransmitter:mTransmitter|data_buff[3][52] ; mTransmitter:mTransmitter|data_buff[4][52] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.021      ; 0.607      ;
; 0.447  ; mTransmitter:mTransmitter|data_buff[2][11] ; mTransmitter:mTransmitter|data_buff[3][11] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.585      ;
; 0.447  ; mTransmitter:mTransmitter|data_buff[4][3]  ; mTransmitter:mTransmitter|data_buff[5][3]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.585      ;
; 0.449  ; mTransmitter:mTransmitter|data_buff[1][59] ; mTransmitter:mTransmitter|data_buff[2][59] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.003     ; 0.580      ;
; 0.450  ; mTransmitter:mTransmitter|data_buff[2][42] ; mTransmitter:mTransmitter|data_buff[3][42] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.011      ; 0.593      ;
; 0.451  ; AN831:AN831|out_page[55]                   ; mTransmitter:mTransmitter|data_buff[0][55] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.410      ; 0.991      ;
; 0.451  ; mTransmitter:mTransmitter|data_buff[1][6]  ; mTransmitter:mTransmitter|data_buff[2][6]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.581      ;
; 0.451  ; mTransmitter:mTransmitter|data_buff[1][13] ; mTransmitter:mTransmitter|data_buff[2][13] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.581      ;
; 0.451  ; mTransmitter:mTransmitter|data_buff[3][58] ; mTransmitter:mTransmitter|data_buff[4][58] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.014      ; 0.595      ;
; 0.451  ; mTransmitter:mTransmitter|data_buff[3][50] ; mTransmitter:mTransmitter|data_buff[4][50] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.014      ; 0.595      ;
; 0.455  ; mTransmitter:mTransmitter|data_buff[1][51] ; mTransmitter:mTransmitter|data_buff[2][51] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.577      ;
; 0.458  ; mTransmitter:mTransmitter|data_buff[6][6]  ; mTransmitter:mTransmitter|data_buff[7][6]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.574      ;
; 0.459  ; mTransmitter:mTransmitter|data_buff[1][15] ; mTransmitter:mTransmitter|data_buff[2][15] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.573      ;
; 0.459  ; mTransmitter:mTransmitter|data_buff[5][55] ; mTransmitter:mTransmitter|data_buff[6][55] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.573      ;
; 0.460  ; AN831:AN831|out_page[63]                   ; mTransmitter:mTransmitter|data_buff[0][63] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.444      ; 1.016      ;
; 0.460  ; mTransmitter:mTransmitter|data_buff[4][39] ; mTransmitter:mTransmitter|data_buff[5][39] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; -0.003     ; 0.569      ;
; 0.461  ; mTransmitter:mTransmitter|data_buff[2][12] ; mTransmitter:mTransmitter|data_buff[3][12] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.571      ;
; 0.461  ; mTransmitter:mTransmitter|data_buff[4][15] ; mTransmitter:mTransmitter|data_buff[5][15] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.571      ;
; 0.461  ; mTransmitter:mTransmitter|data_buff[1][33] ; mTransmitter:mTransmitter|data_buff[2][33] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.001      ; 0.572      ;
; 0.462  ; mTransmitter:mTransmitter|data_buff[0][36] ; mTransmitter:mTransmitter|data_buff[1][36] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.570      ;
; 0.463  ; mTransmitter:mTransmitter|data_buff[3][10] ; mTransmitter:mTransmitter|data_buff[4][10] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.569      ;
; 0.465  ; mTransmitter:mTransmitter|data_buff[3][12] ; mTransmitter:mTransmitter|data_buff[4][12] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.567      ;
; 0.465  ; mTransmitter:mTransmitter|data_buff[5][13] ; mTransmitter:mTransmitter|data_buff[6][13] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.567      ;
; 0.465  ; mTransmitter:mTransmitter|data_buff[0][35] ; mTransmitter:mTransmitter|data_buff[1][35] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.567      ;
; 0.466  ; mTransmitter:mTransmitter|data_buff[0][53] ; mTransmitter:mTransmitter|data_buff[1][53] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.566      ;
; 0.466  ; mTransmitter:mTransmitter|data_buff[1][24] ; mTransmitter:mTransmitter|data_buff[2][24] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.566      ;
; 0.466  ; mTransmitter:mTransmitter|data_buff[5][56] ; mTransmitter:mTransmitter|data_buff[6][56] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.566      ;
; 0.466  ; mTransmitter:mTransmitter|data_buff[2][35] ; mTransmitter:mTransmitter|data_buff[3][35] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.566      ;
; 0.467  ; mTransmitter:mTransmitter|data_buff[3][23] ; mTransmitter:mTransmitter|data_buff[4][23] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.565      ;
; 0.467  ; mTransmitter:mTransmitter|data_buff[6][25] ; mTransmitter:mTransmitter|data_buff[7][25] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.565      ;
; 0.467  ; mTransmitter:mTransmitter|data_buff[4][35] ; mTransmitter:mTransmitter|data_buff[5][35] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.565      ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.466  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.500        ; 0.160      ; 0.367      ;
; 0.966  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 1.000        ; 0.160      ; 0.367      ;
; 17.381 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.652      ;
; 17.386 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.646      ;
; 17.386 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.646      ;
; 17.386 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.646      ;
; 17.386 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.646      ;
; 17.386 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.646      ;
; 17.386 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.646      ;
; 17.386 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.646      ;
; 17.386 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.646      ;
; 17.386 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.646      ;
; 17.386 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.646      ;
; 17.386 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.646      ;
; 17.386 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.646      ;
; 17.386 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.646      ;
; 17.386 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.646      ;
; 17.458 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.575      ;
; 17.463 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.569      ;
; 17.463 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.569      ;
; 17.463 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.569      ;
; 17.463 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.569      ;
; 17.463 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.569      ;
; 17.463 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.569      ;
; 17.463 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.569      ;
; 17.463 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.569      ;
; 17.463 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.569      ;
; 17.463 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.569      ;
; 17.463 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.569      ;
; 17.463 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.569      ;
; 17.463 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.569      ;
; 17.463 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.569      ;
; 17.485 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.548      ;
; 17.486 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.546      ;
; 17.490 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.542      ;
; 17.490 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.542      ;
; 17.490 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.542      ;
; 17.490 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.542      ;
; 17.490 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.542      ;
; 17.490 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.542      ;
; 17.490 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.542      ;
; 17.490 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.542      ;
; 17.490 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.542      ;
; 17.490 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.542      ;
; 17.490 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.542      ;
; 17.490 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.542      ;
; 17.490 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.542      ;
; 17.490 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.542      ;
; 17.493 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.540      ;
; 17.498 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.534      ;
; 17.498 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.534      ;
; 17.498 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.534      ;
; 17.498 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.534      ;
; 17.498 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.534      ;
; 17.498 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.534      ;
; 17.498 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.534      ;
; 17.498 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.534      ;
; 17.498 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.534      ;
; 17.498 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.534      ;
; 17.498 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.534      ;
; 17.498 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.534      ;
; 17.498 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.534      ;
; 17.498 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.534      ;
; 17.563 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.469      ;
; 17.590 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.442      ;
; 17.598 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.434      ;
; 17.601 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.432      ;
; 17.606 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.426      ;
; 17.606 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.426      ;
; 17.606 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.426      ;
; 17.606 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.426      ;
; 17.606 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.426      ;
; 17.606 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.426      ;
; 17.606 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.426      ;
; 17.606 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.426      ;
; 17.606 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.426      ;
; 17.606 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.426      ;
; 17.606 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.426      ;
; 17.606 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.426      ;
; 17.606 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.426      ;
; 17.606 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.426      ;
; 17.612 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.421      ;
; 17.617 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.415      ;
; 17.617 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.415      ;
; 17.617 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.415      ;
; 17.617 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.415      ;
; 17.617 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.415      ;
; 17.617 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.415      ;
; 17.617 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.415      ;
; 17.617 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.415      ;
; 17.617 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.415      ;
; 17.617 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.415      ;
; 17.617 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.415      ;
; 17.617 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.415      ;
; 17.617 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.415      ;
; 17.617 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.415      ;
; 17.676 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.357      ;
; 17.681 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.351      ;
; 17.681 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.351      ;
; 17.681 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.351      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                          ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.735 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK    ; 0.000        ; 1.809      ; 0.367      ;
; -1.235 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK    ; -0.500       ; 1.809      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.391      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.397      ;
; 0.247  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.399      ;
; 0.308  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.001      ; 0.461      ;
; 0.323  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.003      ; 0.478      ;
; 0.323  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.475      ;
; 0.324  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.001      ; 0.477      ;
; 0.325  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.477      ;
; 0.325  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.476      ;
; 0.326  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.478      ;
; 0.327  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.480      ;
; 0.328  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.480      ;
; 0.330  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.482      ;
; 0.362  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.514      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.523      ;
; 0.373  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.526      ;
; 0.383  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.535      ;
; 0.386  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.538      ;
; 0.407  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.559      ;
; 0.420  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.572      ;
; 0.422  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.002     ; 0.572      ;
; 0.433  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.007      ; 0.592      ;
; 0.433  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.007      ; 0.592      ;
; 0.434  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.004      ; 0.590      ;
; 0.438  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.590      ;
; 0.438  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.590      ;
; 0.438  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.007      ; 0.597      ;
; 0.443  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.007      ; 0.602      ;
; 0.443  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.007      ; 0.602      ;
; 0.446  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.007     ; 0.591      ;
; 0.446  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.003      ; 0.601      ;
; 0.447  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.596      ;
; 0.454  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.007     ; 0.599      ;
; 0.476  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.628      ;
; 0.493  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.645      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.652      ;
; 0.509  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.661      ;
; 0.513  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.666      ;
; 0.535  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.687      ;
; 0.540  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.692      ;
; 0.543  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.695      ;
; 0.544  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.696      ;
; 0.548  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.700      ;
; 0.549  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.701      ;
; 0.552  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.705      ;
; 0.559  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.711      ;
; 0.566  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.718      ;
; 0.576  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.728      ;
; 0.576  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.728      ;
; 0.579  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.731      ;
; 0.584  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.736      ;
; 0.590  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.742      ;
; 0.596  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.748      ;
; 0.601  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.753      ;
; 0.623  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.775      ;
; 0.636  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.788      ;
; 0.642  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.794      ;
; 0.646  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.798      ;
; 0.646  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.798      ;
; 0.663  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.815      ;
; 0.670  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.822      ;
; 0.671  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.823      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_100'                                                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.704 ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; 0.000        ; 1.778      ; 0.367      ;
; -1.204 ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; -0.500       ; 1.778      ; 0.367      ;
; 0.215  ; AN831:AN831|state.available           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.369  ; AN831:AN831|count_value[31]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.521      ;
; 0.385  ; AN831:AN831|state.available           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.537      ;
; 0.387  ; AN831:AN831|state.available           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.539      ;
; 0.389  ; AN831:AN831|state.available           ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.541      ;
; 0.403  ; AN831:AN831|state.available           ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 0.556      ;
; 0.405  ; AN831:AN831|state.available           ; AN831:AN831|count_value[8]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 0.558      ;
; 0.406  ; AN831:AN831|state.available           ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 0.559      ;
; 0.406  ; AN831:AN831|state.available           ; AN831:AN831|count_value[9]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 0.559      ;
; 0.502  ; AN831:AN831|state.available           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.654      ;
; 0.504  ; AN831:AN831|state.available           ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.656      ;
; 0.508  ; AN831:AN831|state.available           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.660      ;
; 0.509  ; AN831:AN831|state.available           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.661      ;
; 0.515  ; AN831:AN831|state.available           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; AN831:AN831|state.available           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.667      ;
; 0.585  ; AN831:AN831|state.available           ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 0.746      ;
; 0.685  ; AN831:AN831|count_value[23]           ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.837      ;
; 0.688  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.840      ;
; 0.688  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.840      ;
; 0.700  ; AN831:AN831|count_value[29]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.852      ;
; 0.702  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.854      ;
; 0.704  ; AN831:AN831|count_value[30]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.856      ;
; 0.706  ; AN831:AN831|state.available           ; AN831:AN831|count_value[0]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 0.867      ;
; 0.727  ; AN831:AN831|state.available           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.879      ;
; 0.739  ; AN831:AN831|state.available           ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.891      ;
; 0.751  ; AN831:AN831|state.available           ; AN831:AN831|count_value[3]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 0.895      ;
; 0.756  ; AN831:AN831|state.available           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 0.900      ;
; 0.758  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.910      ;
; 0.783  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.935      ;
; 0.805  ; AN831:AN831|count_value[23]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 0.965      ;
; 0.818  ; AN831:AN831|count_value[22]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.970      ;
; 0.825  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.977      ;
; 0.826  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.978      ;
; 0.834  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.986      ;
; 0.841  ; AN831:AN831|count_value[6]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.993      ;
; 0.841  ; AN831:AN831|count_value[8]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.001     ; 0.992      ;
; 0.842  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.994      ;
; 0.842  ; AN831:AN831|count_value[29]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.994      ;
; 0.858  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.010      ;
; 0.860  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.012      ;
; 0.860  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.012      ;
; 0.864  ; AN831:AN831|count_value[15]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.016      ;
; 0.878  ; AN831:AN831|state.available           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 1.022      ;
; 0.879  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.031      ;
; 0.881  ; AN831:AN831|state.available           ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 1.025      ;
; 0.881  ; AN831:AN831|state.available           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 1.025      ;
; 0.881  ; AN831:AN831|state.available           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 1.025      ;
; 0.881  ; AN831:AN831|count_value[2]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 1.041      ;
; 0.883  ; AN831:AN831|state.available           ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 1.027      ;
; 0.884  ; AN831:AN831|state.available           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 1.028      ;
; 0.885  ; AN831:AN831|state.available           ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 1.029      ;
; 0.885  ; AN831:AN831|state.available           ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 1.029      ;
; 0.885  ; AN831:AN831|state.available           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 1.029      ;
; 0.888  ; AN831:AN831|state.available           ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 1.032      ;
; 0.890  ; AN831:AN831|count_value[7]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.001     ; 1.041      ;
; 0.892  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.044      ;
; 0.893  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.045      ;
; 0.895  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.047      ;
; 0.897  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.049      ;
; 0.901  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.053      ;
; 0.912  ; AN831:AN831|count_value[16]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.064      ;
; 0.918  ; AN831:AN831|count_value[24]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 1.078      ;
; 0.926  ; AN831:AN831|count_value[25]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 1.086      ;
; 0.927  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.079      ;
; 0.929  ; AN831:AN831|count_value[27]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 1.089      ;
; 0.930  ; AN831:AN831|count_value[26]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 1.090      ;
; 0.932  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.084      ;
; 0.934  ; AN831:AN831|count_value[23]           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.086      ;
; 0.934  ; AN831:AN831|count_value[2]            ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.086      ;
; 0.935  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.087      ;
; 0.936  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.088      ;
; 0.938  ; AN831:AN831|count_value[22]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.090      ;
; 0.939  ; AN831:AN831|count_value[13]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.091      ;
; 0.941  ; AN831:AN831|count_value[21]           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.093      ;
; 0.944  ; AN831:AN831|count_value[20]           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.096      ;
; 0.945  ; AN831:AN831|count_value[16]           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.097      ;
; 0.945  ; AN831:AN831|count_value[31]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.097      ;
; 0.947  ; AN831:AN831|count_value[22]           ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 1.091      ;
; 0.956  ; AN831:AN831|state.available           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.026      ; 1.134      ;
; 0.957  ; AN831:AN831|count_value[4]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 1.117      ;
; 0.964  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.116      ;
; 0.967  ; AN831:AN831|count_value[8]            ; AN831:AN831|count_value[8]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.119      ;
; 0.968  ; AN831:AN831|count_value[9]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.001     ; 1.119      ;
; 0.970  ; AN831:AN831|state.available           ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.026      ; 1.148      ;
; 0.970  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.122      ;
; 0.975  ; AN831:AN831|count_value[15]           ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.127      ;
; 0.975  ; AN831:AN831|count_value[10]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.001     ; 1.126      ;
; 0.978  ; AN831:AN831|count_value[12]           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.130      ;
; 0.978  ; AN831:AN831|count_value[17]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.130      ;
; 0.979  ; AN831:AN831|count_value[21]           ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.008     ; 1.123      ;
; 0.983  ; AN831:AN831|count_value[30]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 1.143      ;
; 0.986  ; AN831:AN831|count_value[23]           ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.138      ;
; 0.987  ; AN831:AN831|count_value[0]            ; AN831:AN831|count_value[0]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.139      ;
; 0.989  ; AN831:AN831|count_value[7]            ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.141      ;
; 0.997  ; AN831:AN831|count_value[20]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.149      ;
; 1.001  ; AN831:AN831|count_value[23]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.153      ;
; 1.006  ; AN831:AN831|count_value[3]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.008      ; 1.166      ;
; 1.007  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.159      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_11MHz'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                   ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.650 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 0.402      ;
; -1.530 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; 0.000        ; 1.759      ; 0.522      ;
; -1.528 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.777      ; 0.542      ;
; -1.518 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.779      ; 0.554      ;
; -1.174 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[7]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.777      ; 0.896      ;
; -1.174 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[12]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.777      ; 0.896      ;
; -1.174 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[13]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.777      ; 0.896      ;
; -1.174 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[14]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.777      ; 0.896      ;
; -1.174 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[15]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.777      ; 0.896      ;
; -1.174 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[16]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.777      ; 0.896      ;
; -1.174 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[17]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.777      ; 0.896      ;
; -1.174 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[19]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.777      ; 0.896      ;
; -1.174 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[20]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.777      ; 0.896      ;
; -1.154 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.770      ; 0.909      ;
; -1.150 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 1.759      ; 0.402      ;
; -1.101 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 0.969      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[19]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[20]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[21]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[22]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[23]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[24]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[25]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[26]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[27]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[28]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[29]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[30]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.032 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[31]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.021      ;
; -1.030 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; -0.500       ; 1.759      ; 0.522      ;
; -1.028 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.024      ;
; -1.028 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.024      ;
; -1.028 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 1.777      ; 0.542      ;
; -1.018 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 1.779      ; 0.554      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.945 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.759      ; 1.107      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[21]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.750      ; 1.132      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[22]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.750      ; 1.132      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[23]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.750      ; 1.132      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[24]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.750      ; 1.132      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[25]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.750      ; 1.132      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[26]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.750      ; 1.132      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[27]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.750      ; 1.132      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[28]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.750      ; 1.132      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[29]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.750      ; 1.132      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[30]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.750      ; 1.132      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[31]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.750      ; 1.132      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[1]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[2]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[4]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[7]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[8]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[9]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.898 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.143      ;
; -0.896 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[1]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.738      ; 1.135      ;
; -0.896 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[2]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.738      ; 1.135      ;
; -0.896 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[3]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.738      ; 1.135      ;
; -0.896 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[4]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.738      ; 1.135      ;
; -0.896 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[5]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.738      ; 1.135      ;
; -0.896 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[8]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.738      ; 1.135      ;
; -0.896 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[9]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.738      ; 1.135      ;
; -0.896 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[10]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.738      ; 1.135      ;
; -0.896 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[11]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.738      ; 1.135      ;
; -0.892 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[0]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.739      ; 1.140      ;
; -0.888 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[6]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.779      ; 1.184      ;
; -0.888 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[18]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.779      ; 1.184      ;
; -0.873 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.send              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.796      ; 1.216      ;
; -0.869 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|x_counter[2]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.770      ; 1.194      ;
; -0.838 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|x_counter[1]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.761      ; 1.216      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.747      ; 1.229      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.747      ; 1.229      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.747      ; 1.229      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.747      ; 1.229      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.747      ; 1.229      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.017 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 1.450      ; 0.585      ;
; -0.883 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 1.450      ; 0.719      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.389      ;
; 0.239  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.393      ;
; 0.244  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.396      ;
; 0.291  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.443      ;
; 0.310  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.462      ;
; 0.317  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.469      ;
; 0.318  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.470      ;
; 0.319  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.471      ;
; 0.319  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.471      ;
; 0.323  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.475      ;
; 0.329  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.005      ; 0.486      ;
; 0.333  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.485      ;
; 0.358  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.510      ;
; 0.370  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.522      ;
; 0.375  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.527      ;
; 0.396  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.548      ;
; 0.416  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.568      ;
; 0.419  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.571      ;
; 0.425  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.577      ;
; 0.430  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.582      ;
; 0.430  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.582      ;
; 0.436  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.588      ;
; 0.443  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.595      ;
; 0.445  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.597      ;
; 0.445  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.597      ;
; 0.445  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.597      ;
; 0.455  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.607      ;
; 0.456  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.608      ;
; 0.457  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.609      ;
; 0.457  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.609      ;
; 0.457  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.609      ;
; 0.458  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.610      ;
; 0.458  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.610      ;
; 0.461  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.613      ;
; 0.462  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.005      ; 0.619      ;
; 0.474  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.626      ;
; 0.476  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.628      ;
; 0.484  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.636      ;
; 0.486  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 0.637      ;
; 0.495  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.647      ;
; 0.509  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.661      ;
; 0.512  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.664      ;
; 0.518  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.670      ;
; 0.520  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.672      ;
; 0.524  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 0.675      ;
; 0.527  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.679      ;
; 0.527  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.679      ;
; 0.528  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.680      ;
; 0.528  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.680      ;
; 0.529  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.681      ;
; 0.530  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.682      ;
; 0.548  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.700      ;
; 0.550  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.703      ;
; 0.556  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.708      ;
; 0.556  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.708      ;
; 0.563  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.715      ;
; 0.567  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 0.718      ;
; 0.568  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 0.719      ;
; 0.569  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.722      ;
; 0.570  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.723      ;
; 0.574  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.726      ;
; 0.604  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.756      ;
; 0.607  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.759      ;
; 0.608  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.760      ;
; 0.620  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.772      ;
; 0.626  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.778      ;
; 0.635  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.787      ;
; 0.640  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.004     ; 0.788      ;
; 0.642  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.794      ;
; 0.644  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.796      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                    ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.106 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[7]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.347      ; 0.393      ;
; -0.022 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[9]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.347      ; 0.477      ;
; -0.021 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[9]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.347      ; 0.478      ;
; 0.067  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.347      ; 0.566      ;
; 0.067  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[2]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.343      ; 0.562      ;
; 0.068  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[0]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.347      ; 0.567      ;
; 0.073  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[11]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.346      ; 0.571      ;
; 0.073  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[11]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.346      ; 0.571      ;
; 0.075  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[4]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.347      ; 0.574      ;
; 0.077  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[4]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.347      ; 0.576      ;
; 0.102  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[7]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.343      ; 0.597      ;
; 0.106  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[3]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.343      ; 0.601      ;
; 0.107  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.343      ; 0.602      ;
; 0.107  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.343      ; 0.602      ;
; 0.111  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[6]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.344      ; 0.607      ;
; 0.120  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[10]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.338      ; 0.610      ;
; 0.126  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[12]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.341      ; 0.619      ;
; 0.126  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[12]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.341      ; 0.619      ;
; 0.148  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[15]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.327      ; 0.627      ;
; 0.149  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[15]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.327      ; 0.628      ;
; 0.156  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[2]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.348      ; 0.656      ;
; 0.201  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[5]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.340      ; 0.693      ;
; 0.205  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[5]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.340      ; 0.697      ;
; 0.215  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.367      ;
; 0.219  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[13]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.342      ; 0.713      ;
; 0.220  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[14]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.336      ; 0.708      ;
; 0.221  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[10]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.334      ; 0.707      ;
; 0.221  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[14]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.336      ; 0.709      ;
; 0.228  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[3]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.332      ; 0.712      ;
; 0.229  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[8]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.338      ; 0.719      ;
; 0.231  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[8]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.338      ; 0.721      ;
; 0.236  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[6]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.334      ; 0.722      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[80]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[96]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[417]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[433]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[306]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[322]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[423]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[439]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[433]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[449]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[99]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[115]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[291]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[307]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[100]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[116]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[645]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[661]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[246]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[262]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[278]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[294]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[631]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[647]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[297]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[313]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[729]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[745]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[10]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[26]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[139]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[155]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[747]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[763]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[93]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[109]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[526]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[542]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[63]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[79]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[207]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[223]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[880]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[896]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[849]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[865]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[852]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[868]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[790]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[806]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[854]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[870]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[858]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[874]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[936]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[952]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[921]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[937]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[966]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[982]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[971]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[987]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[627]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[643]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[761]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[777]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[176]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[192]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[208]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[224]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[352]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[368]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[688]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[704]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[369]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[385]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[35]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[51]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[51]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[67]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[131]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[147]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[531]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[547]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[563]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[579]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[36]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[52]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[293]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[309]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[38]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[54]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[326]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[342]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[23]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[39]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[215]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[231]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[551]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[567]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[599]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[615]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[105]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[121]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[169]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[185]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[217]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[233]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[393]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[409]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[681]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[697]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[42]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[58]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[570]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[586]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[602]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[618]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[75]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[91]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[603]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[619]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[108]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[124]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[45]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[61]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[237]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[253]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[317]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[333]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[110]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[126]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[286]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[302]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[446]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[462]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.086 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.160      ; 0.367      ;
; 0.215  ; AN831:AN831|cnt[0]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|cnt[31]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.355  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.358  ; AN831:AN831|cnt[2]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[7]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[23]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.367  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[19]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[26]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[21]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[22]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[28]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.414  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; -0.500       ; 0.160      ; 0.367      ;
; 0.491  ; AN831:AN831|cnt[1]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.493  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.493  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.493  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.497  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.507  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831:AN831|out_page_sample_available'                                                                                                                                                                  ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.066 ; AN831:AN831|out_page[20]                   ; mTransmitter:mTransmitter|data_buff[0][20] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.478      ; 0.564      ;
; 0.031  ; AN831:AN831|out_page[61]                   ; mTransmitter:mTransmitter|data_buff[0][61] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.481      ; 0.664      ;
; 0.074  ; AN831:AN831|out_page[32]                   ; mTransmitter:mTransmitter|data_buff[0][32] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.519      ; 0.745      ;
; 0.083  ; AN831:AN831|out_page[14]                   ; mTransmitter:mTransmitter|data_buff[0][14] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.482      ; 0.717      ;
; 0.100  ; AN831:AN831|out_page[4]                    ; mTransmitter:mTransmitter|data_buff[0][4]  ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.449      ; 0.701      ;
; 0.136  ; AN831:AN831|out_page[34]                   ; mTransmitter:mTransmitter|data_buff[0][34] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.446      ; 0.734      ;
; 0.140  ; AN831:AN831|out_page[33]                   ; mTransmitter:mTransmitter|data_buff[0][33] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.435      ; 0.727      ;
; 0.149  ; AN831:AN831|out_page[39]                   ; mTransmitter:mTransmitter|data_buff[0][39] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.445      ; 0.746      ;
; 0.187  ; AN831:AN831|out_page[2]                    ; mTransmitter:mTransmitter|data_buff[0][2]  ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.459      ; 0.798      ;
; 0.202  ; AN831:AN831|out_page[54]                   ; mTransmitter:mTransmitter|data_buff[0][54] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.461      ; 0.815      ;
; 0.230  ; AN831:AN831|out_page[16]                   ; mTransmitter:mTransmitter|data_buff[0][16] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.476      ; 0.858      ;
; 0.236  ; mTransmitter:mTransmitter|data_buff[3][48] ; mTransmitter:mTransmitter|data_buff[4][48] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.388      ;
; 0.238  ; mTransmitter:mTransmitter|data_buff[2][22] ; mTransmitter:mTransmitter|data_buff[3][22] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; mTransmitter:mTransmitter|data_buff[0][12] ; mTransmitter:mTransmitter|data_buff[1][12] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; mTransmitter:mTransmitter|data_buff[4][62] ; mTransmitter:mTransmitter|data_buff[5][62] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; mTransmitter:mTransmitter|data_buff[3][33] ; mTransmitter:mTransmitter|data_buff[4][33] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; mTransmitter:mTransmitter|data_buff[5][16] ; mTransmitter:mTransmitter|data_buff[6][16] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; mTransmitter:mTransmitter|data_buff[5][48] ; mTransmitter:mTransmitter|data_buff[6][48] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; mTransmitter:mTransmitter|data_buff[5][32] ; mTransmitter:mTransmitter|data_buff[6][32] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; mTransmitter:mTransmitter|data_buff[1][46] ; mTransmitter:mTransmitter|data_buff[2][46] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; mTransmitter:mTransmitter|data_buff[5][22] ; mTransmitter:mTransmitter|data_buff[6][22] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; mTransmitter:mTransmitter|data_buff[0][63] ; mTransmitter:mTransmitter|data_buff[1][63] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; mTransmitter:mTransmitter|data_buff[5][61] ; mTransmitter:mTransmitter|data_buff[6][61] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; mTransmitter:mTransmitter|data_buff[0][49] ; mTransmitter:mTransmitter|data_buff[1][49] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; mTransmitter:mTransmitter|data_buff[3][41] ; mTransmitter:mTransmitter|data_buff[4][41] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; mTransmitter:mTransmitter|data_buff[0][48] ; mTransmitter:mTransmitter|data_buff[1][48] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; mTransmitter:mTransmitter|data_buff[6][16] ; mTransmitter:mTransmitter|data_buff[7][16] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; mTransmitter:mTransmitter|data_buff[4][58] ; mTransmitter:mTransmitter|data_buff[5][58] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; mTransmitter:mTransmitter|data_buff[1][14] ; mTransmitter:mTransmitter|data_buff[2][14] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; mTransmitter:mTransmitter|data_buff[5][38] ; mTransmitter:mTransmitter|data_buff[6][38] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; mTransmitter:mTransmitter|data_buff[1][60] ; mTransmitter:mTransmitter|data_buff[2][60] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; mTransmitter:mTransmitter|data_buff[4][60] ; mTransmitter:mTransmitter|data_buff[5][60] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; mTransmitter:mTransmitter|data_buff[1][31] ; mTransmitter:mTransmitter|data_buff[2][31] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; mTransmitter:mTransmitter|data_buff[2][63] ; mTransmitter:mTransmitter|data_buff[3][63] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; mTransmitter:mTransmitter|data_buff[4][61] ; mTransmitter:mTransmitter|data_buff[5][61] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; mTransmitter:mTransmitter|data_buff[6][61] ; mTransmitter:mTransmitter|data_buff[7][61] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; mTransmitter:mTransmitter|data_buff[3][1]  ; mTransmitter:mTransmitter|data_buff[4][1]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; mTransmitter:mTransmitter|data_buff[1][17] ; mTransmitter:mTransmitter|data_buff[2][17] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; mTransmitter:mTransmitter|data_buff[4][24] ; mTransmitter:mTransmitter|data_buff[5][24] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; mTransmitter:mTransmitter|data_buff[1][43] ; mTransmitter:mTransmitter|data_buff[2][43] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; mTransmitter:mTransmitter|data_buff[3][43] ; mTransmitter:mTransmitter|data_buff[4][43] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; mTransmitter:mTransmitter|data_buff[1][19] ; mTransmitter:mTransmitter|data_buff[2][19] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; mTransmitter:mTransmitter|data_buff[2][30] ; mTransmitter:mTransmitter|data_buff[3][30] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; mTransmitter:mTransmitter|data_buff[5][7]  ; mTransmitter:mTransmitter|data_buff[6][7]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; mTransmitter:mTransmitter|data_buff[1][37] ; mTransmitter:mTransmitter|data_buff[2][37] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; mTransmitter:mTransmitter|data_buff[3][45] ; mTransmitter:mTransmitter|data_buff[4][45] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; mTransmitter:mTransmitter|data_buff[1][32] ; mTransmitter:mTransmitter|data_buff[2][32] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; mTransmitter:mTransmitter|data_buff[3][32] ; mTransmitter:mTransmitter|data_buff[4][32] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; mTransmitter:mTransmitter|data_buff[5][11] ; mTransmitter:mTransmitter|data_buff[6][11] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; mTransmitter:mTransmitter|data_buff[6][50] ; mTransmitter:mTransmitter|data_buff[7][50] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; mTransmitter:mTransmitter|data_buff[2][62] ; mTransmitter:mTransmitter|data_buff[3][62] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; mTransmitter:mTransmitter|data_buff[4][14] ; mTransmitter:mTransmitter|data_buff[5][14] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; mTransmitter:mTransmitter|data_buff[3][36] ; mTransmitter:mTransmitter|data_buff[4][36] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; mTransmitter:mTransmitter|data_buff[4][4]  ; mTransmitter:mTransmitter|data_buff[5][4]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; mTransmitter:mTransmitter|data_buff[0][44] ; mTransmitter:mTransmitter|data_buff[1][44] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; mTransmitter:mTransmitter|data_buff[0][1]  ; mTransmitter:mTransmitter|data_buff[1][1]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; mTransmitter:mTransmitter|data_buff[4][49] ; mTransmitter:mTransmitter|data_buff[5][49] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; mTransmitter:mTransmitter|data_buff[5][9]  ; mTransmitter:mTransmitter|data_buff[6][9]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; mTransmitter:mTransmitter|data_buff[5][40] ; mTransmitter:mTransmitter|data_buff[6][40] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; mTransmitter:mTransmitter|data_buff[3][11] ; mTransmitter:mTransmitter|data_buff[4][11] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; mTransmitter:mTransmitter|data_buff[2][19] ; mTransmitter:mTransmitter|data_buff[3][19] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; mTransmitter:mTransmitter|data_buff[5][34] ; mTransmitter:mTransmitter|data_buff[6][34] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[0][22] ; mTransmitter:mTransmitter|data_buff[1][22] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[2][20] ; mTransmitter:mTransmitter|data_buff[3][20] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[1][44] ; mTransmitter:mTransmitter|data_buff[2][44] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[5][15] ; mTransmitter:mTransmitter|data_buff[6][15] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[1][23] ; mTransmitter:mTransmitter|data_buff[2][23] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[2][23] ; mTransmitter:mTransmitter|data_buff[3][23] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[1][21] ; mTransmitter:mTransmitter|data_buff[2][21] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[5][21] ; mTransmitter:mTransmitter|data_buff[6][21] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[0][29] ; mTransmitter:mTransmitter|data_buff[1][29] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[0][61] ; mTransmitter:mTransmitter|data_buff[1][61] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[2][17] ; mTransmitter:mTransmitter|data_buff[3][17] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[2][49] ; mTransmitter:mTransmitter|data_buff[3][49] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[2][40] ; mTransmitter:mTransmitter|data_buff[3][40] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[3][27] ; mTransmitter:mTransmitter|data_buff[4][27] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[5][43] ; mTransmitter:mTransmitter|data_buff[6][43] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[5][3]  ; mTransmitter:mTransmitter|data_buff[6][3]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[0][34] ; mTransmitter:mTransmitter|data_buff[1][34] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; mTransmitter:mTransmitter|data_buff[0][50] ; mTransmitter:mTransmitter|data_buff[1][50] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[2][46] ; mTransmitter:mTransmitter|data_buff[3][46] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[2][4]  ; mTransmitter:mTransmitter|data_buff[3][4]  ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[3][15] ; mTransmitter:mTransmitter|data_buff[4][15] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[0][47] ; mTransmitter:mTransmitter|data_buff[1][47] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[2][31] ; mTransmitter:mTransmitter|data_buff[3][31] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[3][31] ; mTransmitter:mTransmitter|data_buff[4][31] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[3][63] ; mTransmitter:mTransmitter|data_buff[4][63] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[2][37] ; mTransmitter:mTransmitter|data_buff[3][37] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[1][41] ; mTransmitter:mTransmitter|data_buff[2][41] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[1][57] ; mTransmitter:mTransmitter|data_buff[2][57] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[3][56] ; mTransmitter:mTransmitter|data_buff[4][56] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[3][40] ; mTransmitter:mTransmitter|data_buff[4][40] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[3][19] ; mTransmitter:mTransmitter|data_buff[4][19] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[5][27] ; mTransmitter:mTransmitter|data_buff[6][27] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[6][59] ; mTransmitter:mTransmitter|data_buff[7][59] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; mTransmitter:mTransmitter|data_buff[5][42] ; mTransmitter:mTransmitter|data_buff[6][42] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; mTransmitter:mTransmitter|data_buff[5][14] ; mTransmitter:mTransmitter|data_buff[6][14] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; mTransmitter:mTransmitter|data_buff[5][36] ; mTransmitter:mTransmitter|data_buff[6][36] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; mTransmitter:mTransmitter|data_buff[5][20] ; mTransmitter:mTransmitter|data_buff[6][20] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; mTransmitter:mTransmitter|data_buff[2][44] ; mTransmitter:mTransmitter|data_buff[3][44] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.398      ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.676 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.005     ; 0.171      ;
; 0.712 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.035     ; 0.177      ;
; 0.743 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.074     ; 0.169      ;
; 0.755 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.087     ; 0.168      ;
; 0.759 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.090     ; 0.169      ;
; 0.763 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.095     ; 0.168      ;
; 0.819 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.148     ; 0.171      ;
; 0.833 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.161     ; 0.172      ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.986 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.147      ; 1.133      ;
; 1.140 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.140      ; 1.280      ;
; 1.144 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.186      ; 1.330      ;
; 1.170 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.123      ; 1.293      ;
; 1.196 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.179      ; 1.375      ;
; 1.199 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.186      ; 1.385      ;
; 1.229 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.130      ; 1.359      ;
; 1.234 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.137      ; 1.371      ;
; 1.266 ; mTransmitter:mTransmitter|x_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.175      ; 1.441      ;
; 1.286 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.203      ; 1.489      ;
; 1.353 ; mTransmitter:mTransmitter|data_buff[7][49]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.228     ; 1.125      ;
; 1.396 ; mTransmitter:mTransmitter|data_buff[7][39]    ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.238     ; 1.158      ;
; 1.397 ; mTransmitter:mTransmitter|x_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.168      ; 1.565      ;
; 1.408 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.174      ; 1.582      ;
; 1.428 ; mTransmitter:mTransmitter|x_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.214      ; 1.642      ;
; 1.428 ; mTransmitter:mTransmitter|data_buff[5][17]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.228     ; 1.200      ;
; 1.433 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.225      ; 1.658      ;
; 1.458 ; mTransmitter:mTransmitter|x_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.156      ; 1.614      ;
; 1.468 ; mTransmitter:mTransmitter|x_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.158      ; 1.626      ;
; 1.475 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.186      ; 1.661      ;
; 1.481 ; mTransmitter:mTransmitter|x_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.165      ; 1.646      ;
; 1.511 ; mTransmitter:mTransmitter|data_buff[5][48]    ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.317     ; 1.194      ;
; 1.521 ; mTransmitter:mTransmitter|data_buff[7][17]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.228     ; 1.293      ;
; 1.545 ; mTransmitter:mTransmitter|x_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.166      ; 1.711      ;
; 1.551 ; mTransmitter:mTransmitter|data_buff[3][17]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.228     ; 1.323      ;
; 1.560 ; mTransmitter:mTransmitter|x_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.231      ; 1.791      ;
; 1.565 ; mTransmitter:mTransmitter|data_buff[6][44]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.233     ; 1.332      ;
; 1.565 ; mTransmitter:mTransmitter|data_buff[7][52]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.234     ; 1.331      ;
; 1.571 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.193      ; 1.764      ;
; 1.575 ; mTransmitter:mTransmitter|data_buff[6][55]    ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.238     ; 1.337      ;
; 1.577 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.213      ; 1.790      ;
; 1.595 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.142      ; 1.737      ;
; 1.595 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.196      ; 1.791      ;
; 1.597 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.203      ; 1.800      ;
; 1.598 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.193      ; 1.791      ;
; 1.601 ; mTransmitter:mTransmitter|x_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.205      ; 1.806      ;
; 1.602 ; mTransmitter:mTransmitter|data_buff[7][57]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.238     ; 1.364      ;
; 1.605 ; mTransmitter:mTransmitter|data_buff[3][49]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.228     ; 1.377      ;
; 1.608 ; mTransmitter:mTransmitter|x_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.116      ; 1.724      ;
; 1.616 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.118      ; 1.734      ;
; 1.619 ; mTransmitter:mTransmitter|data_buff[3][48]    ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.317     ; 1.302      ;
; 1.624 ; mTransmitter:mTransmitter|data_buff[7][33]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.212     ; 1.412      ;
; 1.626 ; mTransmitter:mTransmitter|data_buff[7][28]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.234     ; 1.392      ;
; 1.635 ; mTransmitter:mTransmitter|data_buff[5][57]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.238     ; 1.397      ;
; 1.638 ; mTransmitter:mTransmitter|data_buff[6][60]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.233     ; 1.405      ;
; 1.640 ; mTransmitter:mTransmitter|data_buff[7][55]    ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.238     ; 1.402      ;
; 1.645 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.233     ; 1.412      ;
; 1.652 ; mTransmitter:mTransmitter|x_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.177      ; 1.829      ;
; 1.653 ; mTransmitter:mTransmitter|data_buff[5][33]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.212     ; 1.441      ;
; 1.666 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.149      ; 1.815      ;
; 1.666 ; mTransmitter:mTransmitter|data_buff[1][48]    ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.317     ; 1.349      ;
; 1.667 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.184      ; 1.851      ;
; 1.668 ; mTransmitter:mTransmitter|x_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.201      ; 1.869      ;
; 1.669 ; mTransmitter:mTransmitter|data_buff[2][60]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.233     ; 1.436      ;
; 1.670 ; mTransmitter:mTransmitter|data_buff[4][12]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.234     ; 1.436      ;
; 1.679 ; mTransmitter:mTransmitter|data_buff[5][56]    ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.317     ; 1.362      ;
; 1.683 ; mTransmitter:mTransmitter|data_buff[7][56]    ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.317     ; 1.366      ;
; 1.685 ; mTransmitter:mTransmitter|data_buff[6][52]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.234     ; 1.451      ;
; 1.687 ; mTransmitter:mTransmitter|x_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.212      ; 1.899      ;
; 1.693 ; mTransmitter:mTransmitter|data_buff[2][36]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.233     ; 1.460      ;
; 1.694 ; mTransmitter:mTransmitter|x_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.189      ; 1.883      ;
; 1.696 ; mTransmitter:mTransmitter|data_buff[7][42]    ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.302     ; 1.394      ;
; 1.697 ; mTransmitter:mTransmitter|data_buff[5][36]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.233     ; 1.464      ;
; 1.699 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.140      ; 1.839      ;
; 1.705 ; mTransmitter:mTransmitter|data_buff[7][60]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.233     ; 1.472      ;
; 1.706 ; mTransmitter:mTransmitter|data_buff[5][30]    ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.361     ; 1.345      ;
; 1.706 ; mTransmitter:mTransmitter|data_buff[2][49]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.228     ; 1.478      ;
; 1.709 ; mTransmitter:mTransmitter|data_buff[2][52]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.234     ; 1.475      ;
; 1.709 ; mTransmitter:mTransmitter|data_buff[2][25]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.226     ; 1.483      ;
; 1.712 ; mTransmitter:mTransmitter|data_buff[3][52]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.234     ; 1.478      ;
; 1.715 ; mTransmitter:mTransmitter|data_buff[3][57]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.237     ; 1.478      ;
; 1.715 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.212     ; 1.503      ;
; 1.724 ; mTransmitter:mTransmitter|data_buff[4][28]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.234     ; 1.490      ;
; 1.725 ; mTransmitter:mTransmitter|data_buff[2][58]    ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.280     ; 1.445      ;
; 1.727 ; mTransmitter:mTransmitter|data_buff[5][42]    ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.302     ; 1.425      ;
; 1.737 ; mTransmitter:mTransmitter|data_buff[3][28]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.234     ; 1.503      ;
; 1.738 ; mTransmitter:mTransmitter|data_buff[2][33]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.226     ; 1.512      ;
; 1.740 ; mTransmitter:mTransmitter|data_buff[5][20]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.254     ; 1.486      ;
; 1.741 ; mTransmitter:mTransmitter|data_buff[4][42]    ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.302     ; 1.439      ;
; 1.742 ; mTransmitter:mTransmitter|data_buff[0][48]    ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.317     ; 1.425      ;
; 1.743 ; mTransmitter:mTransmitter|data_buff[2][41]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.238     ; 1.505      ;
; 1.744 ; mTransmitter:mTransmitter|data_buff[5][39]    ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.238     ; 1.506      ;
; 1.746 ; mTransmitter:mTransmitter|data_buff[7][36]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.233     ; 1.513      ;
; 1.747 ; mTransmitter:mTransmitter|data_buff[3][38]    ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.359     ; 1.388      ;
; 1.760 ; mTransmitter:mTransmitter|data_buff[5][49]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.228     ; 1.532      ;
; 1.761 ; mTransmitter:mTransmitter|x_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.222      ; 1.983      ;
; 1.762 ; mTransmitter:mTransmitter|data_buff[3][51]    ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.269     ; 1.493      ;
; 1.764 ; mTransmitter:mTransmitter|x_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.149      ; 1.913      ;
; 1.765 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.215      ; 1.980      ;
; 1.765 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.203      ; 1.968      ;
; 1.767 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.137      ; 1.904      ;
; 1.768 ; mTransmitter:mTransmitter|data_buff[7][10]    ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.285     ; 1.483      ;
; 1.771 ; mTransmitter:mTransmitter|data_buff[6][39]    ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.238     ; 1.533      ;
; 1.774 ; mTransmitter:mTransmitter|data_buff[4][49]    ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.228     ; 1.546      ;
; 1.776 ; mTransmitter:mTransmitter|data_buff[6][63]    ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.271     ; 1.505      ;
; 1.777 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.208      ; 1.985      ;
; 1.780 ; mTransmitter:mTransmitter|data_buff[7][11]    ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.290     ; 1.490      ;
; 1.781 ; mTransmitter:mTransmitter|data_buff[4][20]    ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.254     ; 1.527      ;
; 1.784 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.130      ; 1.914      ;
; 1.785 ; mTransmitter:mTransmitter|data_buff[5][59]    ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.269     ; 1.516      ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_11MHz'                                                                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; iCLK_11MHz ; Rise       ; iCLK_11MHz                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_BCLK'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                 ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1000]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1000]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1001]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1001]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1002]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1002]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1003]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1003]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1004]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1004]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1005]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1005]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1006]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1006]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1007]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1007]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1008]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1008]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1009]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1009]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[100]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[100]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1010]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1010]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1011]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1011]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1012]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1012]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1013]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1013]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1014]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1014]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1015]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1015]     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][32] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][32] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][33] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][33] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][34] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][34] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][35] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][35] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][36] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][36] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][37] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][37] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][38] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][38] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][39] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][39] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][40] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][40] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][41] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][41] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][42] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][42] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][43] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][43] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][44] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][44] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][45] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][45] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][46] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][46] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][47] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][47] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][48] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][48] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][49] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][49] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][50] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][50] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][51] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][51] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][52] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][52] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][53] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][53] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][54] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][54] ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                        ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datab                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datac                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_100'                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[10]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[10]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[11]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[11]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[12]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[12]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[13]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[13]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[14]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[14]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[15]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[15]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[16]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[16]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[17]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[17]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[18]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[18]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[19]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[19]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[20]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[20]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[21]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[21]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[22]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[22]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[23]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[23]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[24]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[24]    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[25]    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[25]    ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.286 ; 0.286 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.068 ; 0.068 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; -0.164 ; -0.164 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.052  ; 0.052  ; Rise       ; AUD_BCLK        ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 4.345 ; 3.955 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.494 ; 3.494 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 4.345 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 5.782 ; 5.782 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 6.271 ; 6.271 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.955 ; 3.955 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.494 ; 3.494 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 4.345 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 4.395 ; 4.395 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 5.340 ; 5.340 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.432 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.432 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.432     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.432     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+---------+---------------------+
; Clock                                                                                                                  ; Setup      ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                                       ; -70.024    ; -3.159   ; N/A      ; N/A     ; -1.941              ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -7.437     ; -0.636   ; N/A      ; N/A     ; -0.742              ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -3.994     ; -1.462   ; N/A      ; N/A     ; -0.742              ;
;  AN831:AN831|out_page_sample_available                                                                                 ; -2.063     ; -0.397   ; N/A      ; N/A     ; -0.742              ;
;  AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 0.366      ; -0.132   ; N/A      ; N/A     ; 8.758               ;
;  AUD_BCLK                                                                                                              ; -3.028     ; -3.159   ; N/A      ; N/A     ; -1.941              ;
;  iCLK_100                                                                                                              ; -70.024    ; -3.122   ; N/A      ; N/A     ; 3.758               ;
;  iCLK_11MHz                                                                                                            ; -6.182     ; -2.841   ; N/A      ; N/A     ; -1.941              ;
;  mTransmitter:mTransmitter|current_state.finish                                                                        ; -9.989     ; 0.986    ; N/A      ; N/A     ; 0.500               ;
;  mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; -1.865     ; 0.676    ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                                                        ; -17434.657 ; -110.787 ; 0.0      ; 0.0     ; -4170.954           ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -12269.829 ; -2.604   ; N/A      ; N/A     ; -3062.976           ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -168.126   ; -2.448   ; N/A      ; N/A     ; -93.492             ;
;  AN831:AN831|out_page_sample_available                                                                                 ; -153.690   ; -0.447   ; N/A      ; N/A     ; -759.808            ;
;  AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 0.000      ; -0.132   ; N/A      ; N/A     ; 0.000               ;
;  AUD_BCLK                                                                                                              ; -158.100   ; -3.159   ; N/A      ; N/A     ; -88.013             ;
;  iCLK_100                                                                                                              ; -4063.474  ; -3.122   ; N/A      ; N/A     ; 0.000               ;
;  iCLK_11MHz                                                                                                            ; -535.924   ; -105.147 ; N/A      ; N/A     ; -166.665            ;
;  mTransmitter:mTransmitter|current_state.finish                                                                        ; -71.867    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; -13.647    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 2.116 ; 2.116 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 1.733 ; 1.733 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; -0.164 ; -0.164 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.052  ; 0.052  ; Rise       ; AUD_BCLK        ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 12.133 ; 9.140  ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 7.568  ; 7.568  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 12.133 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 14.545 ; 14.545 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 17.105 ; 17.105 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.955 ; 3.955 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.494 ; 3.494 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 4.345 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 4.395 ; 4.395 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 5.340 ; 5.340 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 66512        ; 0        ; 0        ; 0        ;
; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 32           ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; 204          ; 36       ; 37       ; 367      ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; 2            ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; AN831:AN831|out_page_sample_available                                                                                 ; 448          ; 0        ; 0        ; 0        ;
; iCLK_100                                                                                                              ; AN831:AN831|out_page_sample_available                                                                                 ; 64           ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 1            ; 1        ; 0        ; 0        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 2904         ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK                                                                                                              ; 1            ; 1        ; 0        ; 0        ;
; AUD_BCLK                                                                                                              ; AUD_BCLK                                                                                                              ; 554          ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; iCLK_11MHz                                                                                                            ; 44           ; 44       ; 0        ; 0        ;
; iCLK_11MHz                                                                                                            ; iCLK_11MHz                                                                                                            ; 5565         ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; iCLK_11MHz                                                                                                            ; 70           ; 70       ; 0        ; 0        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; iCLK_11MHz                                                                                                            ; 1            ; 1        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100                                                                                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; iCLK_100                                                                                                              ; 1            ; 1        ; 0        ; 0        ;
; iCLK_100                                                                                                              ; iCLK_100                                                                                                              ; 3697         ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; mTransmitter:mTransmitter|current_state.finish                                                                        ; 512          ; 0        ; 0        ; 0        ;
; iCLK_11MHz                                                                                                            ; mTransmitter:mTransmitter|current_state.finish                                                                        ; 517          ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0            ; 0        ; 8        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 66512        ; 0        ; 0        ; 0        ;
; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 32           ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; 204          ; 36       ; 37       ; 367      ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; 2            ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; AN831:AN831|out_page_sample_available                                                                                 ; 448          ; 0        ; 0        ; 0        ;
; iCLK_100                                                                                                              ; AN831:AN831|out_page_sample_available                                                                                 ; 64           ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 1            ; 1        ; 0        ; 0        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 2904         ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK                                                                                                              ; 1            ; 1        ; 0        ; 0        ;
; AUD_BCLK                                                                                                              ; AUD_BCLK                                                                                                              ; 554          ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; iCLK_11MHz                                                                                                            ; 44           ; 44       ; 0        ; 0        ;
; iCLK_11MHz                                                                                                            ; iCLK_11MHz                                                                                                            ; 5565         ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; iCLK_11MHz                                                                                                            ; 70           ; 70       ; 0        ; 0        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; iCLK_11MHz                                                                                                            ; 1            ; 1        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100                                                                                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; iCLK_100                                                                                                              ; 1            ; 1        ; 0        ; 0        ;
; iCLK_100                                                                                                              ; iCLK_100                                                                                                              ; 3697         ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; mTransmitter:mTransmitter|current_state.finish                                                                        ; 512          ; 0        ; 0        ; 0        ;
; iCLK_11MHz                                                                                                            ; mTransmitter:mTransmitter|current_state.finish                                                                        ; 517          ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0            ; 0        ; 8        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 21 20:06:34 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name iCLK_100 iCLK_100
    Info (332110): create_generated_clock -source {AN831|c0|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {AN831|c0|altpll_component|pll|clk[0]} {AN831|c0|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name iCLK_11MHz iCLK_11MHz
    Info (332105): create_clock -period 1.000 -name AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc
    Info (332105): create_clock -period 1.000 -name AUD_BCLK AUD_BCLK
    Info (332105): create_clock -period 1.000 -name mTransmitter:mTransmitter|current_state.finish mTransmitter:mTransmitter|current_state.finish
    Info (332105): create_clock -period 1.000 -name mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start
    Info (332105): create_clock -period 1.000 -name AN831:AN831|out_page_sample_available AN831:AN831|out_page_sample_available
    Info (332105): create_clock -period 1.000 -name AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -70.024
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -70.024     -4063.474 iCLK_100 
    Info (332119):    -9.989       -71.867 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):    -7.437    -12269.829 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -6.182      -535.924 iCLK_11MHz 
    Info (332119):    -3.994      -168.126 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -3.028      -158.100 AUD_BCLK 
    Info (332119):    -2.063      -153.690 AN831:AN831|out_page_sample_available 
    Info (332119):    -1.865       -13.647 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     0.366         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -3.159
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.159        -3.159 AUD_BCLK 
    Info (332119):    -3.122        -3.122 iCLK_100 
    Info (332119):    -2.841       -92.618 iCLK_11MHz 
    Info (332119):    -1.462        -2.448 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -0.636        -2.604 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -0.397        -0.447 AN831:AN831|out_page_sample_available 
    Info (332119):    -0.132        -0.132 AN831|c0|altpll_component|pll|clk[0] 
    Info (332119):     0.964         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     2.389         0.000 mTransmitter:mTransmitter|current_state.finish 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941      -166.665 iCLK_11MHz 
    Info (332119):    -1.941       -88.013 AUD_BCLK 
    Info (332119):    -0.742     -3062.976 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -0.742      -759.808 AN831:AN831|out_page_sample_available 
    Info (332119):    -0.742       -93.492 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     3.758         0.000 iCLK_100 
    Info (332119):     8.758         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -20.777
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -20.777     -1187.935 iCLK_100 
    Info (332119):    -2.658       -18.436 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):    -1.909     -2703.235 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -1.312       -99.434 iCLK_11MHz 
    Info (332119):    -0.556       -22.716 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -0.374       -16.424 AUD_BCLK 
    Info (332119):    -0.238        -1.481 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):    -0.237        -0.737 AN831:AN831|out_page_sample_available 
    Info (332119):     0.466         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.735
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.735        -1.735 AUD_BCLK 
    Info (332119):    -1.704        -1.704 iCLK_100 
    Info (332119):    -1.650      -105.147 iCLK_11MHz 
    Info (332119):    -1.017        -1.900 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -0.106        -0.149 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -0.086        -0.086 AN831|c0|altpll_component|pll|clk[0] 
    Info (332119):    -0.066        -0.066 AN831:AN831|out_page_sample_available 
    Info (332119):     0.676         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     0.986         0.000 mTransmitter:mTransmitter|current_state.finish 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380      -112.380 iCLK_11MHz 
    Info (332119):    -1.380       -59.380 AUD_BCLK 
    Info (332119):    -0.500     -2064.000 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -0.500      -512.000 AN831:AN831|out_page_sample_available 
    Info (332119):    -0.500       -63.000 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     4.000         0.000 iCLK_100 
    Info (332119):     9.000         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4921 megabytes
    Info: Processing ended: Thu May 21 20:06:43 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


