# -------------------------------------------------------------------------- #
#
# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
# Date created = 17:48:46  January 15, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		RGBMatrix_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE AUTO
set_global_assignment -name TOP_LEVEL_ENTITY RGBMatrix
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 22.1STD.2
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:48:46  JANUARY 15, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "22.1std.2 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name VHDL_FILE RGBMatrix.vhd
set_global_assignment -name SOURCE_FILE constraints.qsf
set_location_assignment PIN_25 -to reset
set_location_assignment PIN_23 -to clock
set_location_assignment PIN_106 -to Rows[7]
set_location_assignment PIN_105 -to Rows[6]
set_location_assignment PIN_104 -to Rows[5]
set_location_assignment PIN_103 -to Rows[4]
set_location_assignment PIN_100 -to Rows[3]
set_location_assignment PIN_99 -to Rows[2]
set_location_assignment PIN_98 -to Rows[1]
set_location_assignment PIN_86 -to Rows[0]
set_location_assignment PIN_113 -to Red[7]
set_location_assignment PIN_11 -to Red[6]
set_location_assignment PIN_10 -to Red[5]
set_location_assignment PIN_7 -to Red[4]
set_location_assignment PIN_3 -to Red[3]
set_location_assignment PIN_2 -to Red[2]
set_location_assignment PIN_1 -to Red[1]
set_location_assignment PIN_144 -to Red[0]
set_location_assignment PIN_143 -to Blue[7]
set_location_assignment PIN_142 -to Blue[6]
set_location_assignment PIN_141 -to Blue[5]
set_location_assignment PIN_138 -to Blue[4]
set_location_assignment PIN_120 -to Blue[3]
set_location_assignment PIN_119 -to Blue[2]
set_location_assignment PIN_115 -to Blue[1]
set_location_assignment PIN_114 -to Blue[0]
set_location_assignment PIN_72 -to Green[7]
set_location_assignment PIN_73 -to Green[6]
set_location_assignment PIN_74 -to Green[5]
set_location_assignment PIN_75 -to Green[4]
set_location_assignment PIN_76 -to Green[3]
set_location_assignment PIN_77 -to Green[2]
set_location_assignment PIN_80 -to Green[1]
set_location_assignment PIN_83 -to Green[0]
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top