

================================================================
== Vivado HLS Report for 'Read_W_buf'
================================================================
* Date:           Sun Feb 28 10:35:18 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|      207| 0.270 us | 2.070 us |   27|  207|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |       20|      200|         2|          -|          -| 10 ~ 100 |    no    |
        +----------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %length_r)" [conv_v1.cpp:273]   --->   Operation 10 'read' 'length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%W_ddr_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %W_ddr_offset)" [conv_v1.cpp:273]   --->   Operation 11 'read' 'W_ddr_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i30 %W_ddr_offset_read to i64" [conv_v1.cpp:273]   --->   Operation 12 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%W_ddr_addr = getelementptr float* %W_ddr, i64 %zext_ln273" [conv_v1.cpp:273]   --->   Operation 13 'getelementptr' 'W_ddr_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [7/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 14 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 15 [6/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 15 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 16 [5/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 16 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 17 [4/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 17 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 18 [3/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 18 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 19 [2/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 19 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_ddr, [6 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 144, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 21 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 22 [1/1] (0.65ns)   --->   "br label %1" [conv_v1.cpp:274]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.65>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%p_0_rec = phi i31 [ 0, %0 ], [ %i, %hls_label_22 ]"   --->   Operation 23 'phi' 'p_0_rec' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_rec_cast = zext i31 %p_0_rec to i64" [conv_v1.cpp:276]   --->   Operation 24 'zext' 'p_0_rec_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%i_0_cast = zext i31 %p_0_rec to i32" [conv_v1.cpp:276]   --->   Operation 25 'zext' 'i_0_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.99ns)   --->   "%icmp_ln274 = icmp slt i32 %i_0_cast, %length_read" [conv_v1.cpp:274]   --->   Operation 26 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 27 [1/1] (1.00ns)   --->   "%i = add i31 %p_0_rec, 1" [conv_v1.cpp:276]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln274, label %hls_label_22, label %2" [conv_v1.cpp:274]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (8.75ns)   --->   "%W_ddr_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %W_ddr_addr)" [conv_v1.cpp:276]   --->   Operation 29 'read' 'W_ddr_addr_read' <Predicate = (icmp_ln274)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [conv_v1.cpp:278]   --->   Operation 30 'ret' <Predicate = (!icmp_ln274)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [conv_v1.cpp:274]   --->   Operation 31 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 10, i32 100, i32 55, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:275]   --->   Operation 32 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%W_addr = getelementptr [500 x float]* %W, i64 0, i64 %p_0_rec_cast" [conv_v1.cpp:276]   --->   Operation 33 'getelementptr' 'W_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (1.23ns)   --->   "store float %W_ddr_addr_read, float* %W_addr, align 4" [conv_v1.cpp:276]   --->   Operation 34 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp)" [conv_v1.cpp:277]   --->   Operation 35 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [conv_v1.cpp:274]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	wire read on port 'length_r' (conv_v1.cpp:273) [5]  (0 ns)
	bus request on port 'W_ddr' (conv_v1.cpp:276) [10]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'W_ddr' (conv_v1.cpp:276) [10]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'W_ddr' (conv_v1.cpp:276) [10]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'W_ddr' (conv_v1.cpp:276) [10]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'W_ddr' (conv_v1.cpp:276) [10]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'W_ddr' (conv_v1.cpp:276) [10]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'W_ddr' (conv_v1.cpp:276) [10]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'W_ddr' (conv_v1.cpp:276) [22]  (8.75 ns)

 <State 9>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr', conv_v1.cpp:276) [23]  (0 ns)
	'store' operation ('store_ln276', conv_v1.cpp:276) of variable 'W_ddr_addr_read', conv_v1.cpp:276 on array 'W' [24]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
