/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_arch.c
* \brief This file contains the static declaration of architecture specific structures
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include "arch.h"
#include "arm64_arch.h"
#include "arm64_archmacros.h"
#include "arm64_ext.h"
char* arm64_opcodes[423]= {
	"ABS","ADC","ADCS","ADD","ADDHN","ADDHN2","ADDP","ADDS","ADDV","ADR","ADRP"
	,"AESD","AESE","AESIMC","AESMC","AND","ANDS","ASR","B","BFM","BIC"
	,"BICS","BIF","BIT","BL","BLR","BR","BRK","BSL","CBNZ","CBZ"
	,"CCMN","CCMP","CLREX","CLS","CLZ","CMEQ","CMGE","CMGT","CMHI","CMHS"
	,"CMLE","CMLT","CMN","CMP","CMTST","CNT","CRC32B","CRC32CB","CRC32CH","CRC32CW"
	,"CRC32CX","CRC32H","CRC32W","CRC32X","CSEL","CSINC","CSINV","CSNEG","DCPS1","DCPS2"
	,"DCPS3","DMB","DRPS","DSB","DUP","EON","EOR","ERET","EXT","EXTR"
	,"FABD","FABS","FACGE","FACGT","FADD","FADDP","FCCMP","FCCMPE","FCMEQ","FCMGE"
	,"FCMGT","FCMLE","FCMLT","FCMP","FCMPE","FCSEL","FCVT","FCVTAS","FCVTAU","FCVTL"
	,"FCVTL2","FCVTMS","FCVTMU","FCVTN","FCVTN2","FCVTNS","FCVTNU","FCVTPS","FCVTPU","FCVTXN"
	,"FCVTXN2","FCVTZS","FCVTZU","FDIV","FMADD","FMAX","FMAXNM","FMAXNMP","FMAXNMV","FMAXP"
	,"FMAXV","FMIN","FMINNM","FMINNMP","FMINNMV","FMINP","FMINV","FMLA","FMLS","FMOV"
	,"FMSUB","FMUL","FMULX","FNEG","FNMADD","FNMSUB","FNMUL","FRECPE","FRECPS","FRECPX"
	,"FRINTA","FRINTI","FRINTM","FRINTN","FRINTP","FRINTX","FRINTZ","FRSQRTE","FRSQRTS","FSQRT"
	,"FSUB","HINT","HLT","HVC","ISB","LD1","LD1R","LD2","LD2R","LD3"
	,"LD3R","LD4","LD4R","LDAR","LDARB","LDARH","LDAXP","LDAXR","LDAXRB","LDAXRH"
	,"LDNP","LDP","LDPSW","LDR","LDRB","LDRH","LDRSB","LDRSH","LDRSW","LDTR"
	,"LDTRB","LDTRH","LDTRSB","LDTRSH","LDTRSW","LDUR","LDURB","LDURH","LDURSB","LDURSH"
	,"LDURSW","LDXP","LDXR","LDXRB","LDXRH","LSL","LSR","MADD","MLA","MLS"
	,"MOV","MOVI","MOVK","MOVN","MOVZ","MRS","MSR","MSUB","MUL","MVN"
	,"MVNI","NEG","ORN","ORR","PMUL","PMULL","PMULL2","PRFM","PRFUM","RADDHN"
	,"RADDHN2","RBIT","RET","REV","REV16","REV32","REV64","ROR","RSHRN","RSHRN2"
	,"RUSBHN","RUSBHN2","SABA","SABAL","SABAL2","SABD","SABDL","SABDL2","SADALP","SADDL"
	,"SADDL2","SADDLP","SADDLV","SADDW","SADDW2","SBC","SBCS","SBFM","SCVTF","SDIV"
	,"SHA1C","SHA1H","SHA1M","SHA1P","SHA1SU0","SHA1SU1","SHA256H","SHA256H2","SHA256SU0","SHA256SU1"
	,"SHADD","SHL","SHLL","SHLL2","SHRN","SHRN2","SHSUB","SLI","SMADDL","SMAX"
	,"SMAXP","SMAXV","SMC","SMIN","SMINP","SMINV","SMLAL","SMLAL2","SMLSL","SMLSL2"
	,"SMOV","SMSUBL","SMULH","SMULL","SMULL2","SQABS","SQADD","SQDMLAL","SQDMLAL2","SQDMLSL"
	,"SQDMLSL2","SQDMULH","SQDMULL","SQDMULL2","SQNEG","SQRDMULH","SQRSHL","SQRSHRN","SQRSHRN2","SQRSHRUN"
	,"SQRSHRUN2","SQSHL","SQSHLU","SQSHRN","SQSHRN2","SQSHRUN","SQSHRUN2","SQSUB","SQXTN","SQXTN2"
	,"SQXTUN","SQXTUN2","SRHADD","SRI","SRSHL","SRSHR","SRSRA","SSHL","SSHLL","SSHLL2"
	,"SSHR","SSRA","SSUBL","SSUBL2","SSUBW","SSUBW2","ST1","ST2","ST3","ST4"
	,"STLR","STLRB","STLRH","STLXP","STLXR","STLXRB","STLXRH","STNP","STP","STR"
	,"STRB","STRH","STTR","STTRB","STTRH","STUR","STURB","STURH","STXP","STXR"
	,"STXRB","STXRH","SUB","SUBHN","SUBHN2","SUBS","SUQADD","SVC","SYS","SYSL"
	,"TBL","TBLX","TBNZ","TBZ","TRN1","TRN2","UABA","UABAL","UABAL2","UABD"
	,"UABDL","UABDL2","UADALP","UADDL","UADDL2","UADDLP","UADDLV","UADDW","UADDW2","UBFM"
	,"UCVTF","UDIV","UHADD","UHSUB","UMADDL","UMAX","UMAXP","UMAXV","UMIN","UMINP"
	,"UMINV","UMLAL","UMLAL2","UMLSL","UMLSL2","UMOV","UMSUBL","UMULH","UMULL","UMULL2"
	,"UQADD","UQRSHL","UQRSHRN","UQRSHRN2","UQSHL","UQSHRN","UQSHRN2","UQSUB","UQXTN","UQXTN2"
	,"URECPE","URHADD","URSHL","URSHR","URSQRTE","URSRA","USHL","USHLL","USHLL2","USHR"
	,"USQADD","USRA","USUBL","USUBL2","USUBW","USUBW2","UZP1","UZP2","XTN","XTN2"
	,"ZIP1","ZIP2"
};
unsigned short arm64_families[423] = {
	FM_ABS,FM_ADD,FM_ADD,FM_ADD,FM_ADD,FM_ADD,FM_ADD,FM_ADD,FM_ADD,FM_ADD,FM_ADD
	,FM_CRYPTO,FM_CRYPTO,FM_CRYPTO,FM_CRYPTO,FM_AND,FM_AND,FM_SHIFT,FM_JUMP,FM_SET,FM_CLR
	,FM_CLR,FM_MOV,FM_MOV,FM_CALL,FM_CALL,FM_JUMP,FM_SYNC,FM_MOV,FM_CJUMP,FM_CJUMP
	,FM_CMP,FM_CMP,FM_SYNC,FM_CNT,FM_CNT,FM_CMP,FM_CMP,FM_CMP,FM_CMP,FM_CMP
	,FM_CMP,FM_CMP,FM_CMP,FM_CMP,FM_CMP,FM_CNT,FM_HASH,FM_HASH,FM_HASH,FM_HASH
	,FM_HASH,FM_HASH,FM_HASH,FM_HASH,FM_CMOV,FM_CMOV,FM_CMOV,FM_CMOV,FM_HW,FM_HW
	,FM_HW,FM_SYNC,FM_HW,FM_SYNC,FM_MOV,FM_XOR,FM_XOR,FM_HW,FM_MOV,FM_MOV
	,FM_ABS,FM_ABS,FM_CMP,FM_CMP,FM_ADD,FM_ADD,FM_CMP,FM_CMP,FM_CMP,FM_CMP
	,FM_CMP,FM_CMP,FM_CMP,FM_CMP,FM_CMP,FM_CMOV,FM_CVT,FM_CVT,FM_CVT,FM_CVT
	,FM_CVT,FM_CVT,FM_CVT,FM_CVT,FM_CVT,FM_CVT,FM_CVT,FM_CVT,FM_CVT,FM_CVT
	,FM_CVT,FM_CVT,FM_CVT,FM_DIV,FM_FMA,FM_MAX,FM_MAX,FM_MAX,FM_MAX,FM_MAX
	,FM_MAX,FM_MIN,FM_MIN,FM_MIN,FM_MIN,FM_MIN,FM_MIN,FM_FMA,FM_FMS,FM_MOV
	,FM_FMS,FM_MUL,FM_MUL,FM_NEG,FM_FMA,FM_FMS,FM_NEG,FM_RCP,FM_RCP,FM_RCP
	,FM_RND,FM_RND,FM_RND,FM_RND,FM_RND,FM_RND,FM_RND,FM_SQRT,FM_SQRT,FM_SQRT
	,FM_SUB,FM_SYNC,FM_OS,FM_HW,FM_SYNC,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD
	,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD
	,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD
	,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD
	,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_LOAD,FM_SHIFT,FM_SHIFT,FM_FMA,FM_ADD,FM_SUB
	,FM_MOV,FM_MOV,FM_MOV,FM_MOV,FM_MOV,FM_MOV,FM_MOV,FM_FMS,FM_MUL,FM_NOT
	,FM_MOV,FM_NEG,FM_OR,FM_OR,FM_MUL,FM_MUL,FM_MUL,FM_PREFETCH,FM_PREFETCH,FM_RND
	,FM_RND,FM_UNDEF,FM_RET,FM_BSWAP,FM_BSWAP,FM_BSWAP,FM_BSWAP,FM_ROT,FM_SHIFT,FM_SHIFT
	,FM_SUB,FM_SUB,FM_SUB,FM_SUB,FM_SUB,FM_SUB,FM_SUB,FM_SUB,FM_ADD,FM_ADD
	,FM_ADD,FM_ADD,FM_ADD,FM_ADD,FM_ADD,FM_SUB,FM_SUB,FM_MOV,FM_CVT,FM_DIV
	,FM_CRYPTO,FM_CRYPTO,FM_CRYPTO,FM_CRYPTO,FM_CRYPTO,FM_CRYPTO,FM_CRYPTO,FM_CRYPTO,FM_CRYPTO,FM_CRYPTO
	,FM_ADD,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SUB,FM_SHIFT,FM_FMA,FM_MAX
	,FM_MAX,FM_MAX,FM_OS,FM_MIN,FM_MIN,FM_MIN,FM_MUL,FM_MUL,FM_SUB,FM_SUB
	,FM_MOV,FM_FMS,FM_MUL,FM_MUL,FM_MUL,FM_ABS,FM_ADD,FM_MUL,FM_MUL,FM_MUL
	,FM_MUL,FM_MUL,FM_MUL,FM_MUL,FM_NEG,FM_MUL,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT
	,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SUB,FM_MOV,FM_MOV
	,FM_MOV,FM_MOV,FM_ADD,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT
	,FM_SHIFT,FM_SHIFT,FM_SUB,FM_SUB,FM_SUB,FM_SUB,FM_STORE,FM_STORE,FM_STORE,FM_STORE
	,FM_STORE,FM_STORE,FM_STORE,FM_STORE,FM_STORE,FM_STORE,FM_STORE,FM_STORE,FM_STORE,FM_STORE
	,FM_STORE,FM_STORE,FM_STORE,FM_STORE,FM_STORE,FM_STORE,FM_STORE,FM_STORE,FM_STORE,FM_STORE
	,FM_STORE,FM_STORE,FM_SUB,FM_SUB,FM_SUB,FM_SUB,FM_ADD,FM_OS,FM_HW,FM_HW
	,FM_MOV,FM_MOV,FM_CJUMP,FM_CJUMP,FM_MOV,FM_MOV,FM_SUB,FM_SUB,FM_SUB,FM_SUB
	,FM_SUB,FM_SUB,FM_ADD,FM_ADD,FM_ADD,FM_ADD,FM_ADD,FM_ADD,FM_ADD,FM_MOV
	,FM_CVT,FM_DIV,FM_ADD,FM_SUB,FM_FMA,FM_MAX,FM_MAX,FM_MAX,FM_MIN,FM_MIN
	,FM_MIN,FM_ADD,FM_ADD,FM_SUB,FM_SUB,FM_MOV,FM_FMS,FM_MUL,FM_MUL,FM_MUL
	,FM_ADD,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SUB,FM_MOV,FM_MOV
	,FM_RCP,FM_ADD,FM_SHIFT,FM_SHIFT,FM_RCP,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT,FM_SHIFT
	,FM_ADD,FM_SHIFT,FM_SUB,FM_SUB,FM_SUB,FM_SUB,FM_CRYPTO,FM_CRYPTO,FM_MOV,FM_MOV
	,FM_CRYPTO,FM_CRYPTO
};
unsigned int arm64_dflt_anno[423] = {
	A_NA,A_NA,A_SETFLAGS,A_NA,A_NA,A_NA,A_NA,A_SETFLAGS,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_SETFLAGS,A_NA,A_JUMP,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_CALL,A_CALL,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_SETFLAGS,A_SETFLAGS,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_SETFLAGS,A_SETFLAGS,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_SETFLAGS,A_SETFLAGS,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_SETFLAGS,A_SETFLAGS,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_SETFLAGS,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_SETFLAGS,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA,A_NA
	,A_NA,A_NA
};
unsigned int arm64_variants_simd[1666] = {BAD_INSN_CODE,S_SCALAR
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SIMD
	,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD
	,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD
	,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR
	,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD
	,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD
	,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD
	,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD
	,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD
	,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD
	,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR
	,S_SCALAR,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SCALAR
	,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD
	,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR
	,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR
	,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SCALAR,S_SCALAR,S_SCALAR
	,S_SCALAR,S_SIMD,S_SIMD,S_SCALAR,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD,S_SIMD
	,S_SIMD,S_SIMD,S_SIMD,S_SIMD
};
unsigned char arm64_noprnd_min[423] = {
	2,3,3,3,3,3,2,3,2,2,2,2,2,2,2,3,3,3,1,4,2,3,3,3,1,1,1,1,3,2,2,3,3,1,2,2,3,3,3,3,3,3,3,2,2,3,2,3,3,3,3
	,3,3,3,3,3,3,3,3,1,1,1,1,0,1,2,3,3,0,4,4,3,2,3,3,3,2,3,3,3,3,3,3,3,2,2,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2
	,2,2,2,3,4,3,3,2,2,2,2,3,3,2,2,2,2,3,3,2,4,3,3,2,4,4,3,2,3,2,2,2,2,2,2,2,2,2,3,2,3,1,1,1,0,2,2,2,2,2
	,2,2,2,2,2,2,3,2,2,2,3,3,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,3,2,2,2,3,3,4,3,3,2,2,2,2,2,2,2,4,3,2
	,2,2,3,2,3,3,3,2,2,3,3,2,0,2,2,2,2,3,3,3,3,3,3,3,3,3,3,3,2,3,3,2,2,3,3,3,3,4,2,3,3,2,3,3,3,2,3,3,2,3
	,3,3,3,3,3,3,3,3,4,3,3,2,1,3,3,2,3,3,3,3,2,4,3,3,3,2,3,3,3,3,3,3,3,3,2,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2
	,2,2,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,2,4,3,3,3,3,3,2,2,2,2,2,2,2,2,2,4,3,3,3,3,3,3,3,2,1,4,5
	,3,3,3,3,3,3,3,3,3,3,3,3,2,3,3,2,2,3,3,4,2,3,3,3,4,3,3,2,3,3,2,3,3,3,3,2,4,3,3,3,3,3,3,3,3,3,3,3,2,2
	,2,3,3,3,2,3,3,3,3,3,2,3,3,3,3,3,3,3,2,2,3,3
};
unsigned char arm64_noprnd_max[423] = {
	2,3,3,3,3,3,3,3,2,2,2,2,2,2,2,3,3,3,1,4,3,3,3,3,1,1,1,1,3,2,2,3,3,1,2,2,3,3,3,3,3,3,3,2,2,3,2,3,3,3,3
	,3,3,3,3,3,3,3,3,1,1,1,1,0,1,2,3,3,0,4,4,3,2,3,3,3,3,3,3,3,3,3,3,3,2,2,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2
	,2,3,3,3,4,3,3,3,2,3,2,3,3,3,2,3,2,3,3,2,4,3,3,2,4,4,3,2,3,2,2,2,2,2,2,2,2,2,3,2,3,1,1,1,1,2,2,2,2,2
	,2,2,2,2,2,2,3,2,2,2,3,3,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,3,2,2,2,3,3,4,3,3,2,2,2,2,2,2,2,4,3,2
	,2,2,3,3,3,3,3,2,2,3,3,2,1,2,2,2,2,3,3,3,3,3,3,3,3,3,3,3,2,3,3,2,2,3,3,3,3,4,3,3,3,2,3,3,3,2,3,3,2,3
	,3,3,3,3,3,3,3,3,4,3,3,2,1,3,3,2,3,3,3,3,2,4,3,3,3,2,3,3,3,3,3,3,3,3,2,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2
	,2,2,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,2,4,3,3,3,3,3,2,2,2,2,2,2,2,2,2,4,3,3,3,3,3,3,3,2,1,5,5
	,3,3,3,3,3,3,3,3,3,3,3,3,2,3,3,2,2,3,3,4,3,3,3,3,4,3,3,2,3,3,2,3,3,3,3,2,4,3,3,3,3,3,3,3,3,3,3,3,2,2
	,2,3,3,3,2,3,3,3,3,3,2,3,3,3,3,3,3,3,2,2,3,3
};
char* arm64_reg_names_0[] = {"W0","W1","W2","W3","W4","W5","W6","W7","W8","W9","W10","W11","W12","W13","W14","W15","W16","W17","W18","W19","W20","W21","W22","W23","W24","W25","W26","W27","W28","W29","W30","WZR"};
char* arm64_reg_names_1[] = {"X0","X1","X2","X3","X4","X5","X6","X7","X8","X9","X10","X11","X12","X13","X14","X15","X16","X17","X18","X19","X20","X21","X22","X23","X24","X25","X26","X27","X28","X29","X30","XZR"};
char* arm64_reg_names_2[] = {"B0","B1","B2","B3","B4","B5","B6","B7","B8","B9","B10","B11","B12","B13","B14","B15","B16","B17","B18","B19","B20","B21","B22","B23","B24","B25","B26","B27","B28","B29","B30","B31"};
char* arm64_reg_names_3[] = {"H0","H1","H2","H3","H4","H5","H6","H7","H8","H9","H10","H11","H12","H13","H14","H15","H16","H17","H18","H19","H20","H21","H22","H23","H24","H25","H26","H27","H28","H29","H30","H31"};
char* arm64_reg_names_4[] = {"S0","S1","S2","S3","S4","S5","S6","S7","S8","S9","S10","S11","S12","S13","S14","S15","S16","S17","S18","S19","S20","S21","S22","S23","S24","S25","S26","S27","S28","S29","S30","S31"};
char* arm64_reg_names_5[] = {"D0","D1","D2","D3","D4","D5","D6","D7","D8","D9","D10","D11","D12","D13","D14","D15","D16","D17","D18","D19","D20","D21","D22","D23","D24","D25","D26","D27","D28","D29","D30","D31"};
char* arm64_reg_names_6[] = {"Q0","Q1","Q2","Q3","Q4","Q5","Q6","Q7","Q8","Q9","Q10","Q11","Q12","Q13","Q14","Q15","Q16","Q17","Q18","Q19","Q20","Q21","Q22","Q23","Q24","Q25","Q26","Q27","Q28","Q29","Q30","Q31"};
char* arm64_reg_names_7[] = {"V0","V1","V2","V3","V4","V5","V6","V7","V8","V9","V10","V11","V12","V13","V14","V15","V16","V17","V18","V19","V20","V21","V22","V23","V24","V25","V26","V27","V28","V29","V30","V31"};
char* arm64_reg_names_8[] = {"FPSCR","APSR","APSR_NZCV","APSR_NZCVQ","APSR_G","APSR_NZCVQG",NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL};
char** arm64_reg_names[] = {arm64_reg_names_0,arm64_reg_names_1,arm64_reg_names_2,arm64_reg_names_3,arm64_reg_names_4,arm64_reg_names_5,arm64_reg_names_6,arm64_reg_names_7,arm64_reg_names_8};
reg_t arm64_reg_0_0 = {0,0};
reg_t arm64_reg_0_1 = {0,1};
reg_t arm64_reg_0_2 = {0,2};
reg_t arm64_reg_0_3 = {0,3};
reg_t arm64_reg_0_4 = {0,4};
reg_t arm64_reg_0_5 = {0,5};
reg_t arm64_reg_0_6 = {0,6};
reg_t arm64_reg_0_7 = {0,7};
reg_t arm64_reg_0_8 = {0,8};
reg_t arm64_reg_0_9 = {0,9};
reg_t arm64_reg_0_10 = {0,10};
reg_t arm64_reg_0_11 = {0,11};
reg_t arm64_reg_0_12 = {0,12};
reg_t arm64_reg_0_13 = {0,13};
reg_t arm64_reg_0_14 = {0,14};
reg_t arm64_reg_0_15 = {0,15};
reg_t arm64_reg_0_16 = {0,16};
reg_t arm64_reg_0_17 = {0,17};
reg_t arm64_reg_0_18 = {0,18};
reg_t arm64_reg_0_19 = {0,19};
reg_t arm64_reg_0_20 = {0,20};
reg_t arm64_reg_0_21 = {0,21};
reg_t arm64_reg_0_22 = {0,22};
reg_t arm64_reg_0_23 = {0,23};
reg_t arm64_reg_0_24 = {0,24};
reg_t arm64_reg_0_25 = {0,25};
reg_t arm64_reg_0_26 = {0,26};
reg_t arm64_reg_0_27 = {0,27};
reg_t arm64_reg_0_28 = {0,28};
reg_t arm64_reg_0_29 = {0,29};
reg_t arm64_reg_0_30 = {0,30};
reg_t arm64_reg_0_31 = {0,31};
reg_t arm64_reg_1_0 = {1,0};
reg_t arm64_reg_1_1 = {1,1};
reg_t arm64_reg_1_2 = {1,2};
reg_t arm64_reg_1_3 = {1,3};
reg_t arm64_reg_1_4 = {1,4};
reg_t arm64_reg_1_5 = {1,5};
reg_t arm64_reg_1_6 = {1,6};
reg_t arm64_reg_1_7 = {1,7};
reg_t arm64_reg_1_8 = {1,8};
reg_t arm64_reg_1_9 = {1,9};
reg_t arm64_reg_1_10 = {1,10};
reg_t arm64_reg_1_11 = {1,11};
reg_t arm64_reg_1_12 = {1,12};
reg_t arm64_reg_1_13 = {1,13};
reg_t arm64_reg_1_14 = {1,14};
reg_t arm64_reg_1_15 = {1,15};
reg_t arm64_reg_1_16 = {1,16};
reg_t arm64_reg_1_17 = {1,17};
reg_t arm64_reg_1_18 = {1,18};
reg_t arm64_reg_1_19 = {1,19};
reg_t arm64_reg_1_20 = {1,20};
reg_t arm64_reg_1_21 = {1,21};
reg_t arm64_reg_1_22 = {1,22};
reg_t arm64_reg_1_23 = {1,23};
reg_t arm64_reg_1_24 = {1,24};
reg_t arm64_reg_1_25 = {1,25};
reg_t arm64_reg_1_26 = {1,26};
reg_t arm64_reg_1_27 = {1,27};
reg_t arm64_reg_1_28 = {1,28};
reg_t arm64_reg_1_29 = {1,29};
reg_t arm64_reg_1_30 = {1,30};
reg_t arm64_reg_1_31 = {1,31};
reg_t arm64_reg_2_0 = {2,0};
reg_t arm64_reg_2_1 = {2,1};
reg_t arm64_reg_2_2 = {2,2};
reg_t arm64_reg_2_3 = {2,3};
reg_t arm64_reg_2_4 = {2,4};
reg_t arm64_reg_2_5 = {2,5};
reg_t arm64_reg_2_6 = {2,6};
reg_t arm64_reg_2_7 = {2,7};
reg_t arm64_reg_2_8 = {2,8};
reg_t arm64_reg_2_9 = {2,9};
reg_t arm64_reg_2_10 = {2,10};
reg_t arm64_reg_2_11 = {2,11};
reg_t arm64_reg_2_12 = {2,12};
reg_t arm64_reg_2_13 = {2,13};
reg_t arm64_reg_2_14 = {2,14};
reg_t arm64_reg_2_15 = {2,15};
reg_t arm64_reg_2_16 = {2,16};
reg_t arm64_reg_2_17 = {2,17};
reg_t arm64_reg_2_18 = {2,18};
reg_t arm64_reg_2_19 = {2,19};
reg_t arm64_reg_2_20 = {2,20};
reg_t arm64_reg_2_21 = {2,21};
reg_t arm64_reg_2_22 = {2,22};
reg_t arm64_reg_2_23 = {2,23};
reg_t arm64_reg_2_24 = {2,24};
reg_t arm64_reg_2_25 = {2,25};
reg_t arm64_reg_2_26 = {2,26};
reg_t arm64_reg_2_27 = {2,27};
reg_t arm64_reg_2_28 = {2,28};
reg_t arm64_reg_2_29 = {2,29};
reg_t arm64_reg_2_30 = {2,30};
reg_t arm64_reg_2_31 = {2,31};
reg_t arm64_reg_3_0 = {3,0};
reg_t arm64_reg_3_1 = {3,1};
reg_t arm64_reg_3_2 = {3,2};
reg_t arm64_reg_3_3 = {3,3};
reg_t arm64_reg_3_4 = {3,4};
reg_t arm64_reg_3_5 = {3,5};
reg_t arm64_reg_3_6 = {3,6};
reg_t arm64_reg_3_7 = {3,7};
reg_t arm64_reg_3_8 = {3,8};
reg_t arm64_reg_3_9 = {3,9};
reg_t arm64_reg_3_10 = {3,10};
reg_t arm64_reg_3_11 = {3,11};
reg_t arm64_reg_3_12 = {3,12};
reg_t arm64_reg_3_13 = {3,13};
reg_t arm64_reg_3_14 = {3,14};
reg_t arm64_reg_3_15 = {3,15};
reg_t arm64_reg_3_16 = {3,16};
reg_t arm64_reg_3_17 = {3,17};
reg_t arm64_reg_3_18 = {3,18};
reg_t arm64_reg_3_19 = {3,19};
reg_t arm64_reg_3_20 = {3,20};
reg_t arm64_reg_3_21 = {3,21};
reg_t arm64_reg_3_22 = {3,22};
reg_t arm64_reg_3_23 = {3,23};
reg_t arm64_reg_3_24 = {3,24};
reg_t arm64_reg_3_25 = {3,25};
reg_t arm64_reg_3_26 = {3,26};
reg_t arm64_reg_3_27 = {3,27};
reg_t arm64_reg_3_28 = {3,28};
reg_t arm64_reg_3_29 = {3,29};
reg_t arm64_reg_3_30 = {3,30};
reg_t arm64_reg_3_31 = {3,31};
reg_t arm64_reg_4_0 = {4,0};
reg_t arm64_reg_4_1 = {4,1};
reg_t arm64_reg_4_2 = {4,2};
reg_t arm64_reg_4_3 = {4,3};
reg_t arm64_reg_4_4 = {4,4};
reg_t arm64_reg_4_5 = {4,5};
reg_t arm64_reg_4_6 = {4,6};
reg_t arm64_reg_4_7 = {4,7};
reg_t arm64_reg_4_8 = {4,8};
reg_t arm64_reg_4_9 = {4,9};
reg_t arm64_reg_4_10 = {4,10};
reg_t arm64_reg_4_11 = {4,11};
reg_t arm64_reg_4_12 = {4,12};
reg_t arm64_reg_4_13 = {4,13};
reg_t arm64_reg_4_14 = {4,14};
reg_t arm64_reg_4_15 = {4,15};
reg_t arm64_reg_4_16 = {4,16};
reg_t arm64_reg_4_17 = {4,17};
reg_t arm64_reg_4_18 = {4,18};
reg_t arm64_reg_4_19 = {4,19};
reg_t arm64_reg_4_20 = {4,20};
reg_t arm64_reg_4_21 = {4,21};
reg_t arm64_reg_4_22 = {4,22};
reg_t arm64_reg_4_23 = {4,23};
reg_t arm64_reg_4_24 = {4,24};
reg_t arm64_reg_4_25 = {4,25};
reg_t arm64_reg_4_26 = {4,26};
reg_t arm64_reg_4_27 = {4,27};
reg_t arm64_reg_4_28 = {4,28};
reg_t arm64_reg_4_29 = {4,29};
reg_t arm64_reg_4_30 = {4,30};
reg_t arm64_reg_4_31 = {4,31};
reg_t arm64_reg_5_0 = {5,0};
reg_t arm64_reg_5_1 = {5,1};
reg_t arm64_reg_5_2 = {5,2};
reg_t arm64_reg_5_3 = {5,3};
reg_t arm64_reg_5_4 = {5,4};
reg_t arm64_reg_5_5 = {5,5};
reg_t arm64_reg_5_6 = {5,6};
reg_t arm64_reg_5_7 = {5,7};
reg_t arm64_reg_5_8 = {5,8};
reg_t arm64_reg_5_9 = {5,9};
reg_t arm64_reg_5_10 = {5,10};
reg_t arm64_reg_5_11 = {5,11};
reg_t arm64_reg_5_12 = {5,12};
reg_t arm64_reg_5_13 = {5,13};
reg_t arm64_reg_5_14 = {5,14};
reg_t arm64_reg_5_15 = {5,15};
reg_t arm64_reg_5_16 = {5,16};
reg_t arm64_reg_5_17 = {5,17};
reg_t arm64_reg_5_18 = {5,18};
reg_t arm64_reg_5_19 = {5,19};
reg_t arm64_reg_5_20 = {5,20};
reg_t arm64_reg_5_21 = {5,21};
reg_t arm64_reg_5_22 = {5,22};
reg_t arm64_reg_5_23 = {5,23};
reg_t arm64_reg_5_24 = {5,24};
reg_t arm64_reg_5_25 = {5,25};
reg_t arm64_reg_5_26 = {5,26};
reg_t arm64_reg_5_27 = {5,27};
reg_t arm64_reg_5_28 = {5,28};
reg_t arm64_reg_5_29 = {5,29};
reg_t arm64_reg_5_30 = {5,30};
reg_t arm64_reg_5_31 = {5,31};
reg_t arm64_reg_6_0 = {6,0};
reg_t arm64_reg_6_1 = {6,1};
reg_t arm64_reg_6_2 = {6,2};
reg_t arm64_reg_6_3 = {6,3};
reg_t arm64_reg_6_4 = {6,4};
reg_t arm64_reg_6_5 = {6,5};
reg_t arm64_reg_6_6 = {6,6};
reg_t arm64_reg_6_7 = {6,7};
reg_t arm64_reg_6_8 = {6,8};
reg_t arm64_reg_6_9 = {6,9};
reg_t arm64_reg_6_10 = {6,10};
reg_t arm64_reg_6_11 = {6,11};
reg_t arm64_reg_6_12 = {6,12};
reg_t arm64_reg_6_13 = {6,13};
reg_t arm64_reg_6_14 = {6,14};
reg_t arm64_reg_6_15 = {6,15};
reg_t arm64_reg_6_16 = {6,16};
reg_t arm64_reg_6_17 = {6,17};
reg_t arm64_reg_6_18 = {6,18};
reg_t arm64_reg_6_19 = {6,19};
reg_t arm64_reg_6_20 = {6,20};
reg_t arm64_reg_6_21 = {6,21};
reg_t arm64_reg_6_22 = {6,22};
reg_t arm64_reg_6_23 = {6,23};
reg_t arm64_reg_6_24 = {6,24};
reg_t arm64_reg_6_25 = {6,25};
reg_t arm64_reg_6_26 = {6,26};
reg_t arm64_reg_6_27 = {6,27};
reg_t arm64_reg_6_28 = {6,28};
reg_t arm64_reg_6_29 = {6,29};
reg_t arm64_reg_6_30 = {6,30};
reg_t arm64_reg_6_31 = {6,31};
reg_t arm64_reg_7_0 = {7,0};
reg_t arm64_reg_7_1 = {7,1};
reg_t arm64_reg_7_2 = {7,2};
reg_t arm64_reg_7_3 = {7,3};
reg_t arm64_reg_7_4 = {7,4};
reg_t arm64_reg_7_5 = {7,5};
reg_t arm64_reg_7_6 = {7,6};
reg_t arm64_reg_7_7 = {7,7};
reg_t arm64_reg_7_8 = {7,8};
reg_t arm64_reg_7_9 = {7,9};
reg_t arm64_reg_7_10 = {7,10};
reg_t arm64_reg_7_11 = {7,11};
reg_t arm64_reg_7_12 = {7,12};
reg_t arm64_reg_7_13 = {7,13};
reg_t arm64_reg_7_14 = {7,14};
reg_t arm64_reg_7_15 = {7,15};
reg_t arm64_reg_7_16 = {7,16};
reg_t arm64_reg_7_17 = {7,17};
reg_t arm64_reg_7_18 = {7,18};
reg_t arm64_reg_7_19 = {7,19};
reg_t arm64_reg_7_20 = {7,20};
reg_t arm64_reg_7_21 = {7,21};
reg_t arm64_reg_7_22 = {7,22};
reg_t arm64_reg_7_23 = {7,23};
reg_t arm64_reg_7_24 = {7,24};
reg_t arm64_reg_7_25 = {7,25};
reg_t arm64_reg_7_26 = {7,26};
reg_t arm64_reg_7_27 = {7,27};
reg_t arm64_reg_7_28 = {7,28};
reg_t arm64_reg_7_29 = {7,29};
reg_t arm64_reg_7_30 = {7,30};
reg_t arm64_reg_7_31 = {7,31};
reg_t arm64_reg_8_0 = {8,0};
reg_t arm64_reg_8_1 = {8,1};
reg_t arm64_reg_8_2 = {8,2};
reg_t arm64_reg_8_3 = {8,3};
reg_t arm64_reg_8_4 = {8,4};
reg_t arm64_reg_8_5 = {8,5};
reg_t arm64_reg_rip  = {RIP_TYPE, 0};
reg_t* arm64_regs_0[] = {&arm64_reg_0_0,&arm64_reg_0_1,&arm64_reg_0_2,&arm64_reg_0_3,&arm64_reg_0_4,&arm64_reg_0_5,&arm64_reg_0_6,&arm64_reg_0_7,&arm64_reg_0_8,&arm64_reg_0_9,&arm64_reg_0_10,&arm64_reg_0_11,&arm64_reg_0_12,&arm64_reg_0_13,&arm64_reg_0_14,&arm64_reg_0_15,&arm64_reg_0_16,&arm64_reg_0_17,&arm64_reg_0_18,&arm64_reg_0_19,&arm64_reg_0_20,&arm64_reg_0_21,&arm64_reg_0_22,&arm64_reg_0_23,&arm64_reg_0_24,&arm64_reg_0_25,&arm64_reg_0_26,&arm64_reg_0_27,&arm64_reg_0_28,&arm64_reg_0_29,&arm64_reg_0_30,&arm64_reg_0_31};
reg_t* arm64_regs_1[] = {&arm64_reg_1_0,&arm64_reg_1_1,&arm64_reg_1_2,&arm64_reg_1_3,&arm64_reg_1_4,&arm64_reg_1_5,&arm64_reg_1_6,&arm64_reg_1_7,&arm64_reg_1_8,&arm64_reg_1_9,&arm64_reg_1_10,&arm64_reg_1_11,&arm64_reg_1_12,&arm64_reg_1_13,&arm64_reg_1_14,&arm64_reg_1_15,&arm64_reg_1_16,&arm64_reg_1_17,&arm64_reg_1_18,&arm64_reg_1_19,&arm64_reg_1_20,&arm64_reg_1_21,&arm64_reg_1_22,&arm64_reg_1_23,&arm64_reg_1_24,&arm64_reg_1_25,&arm64_reg_1_26,&arm64_reg_1_27,&arm64_reg_1_28,&arm64_reg_1_29,&arm64_reg_1_30,&arm64_reg_1_31};
reg_t* arm64_regs_2[] = {&arm64_reg_2_0,&arm64_reg_2_1,&arm64_reg_2_2,&arm64_reg_2_3,&arm64_reg_2_4,&arm64_reg_2_5,&arm64_reg_2_6,&arm64_reg_2_7,&arm64_reg_2_8,&arm64_reg_2_9,&arm64_reg_2_10,&arm64_reg_2_11,&arm64_reg_2_12,&arm64_reg_2_13,&arm64_reg_2_14,&arm64_reg_2_15,&arm64_reg_2_16,&arm64_reg_2_17,&arm64_reg_2_18,&arm64_reg_2_19,&arm64_reg_2_20,&arm64_reg_2_21,&arm64_reg_2_22,&arm64_reg_2_23,&arm64_reg_2_24,&arm64_reg_2_25,&arm64_reg_2_26,&arm64_reg_2_27,&arm64_reg_2_28,&arm64_reg_2_29,&arm64_reg_2_30,&arm64_reg_2_31};
reg_t* arm64_regs_3[] = {&arm64_reg_3_0,&arm64_reg_3_1,&arm64_reg_3_2,&arm64_reg_3_3,&arm64_reg_3_4,&arm64_reg_3_5,&arm64_reg_3_6,&arm64_reg_3_7,&arm64_reg_3_8,&arm64_reg_3_9,&arm64_reg_3_10,&arm64_reg_3_11,&arm64_reg_3_12,&arm64_reg_3_13,&arm64_reg_3_14,&arm64_reg_3_15,&arm64_reg_3_16,&arm64_reg_3_17,&arm64_reg_3_18,&arm64_reg_3_19,&arm64_reg_3_20,&arm64_reg_3_21,&arm64_reg_3_22,&arm64_reg_3_23,&arm64_reg_3_24,&arm64_reg_3_25,&arm64_reg_3_26,&arm64_reg_3_27,&arm64_reg_3_28,&arm64_reg_3_29,&arm64_reg_3_30,&arm64_reg_3_31};
reg_t* arm64_regs_4[] = {&arm64_reg_4_0,&arm64_reg_4_1,&arm64_reg_4_2,&arm64_reg_4_3,&arm64_reg_4_4,&arm64_reg_4_5,&arm64_reg_4_6,&arm64_reg_4_7,&arm64_reg_4_8,&arm64_reg_4_9,&arm64_reg_4_10,&arm64_reg_4_11,&arm64_reg_4_12,&arm64_reg_4_13,&arm64_reg_4_14,&arm64_reg_4_15,&arm64_reg_4_16,&arm64_reg_4_17,&arm64_reg_4_18,&arm64_reg_4_19,&arm64_reg_4_20,&arm64_reg_4_21,&arm64_reg_4_22,&arm64_reg_4_23,&arm64_reg_4_24,&arm64_reg_4_25,&arm64_reg_4_26,&arm64_reg_4_27,&arm64_reg_4_28,&arm64_reg_4_29,&arm64_reg_4_30,&arm64_reg_4_31};
reg_t* arm64_regs_5[] = {&arm64_reg_5_0,&arm64_reg_5_1,&arm64_reg_5_2,&arm64_reg_5_3,&arm64_reg_5_4,&arm64_reg_5_5,&arm64_reg_5_6,&arm64_reg_5_7,&arm64_reg_5_8,&arm64_reg_5_9,&arm64_reg_5_10,&arm64_reg_5_11,&arm64_reg_5_12,&arm64_reg_5_13,&arm64_reg_5_14,&arm64_reg_5_15,&arm64_reg_5_16,&arm64_reg_5_17,&arm64_reg_5_18,&arm64_reg_5_19,&arm64_reg_5_20,&arm64_reg_5_21,&arm64_reg_5_22,&arm64_reg_5_23,&arm64_reg_5_24,&arm64_reg_5_25,&arm64_reg_5_26,&arm64_reg_5_27,&arm64_reg_5_28,&arm64_reg_5_29,&arm64_reg_5_30,&arm64_reg_5_31};
reg_t* arm64_regs_6[] = {&arm64_reg_6_0,&arm64_reg_6_1,&arm64_reg_6_2,&arm64_reg_6_3,&arm64_reg_6_4,&arm64_reg_6_5,&arm64_reg_6_6,&arm64_reg_6_7,&arm64_reg_6_8,&arm64_reg_6_9,&arm64_reg_6_10,&arm64_reg_6_11,&arm64_reg_6_12,&arm64_reg_6_13,&arm64_reg_6_14,&arm64_reg_6_15,&arm64_reg_6_16,&arm64_reg_6_17,&arm64_reg_6_18,&arm64_reg_6_19,&arm64_reg_6_20,&arm64_reg_6_21,&arm64_reg_6_22,&arm64_reg_6_23,&arm64_reg_6_24,&arm64_reg_6_25,&arm64_reg_6_26,&arm64_reg_6_27,&arm64_reg_6_28,&arm64_reg_6_29,&arm64_reg_6_30,&arm64_reg_6_31};
reg_t* arm64_regs_7[] = {&arm64_reg_7_0,&arm64_reg_7_1,&arm64_reg_7_2,&arm64_reg_7_3,&arm64_reg_7_4,&arm64_reg_7_5,&arm64_reg_7_6,&arm64_reg_7_7,&arm64_reg_7_8,&arm64_reg_7_9,&arm64_reg_7_10,&arm64_reg_7_11,&arm64_reg_7_12,&arm64_reg_7_13,&arm64_reg_7_14,&arm64_reg_7_15,&arm64_reg_7_16,&arm64_reg_7_17,&arm64_reg_7_18,&arm64_reg_7_19,&arm64_reg_7_20,&arm64_reg_7_21,&arm64_reg_7_22,&arm64_reg_7_23,&arm64_reg_7_24,&arm64_reg_7_25,&arm64_reg_7_26,&arm64_reg_7_27,&arm64_reg_7_28,&arm64_reg_7_29,&arm64_reg_7_30,&arm64_reg_7_31};
reg_t* arm64_regs_8[] = {&arm64_reg_8_0,&arm64_reg_8_1,&arm64_reg_8_2,&arm64_reg_8_3,&arm64_reg_8_4,&arm64_reg_8_5,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL,NULL};
reg_t** arm64_regs[] = {arm64_regs_0,arm64_regs_1,arm64_regs_2,arm64_regs_3,arm64_regs_4,arm64_regs_5,arm64_regs_6,arm64_regs_7,arm64_regs_8};
char arm64_reg_sizes[9] = {
	DATASZ_32b,DATASZ_64b,DATASZ_8b,DATASZ_16b,DATASZ_32b,DATASZ_64b,DATASZ_128b,DATASZ_128b,DATASZ_64b
};
char arm64_reg_families[9] = {
	GENREG,GENREG,SSEREG,SSEREG,SSEREG,SSEREG,SSEREG,SSEREG,SPCREG
};
char* arm64_iset_names[2] = {"",
	"ARM64"
};
int16_t arm64_variants_opcodes[1666] = {BAD_INSN_CODE,I_ABS
	,I_ABS,I_ABS,I_ADCS,I_ADCS,I_ADC,I_ADC,I_ADDHN2,I_ADDHN,I_ADDP,I_ADDP
	,I_ADDP,I_ADDS,I_ADDS,I_ADDS,I_ADDS,I_ADDS,I_ADDS,I_ADDS,I_ADDV,I_ADDV
	,I_ADDV,I_ADD,I_ADD,I_ADD,I_ADD,I_ADD,I_ADD,I_ADD,I_ADD,I_ADD
	,I_ADD,I_ADRP,I_ADR,I_AESD,I_AESE,I_AESIMC,I_AESMC,I_ANDS,I_ANDS,I_ANDS
	,I_ANDS,I_AND,I_AND,I_AND,I_AND,I_AND,I_ASR,I_ASR,I_BFM,I_BFM
	,I_BICS,I_BICS,I_BIC,I_BIC,I_BIC,I_BIC,I_BIC,I_BIF,I_BIT,I_BLR
	,I_BL,I_BRK,I_BR,I_BSL,I_B,I_B,I_CBNZ,I_CBNZ,I_CBZ,I_CBZ
	,I_CCMN,I_CCMN,I_CCMN,I_CCMN,I_CCMP,I_CCMP,I_CCMP,I_CCMP,I_CLREX,I_CLS
	,I_CLS,I_CLS,I_CLZ,I_CLZ,I_CLZ,I_CMEQ,I_CMEQ,I_CMEQ,I_CMEQ,I_CMEQ
	,I_CMEQ,I_CMGE,I_CMGE,I_CMGE,I_CMGE,I_CMGE,I_CMGE,I_CMGT,I_CMGT,I_CMGT
	,I_CMGT,I_CMGT,I_CMGT,I_CMHI,I_CMHI,I_CMHI,I_CMHS,I_CMHS,I_CMHS,I_CMLE
	,I_CMLE,I_CMLE,I_CMLT,I_CMLT,I_CMLT,I_CMN,I_CMN,I_CMN,I_CMN,I_CMN
	,I_CMN,I_CMN,I_CMP,I_CMP,I_CMP,I_CMP,I_CMP,I_CMP,I_CMP,I_CMTST
	,I_CMTST,I_CMTST,I_CNT,I_CRC32B,I_CRC32CB,I_CRC32CH,I_CRC32CW,I_CRC32CX,I_CRC32H,I_CRC32W
	,I_CRC32X,I_CSEL,I_CSEL,I_CSINC,I_CSINC,I_CSINV,I_CSINV,I_CSNEG,I_CSNEG,I_DCPS1
	,I_DCPS2,I_DCPS3,I_DMB,I_DRPS,I_DSB,I_DUP,I_DUP,I_DUP,I_DUP,I_DUP
	,I_DUP,I_DUP,I_DUP,I_EON,I_EON,I_EOR,I_EOR,I_EOR,I_EOR,I_EOR
	,I_ERET,I_EXTR,I_EXTR,I_EXT,I_EXT,I_FABD,I_FABD,I_FABD,I_FABD,I_FABS
	,I_FABS,I_FABS,I_FABS,I_FACGE,I_FACGE,I_FACGE,I_FACGE,I_FACGT,I_FACGT,I_FACGT
	,I_FACGT,I_FADDP,I_FADDP,I_FADDP,I_FADDP,I_FADD,I_FADD,I_FADD,I_FADD,I_FCCMPE
	,I_FCCMPE,I_FCCMP,I_FCCMP,I_FCMEQ,I_FCMEQ,I_FCMEQ,I_FCMEQ,I_FCMEQ,I_FCMEQ,I_FCMEQ
	,I_FCMEQ,I_FCMGE,I_FCMGE,I_FCMGE,I_FCMGE,I_FCMGE,I_FCMGE,I_FCMGE,I_FCMGE,I_FCMGT
	,I_FCMGT,I_FCMGT,I_FCMGT,I_FCMGT,I_FCMGT,I_FCMGT,I_FCMGT,I_FCMLE,I_FCMLE,I_FCMLE
	,I_FCMLE,I_FCMLT,I_FCMLT,I_FCMLT,I_FCMLT,I_FCMPE,I_FCMPE,I_FCMPE,I_FCMPE,I_FCMP
	,I_FCMP,I_FCMP,I_FCMP,I_FCSEL,I_FCSEL,I_FCVTAS,I_FCVTAS,I_FCVTAS,I_FCVTAS,I_FCVTAS
	,I_FCVTAS,I_FCVTAS,I_FCVTAS,I_FCVTAU,I_FCVTAU,I_FCVTAU,I_FCVTAU,I_FCVTAU,I_FCVTAU,I_FCVTAU
	,I_FCVTAU,I_FCVTL2,I_FCVTL,I_FCVTMS,I_FCVTMS,I_FCVTMS,I_FCVTMS,I_FCVTMS,I_FCVTMS,I_FCVTMS
	,I_FCVTMS,I_FCVTMU,I_FCVTMU,I_FCVTMU,I_FCVTMU,I_FCVTMU,I_FCVTMU,I_FCVTMU,I_FCVTMU,I_FCVTN2
	,I_FCVTNS,I_FCVTNS,I_FCVTNS,I_FCVTNS,I_FCVTNS,I_FCVTNS,I_FCVTNS,I_FCVTNS,I_FCVTNU,I_FCVTNU
	,I_FCVTNU,I_FCVTNU,I_FCVTNU,I_FCVTNU,I_FCVTNU,I_FCVTNU,I_FCVTN,I_FCVTPS,I_FCVTPS,I_FCVTPS
	,I_FCVTPS,I_FCVTPS,I_FCVTPS,I_FCVTPS,I_FCVTPS,I_FCVTPU,I_FCVTPU,I_FCVTPU,I_FCVTPU,I_FCVTPU
	,I_FCVTPU,I_FCVTPU,I_FCVTPU,I_FCVTXN2,I_FCVTXN,I_FCVTXN,I_FCVTZS,I_FCVTZS,I_FCVTZS,I_FCVTZS
	,I_FCVTZS,I_FCVTZS,I_FCVTZS,I_FCVTZS,I_FCVTZS,I_FCVTZS,I_FCVTZS,I_FCVTZS,I_FCVTZS,I_FCVTZS
	,I_FCVTZS,I_FCVTZS,I_FCVTZU,I_FCVTZU,I_FCVTZU,I_FCVTZU,I_FCVTZU,I_FCVTZU,I_FCVTZU,I_FCVTZU
	,I_FCVTZU,I_FCVTZU,I_FCVTZU,I_FCVTZU,I_FCVTZU,I_FCVTZU,I_FCVTZU,I_FCVTZU,I_FCVT,I_FCVT
	,I_FCVT,I_FCVT,I_FCVT,I_FCVT,I_FDIV,I_FDIV,I_FDIV,I_FDIV,I_FMADD,I_FMADD
	,I_FMAXNMP,I_FMAXNMP,I_FMAXNMP,I_FMAXNMP,I_FMAXNMV,I_FMAXNM,I_FMAXNM,I_FMAXNM,I_FMAXNM,I_FMAXP
	,I_FMAXP,I_FMAXP,I_FMAXP,I_FMAXV,I_FMAX,I_FMAX,I_FMAX,I_FMAX,I_FMINNMP,I_FMINNMP
	,I_FMINNMP,I_FMINNMP,I_FMINNMV,I_FMINNM,I_FMINNM,I_FMINNM,I_FMINNM,I_FMINP,I_FMINP,I_FMINP
	,I_FMINP,I_FMINV,I_FMIN,I_FMIN,I_FMIN,I_FMIN,I_FMLA,I_FMLA,I_FMLA,I_FMLA
	,I_FMLA,I_FMLA,I_FMLS,I_FMLS,I_FMLS,I_FMLS,I_FMLS,I_FMLS,I_FMOV,I_FMOV
	,I_FMOV,I_FMOV,I_FMOV,I_FMOV,I_FMOV,I_FMOV,I_FMOV,I_FMOV,I_FMOV,I_FMOV
	,I_FMSUB,I_FMSUB,I_FMULX,I_FMULX,I_FMULX,I_FMULX,I_FMULX,I_FMULX,I_FMULX,I_FMULX
	,I_FMUL,I_FMUL,I_FMUL,I_FMUL,I_FMUL,I_FMUL,I_FMUL,I_FMUL,I_FNEG,I_FNEG
	,I_FNEG,I_FNEG,I_FNMADD,I_FNMADD,I_FNMSUB,I_FNMSUB,I_FNMUL,I_FNMUL,I_FRECPE,I_FRECPE
	,I_FRECPE,I_FRECPE,I_FRECPS,I_FRECPS,I_FRECPS,I_FRECPS,I_FRECPX,I_FRECPX,I_FRINTA,I_FRINTA
	,I_FRINTA,I_FRINTA,I_FRINTI,I_FRINTI,I_FRINTI,I_FRINTI,I_FRINTM,I_FRINTM,I_FRINTM,I_FRINTM
	,I_FRINTN,I_FRINTN,I_FRINTN,I_FRINTN,I_FRINTP,I_FRINTP,I_FRINTP,I_FRINTP,I_FRINTX,I_FRINTX
	,I_FRINTX,I_FRINTX,I_FRINTZ,I_FRINTZ,I_FRINTZ,I_FRINTZ,I_FRSQRTE,I_FRSQRTE,I_FRSQRTE,I_FRSQRTE
	,I_FRSQRTS,I_FRSQRTS,I_FRSQRTS,I_FRSQRTS,I_FSQRT,I_FSQRT,I_FSQRT,I_FSQRT,I_FSUB,I_FSUB
	,I_FSUB,I_FSUB,I_HINT,I_HLT,I_HVC,I_ISB,I_ISB,I_LD1R,I_LD1R,I_LD1R
	,I_LD1R,I_LD1R,I_LD1R,I_LD1,I_LD1,I_LD1,I_LD1,I_LD1,I_LD1,I_LD1
	,I_LD1,I_LD1,I_LD1,I_LD1,I_LD1,I_LD1,I_LD1,I_LD1,I_LD1,I_LD1
	,I_LD1,I_LD1,I_LD1,I_LD1,I_LD1,I_LD1,I_LD1,I_LD2R,I_LD2R,I_LD2R
	,I_LD2R,I_LD2R,I_LD2R,I_LD2,I_LD2,I_LD2,I_LD2,I_LD2,I_LD2,I_LD2
	,I_LD2,I_LD2,I_LD2,I_LD2,I_LD2,I_LD2,I_LD2,I_LD2,I_LD2,I_LD2
	,I_LD2,I_LD2,I_LD2,I_LD2,I_LD2,I_LD2,I_LD2,I_LD3R,I_LD3R,I_LD3R
	,I_LD3R,I_LD3R,I_LD3R,I_LD3,I_LD3,I_LD3,I_LD3,I_LD3,I_LD3,I_LD3
	,I_LD3,I_LD3,I_LD3,I_LD3,I_LD3,I_LD3,I_LD3,I_LD3,I_LD3,I_LD3
	,I_LD3,I_LD3,I_LD3,I_LD3,I_LD3,I_LD3,I_LD3,I_LD4R,I_LD4R,I_LD4R
	,I_LD4R,I_LD4R,I_LD4R,I_LD4,I_LD4,I_LD4,I_LD4,I_LD4,I_LD4,I_LD4
	,I_LD4,I_LD4,I_LD4,I_LD4,I_LD4,I_LD4,I_LD4,I_LD4,I_LD4,I_LD4
	,I_LD4,I_LD4,I_LD4,I_LD4,I_LD4,I_LD4,I_LD4,I_LDARB,I_LDARH,I_LDAR
	,I_LDAR,I_LDAXP,I_LDAXP,I_LDAXRB,I_LDAXRH,I_LDAXR,I_LDAXR,I_LDNP,I_LDNP,I_LDNP
	,I_LDNP,I_LDNP,I_LDPSW,I_LDPSW,I_LDPSW,I_LDP,I_LDP,I_LDP,I_LDP,I_LDP
	,I_LDP,I_LDP,I_LDP,I_LDP,I_LDP,I_LDP,I_LDP,I_LDP,I_LDP,I_LDP
	,I_LDRB,I_LDRB,I_LDRB,I_LDRB,I_LDRB,I_LDRH,I_LDRH,I_LDRH,I_LDRH,I_LDRH
	,I_LDRSB,I_LDRSB,I_LDRSB,I_LDRSB,I_LDRSB,I_LDRSB,I_LDRSB,I_LDRSB,I_LDRSB,I_LDRSB
	,I_LDRSH,I_LDRSH,I_LDRSH,I_LDRSH,I_LDRSH,I_LDRSH,I_LDRSH,I_LDRSH,I_LDRSH,I_LDRSH
	,I_LDRSW,I_LDRSW,I_LDRSW,I_LDRSW,I_LDRSW,I_LDRSW,I_LDR,I_LDR,I_LDR,I_LDR
	,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR
	,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR
	,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR
	,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDR,I_LDTRB,I_LDTRH,I_LDTRSB,I_LDTRSB
	,I_LDTRSH,I_LDTRSH,I_LDTRSW,I_LDTR,I_LDTR,I_LDURB,I_LDURH,I_LDURSB,I_LDURSB,I_LDURSH
	,I_LDURSH,I_LDURSW,I_LDUR,I_LDUR,I_LDUR,I_LDUR,I_LDUR,I_LDUR,I_LDUR,I_LDXP
	,I_LDXP,I_LDXRB,I_LDXRH,I_LDXR,I_LDXR,I_LSL,I_LSL,I_LSR,I_LSR,I_MADD
	,I_MADD,I_MLA,I_MLA,I_MLA,I_MLS,I_MLS,I_MLS,I_MOVI,I_MOVI,I_MOVI
	,I_MOVI,I_MOVI,I_MOVK,I_MOVK,I_MOVN,I_MOVN,I_MOVZ,I_MOVZ,I_MOV,I_MOV
	,I_MOV,I_MOV,I_MOV,I_MOV,I_MOV,I_MOV,I_MOV,I_MOV,I_MOV,I_MOV
	,I_MOV,I_MOV,I_MRS,I_MSR,I_MSR,I_MSUB,I_MSUB,I_MUL,I_MUL,I_MUL
	,I_MUL,I_MUL,I_MVNI,I_MVNI,I_MVNI,I_MVN,I_NEG,I_NEG,I_NEG,I_ORN
	,I_ORN,I_ORN,I_ORR,I_ORR,I_ORR,I_ORR,I_ORR,I_ORR,I_ORR,I_PMULL2
	,I_PMULL2,I_PMULL,I_PMULL,I_PMUL,I_PRFM,I_PRFM,I_PRFM,I_PRFM,I_PRFUM,I_RADDHN2
	,I_RADDHN2,I_RADDHN2,I_RADDHN,I_RADDHN,I_RADDHN,I_RBIT,I_RBIT,I_RBIT,I_RET,I_RET
	,I_REV16,I_REV16,I_REV16,I_REV32,I_REV32,I_REV32,I_REV64,I_REV,I_REV,I_ROR
	,I_ROR,I_RSHRN2,I_RSHRN2,I_RSHRN2,I_RSHRN,I_RSHRN,I_RSHRN,I_RUSBHN2,I_RUSBHN2,I_RUSBHN2
	,I_RUSBHN,I_RUSBHN,I_RUSBHN,I_SABAL2,I_SABAL2,I_SABAL2,I_SABAL,I_SABAL,I_SABAL,I_SABA
	,I_SABDL2,I_SABDL2,I_SABDL2,I_SABDL,I_SABDL,I_SABDL,I_SABD,I_SADALP,I_SADDL2,I_SADDL2
	,I_SADDL2,I_SADDLP,I_SADDLV,I_SADDLV,I_SADDLV,I_SADDL,I_SADDL,I_SADDL,I_SADDW2,I_SADDW2
	,I_SADDW2,I_SADDW,I_SADDW,I_SADDW,I_SBCS,I_SBCS,I_SBC,I_SBC,I_SBFM,I_SBFM
	,I_SCVTF,I_SCVTF,I_SCVTF,I_SCVTF,I_SCVTF,I_SCVTF,I_SCVTF,I_SCVTF,I_SCVTF,I_SCVTF
	,I_SCVTF,I_SCVTF,I_SCVTF,I_SCVTF,I_SCVTF,I_SCVTF,I_SDIV,I_SDIV,I_SHA1C,I_SHA1H
	,I_SHA1M,I_SHA1P,I_SHA1SU0,I_SHA1SU1,I_SHA256H2,I_SHA256H,I_SHA256SU0,I_SHA256SU1,I_SHADD,I_SHLL2
	,I_SHLL2,I_SHLL2,I_SHLL,I_SHLL,I_SHLL,I_SHL,I_SHL,I_SHL,I_SHL,I_SHL
	,I_SHRN2,I_SHRN2,I_SHRN2,I_SHRN,I_SHRN,I_SHRN,I_SHSUB,I_SLI,I_SLI,I_SLI
	,I_SLI,I_SLI,I_SMADDL,I_SMAXP,I_SMAXV,I_SMAXV,I_SMAXV,I_SMAX,I_SMC,I_SMINP
	,I_SMINV,I_SMINV,I_SMINV,I_SMIN,I_SMLAL2,I_SMLAL2,I_SMLAL2,I_SMLAL2,I_SMLAL2,I_SMLAL
	,I_SMLAL,I_SMLAL,I_SMLAL,I_SMLAL,I_SMLSL2,I_SMLSL2,I_SMLSL2,I_SMLSL2,I_SMLSL2,I_SMLSL
	,I_SMLSL,I_SMLSL,I_SMLSL,I_SMLSL,I_SMOV,I_SMOV,I_SMOV,I_SMOV,I_SMOV,I_SMSUBL
	,I_SMULH,I_SMULL2,I_SMULL2,I_SMULL2,I_SMULL2,I_SMULL2,I_SMULL,I_SMULL,I_SMULL,I_SMULL
	,I_SMULL,I_SQABS,I_SQABS,I_SQABS,I_SQABS,I_SQABS,I_SQABS,I_SQADD,I_SQADD,I_SQADD
	,I_SQADD,I_SQADD,I_SQADD,I_SQDMLAL2,I_SQDMLAL2,I_SQDMLAL2,I_SQDMLAL2,I_SQDMLAL,I_SQDMLAL,I_SQDMLAL
	,I_SQDMLAL,I_SQDMLAL,I_SQDMLAL,I_SQDMLAL,I_SQDMLAL,I_SQDMLSL2,I_SQDMLSL2,I_SQDMLSL2,I_SQDMLSL2,I_SQDMLSL
	,I_SQDMLSL,I_SQDMLSL,I_SQDMLSL,I_SQDMLSL,I_SQDMLSL,I_SQDMLSL,I_SQDMLSL,I_SQDMULH,I_SQDMULH,I_SQDMULH
	,I_SQDMULH,I_SQDMULH,I_SQDMULH,I_SQDMULH,I_SQDMULH,I_SQDMULL2,I_SQDMULL2,I_SQDMULL2,I_SQDMULL2,I_SQDMULL
	,I_SQDMULL,I_SQDMULL,I_SQDMULL,I_SQDMULL,I_SQDMULL,I_SQDMULL,I_SQDMULL,I_SQNEG,I_SQNEG,I_SQNEG
	,I_SQNEG,I_SQNEG,I_SQNEG,I_SQRDMULH,I_SQRDMULH,I_SQRDMULH,I_SQRDMULH,I_SQRDMULH,I_SQRDMULH,I_SQRDMULH
	,I_SQRDMULH,I_SQRSHL,I_SQRSHL,I_SQRSHL,I_SQRSHL,I_SQRSHL,I_SQRSHL,I_SQRSHRN2,I_SQRSHRN2,I_SQRSHRN2
	,I_SQRSHRN,I_SQRSHRN,I_SQRSHRN,I_SQRSHRN,I_SQRSHRN,I_SQRSHRN,I_SQRSHRUN2,I_SQRSHRUN2,I_SQRSHRUN2,I_SQRSHRUN
	,I_SQRSHRUN,I_SQRSHRUN,I_SQRSHRUN,I_SQRSHRUN,I_SQRSHRUN,I_SQSHLU,I_SQSHLU,I_SQSHLU,I_SQSHLU,I_SQSHLU
	,I_SQSHLU,I_SQSHLU,I_SQSHLU,I_SQSHL,I_SQSHL,I_SQSHL,I_SQSHL,I_SQSHL,I_SQSHL,I_SQSHL
	,I_SQSHL,I_SQSHL,I_SQSHL,I_SQSHL,I_SQSHL,I_SQSHL,I_SQSHL,I_SQSHRN2,I_SQSHRN2,I_SQSHRN2
	,I_SQSHRN,I_SQSHRN,I_SQSHRN,I_SQSHRN,I_SQSHRN,I_SQSHRN,I_SQSHRUN2,I_SQSHRUN2,I_SQSHRUN2,I_SQSHRUN
	,I_SQSHRUN,I_SQSHRUN,I_SQSHRUN,I_SQSHRUN,I_SQSHRUN,I_SQSUB,I_SQSUB,I_SQSUB,I_SQSUB,I_SQSUB
	,I_SQSUB,I_SQXTN2,I_SQXTN2,I_SQXTN2,I_SQXTN,I_SQXTN,I_SQXTN,I_SQXTN,I_SQXTN,I_SQXTN
	,I_SQXTUN2,I_SQXTUN2,I_SQXTUN2,I_SQXTUN,I_SQXTUN,I_SQXTUN,I_SQXTUN,I_SQXTUN,I_SQXTUN,I_SRHADD
	,I_SRI,I_SRI,I_SRI,I_SRI,I_SRI,I_SRSHL,I_SRSHL,I_SRSHL,I_SRSHR,I_SRSHR
	,I_SRSHR,I_SRSHR,I_SRSHR,I_SRSRA,I_SRSRA,I_SRSRA,I_SRSRA,I_SRSRA,I_SSHLL2,I_SSHLL2
	,I_SSHLL2,I_SSHLL,I_SSHLL,I_SSHLL,I_SSHL,I_SSHL,I_SSHL,I_SSHR,I_SSHR,I_SSHR
	,I_SSHR,I_SSHR,I_SSRA,I_SSRA,I_SSRA,I_SSRA,I_SSRA,I_SSUBL2,I_SSUBL2,I_SSUBL2
	,I_SSUBL,I_SSUBL,I_SSUBL,I_SSUBW2,I_SSUBW2,I_SSUBW2,I_SSUBW,I_SSUBW,I_SSUBW,I_ST1
	,I_ST1,I_ST1,I_ST1,I_ST1,I_ST1,I_ST1,I_ST1,I_ST1,I_ST1,I_ST1
	,I_ST1,I_ST1,I_ST1,I_ST1,I_ST1,I_ST1,I_ST1,I_ST1,I_ST1,I_ST1
	,I_ST1,I_ST1,I_ST1,I_ST2,I_ST2,I_ST2,I_ST2,I_ST2,I_ST2,I_ST2
	,I_ST2,I_ST2,I_ST2,I_ST2,I_ST2,I_ST2,I_ST2,I_ST2,I_ST2,I_ST2
	,I_ST2,I_ST3,I_ST3,I_ST3,I_ST3,I_ST3,I_ST3,I_ST3,I_ST3,I_ST3
	,I_ST3,I_ST3,I_ST3,I_ST3,I_ST3,I_ST3,I_ST3,I_ST3,I_ST3,I_ST4
	,I_ST4,I_ST4,I_ST4,I_ST4,I_ST4,I_ST4,I_ST4,I_ST4,I_ST4,I_ST4
	,I_ST4,I_ST4,I_ST4,I_ST4,I_ST4,I_ST4,I_ST4,I_STLRB,I_STLRH,I_STLR
	,I_STLR,I_STLXP,I_STLXP,I_STLXRB,I_STLXRH,I_STLXR,I_STLXR,I_STNP,I_STNP,I_STNP
	,I_STNP,I_STNP,I_STP,I_STP,I_STP,I_STP,I_STP,I_STP,I_STP,I_STP
	,I_STP,I_STP,I_STP,I_STP,I_STP,I_STP,I_STP,I_STRB,I_STRB,I_STRB
	,I_STRB,I_STRB,I_STRH,I_STRH,I_STRH,I_STRH,I_STRH,I_STR,I_STR,I_STR
	,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR
	,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR
	,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR,I_STR
	,I_STR,I_STR,I_STTRB,I_STTRH,I_STTR,I_STTR,I_STURB,I_STURH,I_STUR,I_STUR
	,I_STUR,I_STUR,I_STUR,I_STUR,I_STUR,I_STXP,I_STXP,I_STXRB,I_STXRH,I_STXR
	,I_STXR,I_SUBHN2,I_SUBHN2,I_SUBHN2,I_SUBHN,I_SUBHN,I_SUBHN,I_SUBS,I_SUBS,I_SUBS
	,I_SUBS,I_SUBS,I_SUBS,I_SUBS,I_SUB,I_SUB,I_SUB,I_SUB,I_SUB,I_SUB
	,I_SUB,I_SUB,I_SUB,I_SUB,I_SUQADD,I_SUQADD,I_SUQADD,I_SUQADD,I_SUQADD,I_SUQADD
	,I_SVC,I_SYSL,I_SYS,I_SYS,I_TBLX,I_TBLX,I_TBLX,I_TBLX,I_TBL,I_TBL
	,I_TBL,I_TBL,I_TBNZ,I_TBNZ,I_TBZ,I_TBZ,I_TRN1,I_TRN1,I_TRN2,I_TRN2
	,I_UABAL2,I_UABAL2,I_UABAL2,I_UABAL,I_UABAL,I_UABAL,I_UABA,I_UABDL2,I_UABDL2,I_UABDL2
	,I_UABDL,I_UABDL,I_UABDL,I_UABD,I_UADALP,I_UADDL2,I_UADDL2,I_UADDL2,I_UADDLP,I_UADDLV
	,I_UADDLV,I_UADDLV,I_UADDL,I_UADDL,I_UADDL,I_UADDW2,I_UADDW2,I_UADDW2,I_UADDW,I_UADDW
	,I_UADDW,I_UBFM,I_UBFM,I_UCVTF,I_UCVTF,I_UCVTF,I_UCVTF,I_UCVTF,I_UCVTF,I_UCVTF
	,I_UCVTF,I_UCVTF,I_UCVTF,I_UCVTF,I_UCVTF,I_UCVTF,I_UCVTF,I_UCVTF,I_UCVTF,I_UDIV
	,I_UDIV,I_UHADD,I_UHSUB,I_UMADDL,I_UMAXP,I_UMAXV,I_UMAXV,I_UMAXV,I_UMAX,I_UMINP
	,I_UMINV,I_UMINV,I_UMINV,I_UMIN,I_UMLAL2,I_UMLAL2,I_UMLAL2,I_UMLAL2,I_UMLAL2,I_UMLAL
	,I_UMLAL,I_UMLAL,I_UMLAL,I_UMLAL,I_UMLSL2,I_UMLSL2,I_UMLSL2,I_UMLSL2,I_UMLSL2,I_UMLSL
	,I_UMLSL,I_UMLSL,I_UMLSL,I_UMLSL,I_UMOV,I_UMOV,I_UMSUBL,I_UMULH,I_UMULL2,I_UMULL2
	,I_UMULL2,I_UMULL2,I_UMULL2,I_UMULL,I_UMULL,I_UMULL,I_UMULL,I_UMULL,I_UQADD,I_UQADD
	,I_UQADD,I_UQADD,I_UQADD,I_UQADD,I_UQRSHL,I_UQRSHL,I_UQRSHL,I_UQRSHL,I_UQRSHL,I_UQRSHL
	,I_UQRSHRN2,I_UQRSHRN2,I_UQRSHRN2,I_UQRSHRN,I_UQRSHRN,I_UQRSHRN,I_UQRSHRN,I_UQRSHRN,I_UQRSHRN,I_UQSHL
	,I_UQSHL,I_UQSHL,I_UQSHL,I_UQSHL,I_UQSHL,I_UQSHL,I_UQSHL,I_UQSHL,I_UQSHL,I_UQSHL
	,I_UQSHL,I_UQSHL,I_UQSHL,I_UQSHRN2,I_UQSHRN2,I_UQSHRN2,I_UQSHRN,I_UQSHRN,I_UQSHRN,I_UQSHRN
	,I_UQSHRN,I_UQSHRN,I_UQSUB,I_UQSUB,I_UQSUB,I_UQSUB,I_UQSUB,I_UQSUB,I_UQXTN2,I_UQXTN2
	,I_UQXTN2,I_UQXTN,I_UQXTN,I_UQXTN,I_UQXTN,I_UQXTN,I_UQXTN,I_URECPE,I_URHADD,I_URSHL
	,I_URSHL,I_URSHL,I_URSHR,I_URSHR,I_URSHR,I_URSHR,I_URSHR,I_URSQRTE,I_URSRA,I_URSRA
	,I_URSRA,I_URSRA,I_URSRA,I_USHLL2,I_USHLL2,I_USHLL2,I_USHLL,I_USHLL,I_USHLL,I_USHL
	,I_USHL,I_USHL,I_USHR,I_USHR,I_USHR,I_USHR,I_USHR,I_USQADD,I_USQADD,I_USQADD
	,I_USQADD,I_USQADD,I_USQADD,I_USRA,I_USRA,I_USRA,I_USRA,I_USRA,I_USUBL2,I_USUBL2
	,I_USUBL2,I_USUBL,I_USUBL,I_USUBL,I_USUBW2,I_USUBW2,I_USUBW2,I_USUBW,I_USUBW,I_USUBW
	,I_UZP1,I_UZP1,I_UZP2,I_UZP2,I_XTN2,I_XTN2,I_XTN2,I_XTN,I_XTN,I_XTN
	,I_ZIP1,I_ZIP1,I_ZIP2,I_ZIP2
};
uint8_t arm64_variants_nboprnd[1666] = {0,2
	,2,2,3,3,3,3,3,3,2,3,3,3,3,3,3,3,3,3,2,2,2,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3,3,3,3,3,3,3,3,3,3,4,4
	,3,3,3,3,2,2,3,3,3,1,1,1,1,3,1,1,2,2,2,2,3,3,3,3,3,3,3,3,1,2,2,2,2,2,2,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3
	,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2,3,3,3,2,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,1
	,1,1,1,0,1,2,2,2,2,2,2,2,2,3,3,3,3,3,3,3,0,4,4,4,4,3,3,3,3,2,2,2,2,3,3,3,3,3,3,3,3,2,2,3,3,3,3,3,3,3
	,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,2,2,3,3,2,2,2,2,2
	,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2
	,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,3,3,3,3,3,3,2,2,2,2,2,2,3,3,2,2,3,3,3,3,3,3,2,2,2,2,2,2,3,3,2,2,2,2
	,2,2,2,2,3,3,3,3,4,4,2,2,3,3,2,3,3,3,3,2,2,3,3,2,3,3,3,3,2,2,3,3,2,3,3,3,3,2,2,3,3,2,3,3,3,3,3,3,3,3
	,3,3,3,3,3,3,3,3,2,2,2,2,2,2,2,2,2,2,2,2,4,4,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,4,4,4,4,3,3,2,2
	,2,2,3,3,3,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,3,3,3,3,2,2,2,2,3,3
	,3,3,1,1,1,0,1,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2
	,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2
	,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,3,3,2,2,2,2,3,3,3,3,3,3,3,3,3,3,3,3,3
	,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2
	,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2
	,2,2,2,2,2,2,2,2,2,3,3,2,2,2,2,3,3,3,3,4,4,3,3,3,3,3,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2
	,2,2,2,2,2,4,4,3,3,3,3,3,2,2,2,2,2,2,2,3,3,3,3,3,3,3,2,2,3,3,3,3,3,3,2,2,2,2,2,3,3,3,3,3,3,2,2,2,1,0
	,2,2,2,2,2,2,2,2,2,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,3,3,3,2,2,2,2,3,3,3,3,3
	,3,3,3,3,3,3,3,3,4,4,3,3,3,3,3,3,2,2,2,2,2,2,3,3,2,2,3,3,3,2,3,3,3,2,3,3,2,3,3,3,3,3,3,3,3,3,3,3,3,3
	,3,3,3,3,3,3,3,3,3,3,3,3,4,3,2,2,2,3,1,3,2,2,2,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,4
	,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3
	,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3
	,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3
	,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3
	,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2
	,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2
	,2,4,4,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2
	,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,4,4,3,3,3,3,3,3,3,3,3,3,3,3,3
	,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,1,5,4,5,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3
	,3,3,3,3,2,3,3,3,2,2,2,2,3,3,3,3,3,3,3,3,3,4,4,3,3,3,3,3,3,2,2,2,2,2,2,3,3,2,2,3,3,3,3,4,3,2,2,2,3,3
	,2,2,2,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,4,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3
	,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,2,2,2,2,3,3
	,3,3,3,3,3,3,3,2,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3
	,3,3,3,3,2,2,2,2,2,2,3,3,3,3
};
#ifndef arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_IMMEDIATE_DATASZ_13b_READ
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_13b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_IMMEDIATE_DATASZ_64b_READ
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_64b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_IMMEDIATE_DATASZ_7b_READ
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_7b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ
#define arm64_TMPL_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ
#define arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE
#define arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ
#define arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE
#define arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ
#define arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE
#define arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ
#define arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE
#define arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ
#define arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE
#define arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ
#define arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE
#define arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ
#define arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE
#define arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ
#define arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE
#define arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ
#define arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE
#define arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_POINTER_DATASZ_14b_READ
#define arm64_TMPL_OPRN_POINTER_DATASZ_14b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ
#define arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_POINTER_DATASZ_28b_READ
#define arm64_TMPL_OPRN_POINTER_DATASZ_28b_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ
#define arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ
#define arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ
#define arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ
#define arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ
#define arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ
#define arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ
#define arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ
#define arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ
#define arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ
#define arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ
#define arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_WRITE
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_WRITE
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ
#define arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE
#define arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ
#define arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ
#define arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_READ
#define arm64_TMPL_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_READ NULL
#endif
#ifndef arm64_TMPL_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_WRITE
#define arm64_TMPL_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_WRITE NULL
#endif
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID 1
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_13b_READ_ID 2
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID 3
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID 4
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID 5
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID 6
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_64b_READ_ID 7
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID 8
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_7b_READ_ID 9
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID 10
#define arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID 11
#define arm64_TMPL_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_ID 12
#define arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID 13
#define arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID 14
#define arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID 15
#define arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID 16
#define arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID 17
#define arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID 18
#define arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID 19
#define arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID 20
#define arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID 21
#define arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID 22
#define arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID 23
#define arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID 24
#define arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID 25
#define arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID 26
#define arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID 27
#define arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID 28
#define arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID 29
#define arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID 30
#define arm64_TMPL_OPRN_POINTER_DATASZ_14b_READ_ID 31
#define arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID 32
#define arm64_TMPL_OPRN_POINTER_DATASZ_28b_READ_ID 33
#define arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID 34
#define arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID 35
#define arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID 36
#define arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID 37
#define arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID 38
#define arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID 39
#define arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_ID 40
#define arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID 41
#define arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_ID 42
#define arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID 43
#define arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID 44
#define arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID 45
#define arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_ID 46
#define arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_ID 47
#define arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID 48
#define arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID 49
#define arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_ID 50
#define arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID 51
#define arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_ID 52
#define arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID 53
#define arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_ID 54
#define arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID 55
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID 56
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_WRITE_ID 57
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID 58
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID 59
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID 60
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID 61
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID 62
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_WRITE_ID 63
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID 64
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_ID 65
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_ID 66
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID 67
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID 68
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_ID 69
#define arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID 70
#define arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID 71
#define arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID 72
#define arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID 73
#define arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID 74
#define arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID 75
#define arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID 76
#define arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID 77
#define arm64_TMPL_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_READ_ID 78
#define arm64_TMPL_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_WRITE_ID 79
oprnd_t* arm64_oprndtmpls[80] = {NULL,
	arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_OPRN_IMMEDIATE_DATASZ_13b_READ,
	arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ,
	arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_OPRN_IMMEDIATE_DATASZ_64b_READ,
	arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_OPRN_IMMEDIATE_DATASZ_7b_READ,
	arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ,
	arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_OPRN_POINTER_DATASZ_14b_READ,
	arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_OPRN_POINTER_DATASZ_28b_READ,
	arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ,
	arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_WRITE,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_WRITE,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE,
	arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE,
	arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ,
	arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE,
	arm64_TMPL_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_READ,
	arm64_TMPL_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_WRITE
};
uint16_t arm64_TMPL_ABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_SINT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_ABS_ARM64_FM_ABS_A_NA_S_SIMD_T_SINT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ABS_ARM64_FM_ABS_A_NA_S_SIMD_T_SINT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ADCS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_ADCS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_ADC_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_ADC_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_ADDHN2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ADDHN_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ADDP_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ADDP_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ADDP_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ADDS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_ADDS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_ADDS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_ADDS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_ADDS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_ADDS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_ADDS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_ADDV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ADDV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ADDV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ADRP_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID};
uint16_t arm64_TMPL_ADR_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID};
uint16_t arm64_TMPL_AESD_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_AESE_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_AESIMC_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_AESMC_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ANDS_ARM64_FM_AND_A_SETFLAGS_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_ANDS_ARM64_FM_AND_A_SETFLAGS_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_ANDS_ARM64_FM_AND_A_SETFLAGS_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_13b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_13b_READ_ID};
uint16_t arm64_TMPL_ANDS_ARM64_FM_AND_A_SETFLAGS_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_AND_ARM64_FM_AND_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_AND_ARM64_FM_AND_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_AND_ARM64_FM_AND_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_13b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_13b_READ_ID};
uint16_t arm64_TMPL_AND_ARM64_FM_AND_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_AND_ARM64_FM_AND_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ASR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_ASR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_BFM_ARM64_FM_SET_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[4] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_BFM_ARM64_FM_SET_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[4] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_BICS_ARM64_FM_CLR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_BICS_ARM64_FM_CLR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_BIC_ARM64_FM_CLR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_BIC_ARM64_FM_CLR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_BIC_ARM64_FM_CLR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID};
uint16_t arm64_TMPL_BIC_ARM64_FM_CLR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID};
uint16_t arm64_TMPL_BIC_ARM64_FM_CLR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_BIF_ARM64_FM_MOV_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_BIT_ARM64_FM_MOV_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_BLR_ARM64_FM_CALL_A_CALL_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[1] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_BL_ARM64_FM_CALL_A_CALL_S_SCALAR_T_SINT_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_POINTER_DATASZ_28b_READ[1] = {arm64_TMPL_OPRN_POINTER_DATASZ_28b_READ_ID};
uint16_t arm64_TMPL_BRK_ARM64_FM_SYNC_A_NA_S_SCALAR_T_INT_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ[1] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID};
uint16_t arm64_TMPL_BR_ARM64_FM_JUMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[1] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_BSL_ARM64_FM_MOV_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_B_ARM64_FM_JUMP_A_JUMP_S_SCALAR_T_SINT_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_POINTER_DATASZ_21b_READ[1] = {arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID};
uint16_t arm64_TMPL_B_ARM64_FM_JUMP_A_JUMP_S_SCALAR_T_SINT_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_POINTER_DATASZ_28b_READ[1] = {arm64_TMPL_OPRN_POINTER_DATASZ_28b_READ_ID};
uint16_t arm64_TMPL_CBNZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_INT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_POINTER_DATASZ_21b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID};
uint16_t arm64_TMPL_CBNZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_INT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_POINTER_DATASZ_21b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID};
uint16_t arm64_TMPL_CBZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_INT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_POINTER_DATASZ_21b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID};
uint16_t arm64_TMPL_CBZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_INT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_POINTER_DATASZ_21b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID};
uint16_t arm64_TMPL_CCMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_CCMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_CCMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_CCMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_CCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_CCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_CCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_CCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_CLREX_ARM64_FM_SYNC_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_4b_READ[1] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_CLS_ARM64_FM_CNT_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CLS_ARM64_FM_CNT_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CLS_ARM64_FM_CNT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CLZ_ARM64_FM_CNT_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CLZ_ARM64_FM_CNT_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CLZ_ARM64_FM_CNT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CMEQ_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMEQ_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CMGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CMGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CMHI_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CMHI_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CMHI_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CMHS_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CMHS_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CMHS_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CMLE_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMLE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMLE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMLT_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMLT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMLT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_CMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_CMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_CMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_CMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_CMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CMTST_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CMTST_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CMTST_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CNT_ARM64_FM_CNT_A_NA_S_SIMD_T_SINT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_CRC32B_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CRC32CB_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CRC32CH_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CRC32CW_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CRC32CX_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CRC32H_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CRC32W_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CRC32X_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CSEL_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CSEL_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CSINC_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CSINC_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CSINV_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CSINV_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_CSNEG_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_CSNEG_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_DCPS1_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ[1] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID};
uint16_t arm64_TMPL_DCPS2_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ[1] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID};
uint16_t arm64_TMPL_DCPS3_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ[1] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID};
uint16_t arm64_TMPL_DMB_ARM64_FM_SYNC_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_4b_READ[1] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_DSB_ARM64_FM_SYNC_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_4b_READ[1] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_EON_ARM64_FM_XOR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_EON_ARM64_FM_XOR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_EOR_ARM64_FM_XOR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_EOR_ARM64_FM_XOR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_EOR_ARM64_FM_XOR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_13b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_13b_READ_ID};
uint16_t arm64_TMPL_EOR_ARM64_FM_XOR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_EOR_ARM64_FM_XOR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_EXTR_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[4] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_EXTR_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[4] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_EXT_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[4] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_EXT_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[4] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_FABD_ARM64_FM_ABS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FABD_ARM64_FM_ABS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FABD_ARM64_FM_ABS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FABD_ARM64_FM_ABS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FABS_ARM64_FM_ABS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FABS_ARM64_FM_ABS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FACGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FACGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FACGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FACGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FACGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FACGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FACGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FACGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FADDP_ARM64_FM_ADD_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FADDP_ARM64_FM_ADD_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FADDP_ARM64_FM_ADD_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FADDP_ARM64_FM_ADD_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FADD_ARM64_FM_ADD_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FADD_ARM64_FM_ADD_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCCMPE_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_FCCMPE_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_FCCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_FCCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCMLE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMLE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMLE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMLE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMLT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMLT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMLT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMLT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMPE_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMPE_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCMPE_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMPE_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_FCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCSEL_ARM64_FM_CMOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCSEL_ARM64_FM_CMOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTL2_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTL_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTN2_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTN_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTXN2_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTXN_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTXN_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SFXP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SFXP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SFXP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SFXP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SFXP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SFXP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SFXP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SFXP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UFXP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UFXP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UFXP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UFXP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UFXP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UFXP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UFXP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UFXP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FCVT_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_FCVT_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_FCVT_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVT_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FCVT_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FCVT_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FDIV_ARM64_FM_DIV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FDIV_ARM64_FM_DIV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FDIV_ARM64_FM_DIV_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FDIV_ARM64_FM_DIV_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FMADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FMAXNMP_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMAXNMP_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMAXNMP_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMAXNMP_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMAXNMV_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMAXNM_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FMAXNM_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FMAXNM_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMAXNM_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMAXP_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMAXP_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMAXP_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMAXP_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMAXV_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMAX_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FMAX_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FMAX_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMAX_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMINNMP_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMINNMP_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMINNMP_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMINNMP_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMINNMV_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMINNM_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FMINNM_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FMINNM_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMINNM_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMINP_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMINP_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMINP_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMINP_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMINV_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMIN_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FMIN_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FMIN_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMIN_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMLA_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMLA_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMLA_ARM64_FM_FMA_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMLA_ARM64_FM_FMA_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMLA_ARM64_FM_FMA_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMLA_ARM64_FM_FMA_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMLS_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMLS_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMLS_ARM64_FM_FMS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMLS_ARM64_FM_FMS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMLS_ARM64_FM_FMS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMLS_ARM64_FM_FMS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID};
uint16_t arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID};
uint16_t arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID};
uint16_t arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID};
uint16_t arm64_TMPL_FMSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FMSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FNEG_ARM64_FM_NEG_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FNEG_ARM64_FM_NEG_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FNMADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FNMADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FNMSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FNMSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FNMUL_ARM64_FM_NEG_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FNMUL_ARM64_FM_NEG_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FRECPE_ARM64_FM_RCP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FRECPE_ARM64_FM_RCP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FRECPE_ARM64_FM_RCP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRECPE_ARM64_FM_RCP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRECPS_ARM64_FM_RCP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FRECPS_ARM64_FM_RCP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FRECPS_ARM64_FM_RCP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRECPS_ARM64_FM_RCP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRECPX_ARM64_FM_RCP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FRECPX_ARM64_FM_RCP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FRINTA_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FRINTA_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FRINTA_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRINTA_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRINTI_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FRINTI_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FRINTI_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRINTI_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRINTM_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FRINTM_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FRINTM_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRINTM_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRINTN_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FRINTN_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FRINTN_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRINTN_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRINTP_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FRINTP_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FRINTP_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRINTP_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRINTX_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FRINTX_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FRINTX_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRINTX_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRINTZ_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FRINTZ_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FRINTZ_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRINTZ_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRSQRTE_ARM64_FM_SQRT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FRSQRTE_ARM64_FM_SQRT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FRSQRTE_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRSQRTE_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRSQRTS_ARM64_FM_SQRT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FRSQRTS_ARM64_FM_SQRT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FRSQRTS_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FRSQRTS_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FSQRT_ARM64_FM_SQRT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FSQRT_ARM64_FM_SQRT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_FSQRT_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FSQRT_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_FSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_FSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_HINT_ARM64_FM_SYNC_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_7b_READ[1] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_7b_READ_ID};
uint16_t arm64_TMPL_HLT_ARM64_FM_OS_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ[1] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID};
uint16_t arm64_TMPL_HVC_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ[1] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID};
uint16_t arm64_TMPL_ISB_ARM64_FM_SYNC_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_4b_READ[1] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDARB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDARH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDAR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDAR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDAXP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDAXP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDAXRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDAXRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDAXR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDAXR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDNP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDNP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDNP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDNP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDNP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDPSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDPSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDPSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDTRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDTRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDTRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDTRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDTRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDTRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDTRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDTR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDTR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDURB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDURH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDURSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDURSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDURSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDURSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDURSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDUR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDUR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDXP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDXP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDXRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDXRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDXR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LDXR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_LSL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_LSL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_LSR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_LSR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_MADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_MADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_MLA_ARM64_FM_ADD_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MLA_ARM64_FM_ADD_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MLA_ARM64_FM_ADD_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MLS_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MLS_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MLS_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MOVI_ARM64_FM_MOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_64b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_64b_READ_ID};
uint16_t arm64_TMPL_MOVI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID};
uint16_t arm64_TMPL_MOVI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID};
uint16_t arm64_TMPL_MOVI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_64b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_64b_READ_ID};
uint16_t arm64_TMPL_MOVI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID};
uint16_t arm64_TMPL_MOVK_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID};
uint16_t arm64_TMPL_MOVK_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID};
uint16_t arm64_TMPL_MOVN_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID};
uint16_t arm64_TMPL_MOVN_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID};
uint16_t arm64_TMPL_MOVZ_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID};
uint16_t arm64_TMPL_MOVZ_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID};
uint16_t arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_MRS_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_MSR_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_MSR_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_4b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_MSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_MSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_MVNI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID};
uint16_t arm64_TMPL_MVNI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID};
uint16_t arm64_TMPL_MVNI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID};
uint16_t arm64_TMPL_MVN_ARM64_FM_NOT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_NEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_NEG_ARM64_FM_NEG_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_NEG_ARM64_FM_NEG_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ORN_ARM64_FM_OR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_ORN_ARM64_FM_OR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_ORN_ARM64_FM_OR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ORR_ARM64_FM_OR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_ORR_ARM64_FM_OR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_ORR_ARM64_FM_OR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_13b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_13b_READ_ID};
uint16_t arm64_TMPL_ORR_ARM64_FM_OR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_ORR_ARM64_FM_OR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID};
uint16_t arm64_TMPL_ORR_ARM64_FM_OR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_8b_READ_ID};
uint16_t arm64_TMPL_ORR_ARM64_FM_OR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_PMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_PMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_PMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_PMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_PMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_PRFM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_PRFM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_PRFM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_PRFM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_21b_READ[2] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_POINTER_DATASZ_21b_READ_ID};
uint16_t arm64_TMPL_PRFUM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ[2] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ_ID};
uint16_t arm64_TMPL_RADDHN2_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_RADDHN2_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_RADDHN2_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_RADDHN_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_RADDHN_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_RADDHN_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_RBIT_ARM64_FM_UNDEF_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_RBIT_ARM64_FM_UNDEF_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_RBIT_ARM64_FM_UNDEF_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_RET_ARM64_FM_RET_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[1] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_REV16_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_REV16_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_REV16_ARM64_FM_BSWAP_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_REV32_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_REV32_ARM64_FM_BSWAP_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_REV32_ARM64_FM_BSWAP_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_REV64_ARM64_FM_BSWAP_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_REV_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_REV_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_ROR_ARM64_FM_ROT_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_ROR_ARM64_FM_ROT_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_RSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_RSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_RSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_RSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_RSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_RSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_RUSBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_RUSBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_RUSBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_RUSBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_RUSBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_RUSBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SABA_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SABD_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADALP_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDLP_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SBCS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SBCS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SBC_ARM64_FM_SUB_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SBC_ARM64_FM_SUB_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SBFM_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[4] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SBFM_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[4] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SFXP_T_FP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SFXP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_SFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_SFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_SINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_SINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SDIV_ARM64_FM_DIV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SDIV_ARM64_FM_DIV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SHA1C_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SHA1H_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SHA1M_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SHA1P_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SHA1SU0_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SHA1SU1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SHA256H2_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SHA256H_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SHA256SU0_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SHA256SU1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SHADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_SHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_SHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_SHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_SHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_SHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_UNDEF_READ_ID};
uint16_t arm64_TMPL_SHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SHSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SLI_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SLI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SLI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SLI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SLI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SMADDL_ARM64_FM_FMA_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SMAXP_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMAX_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMC_ARM64_FM_OS_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ[1] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID};
uint16_t arm64_TMPL_SMINP_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMIN_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMSUBL_ARM64_FM_FMS_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_SQABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SQABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SQABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID};
uint16_t arm64_TMPL_SQABS_ARM64_FM_ABS_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQABS_ARM64_FM_ABS_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_SQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID};
uint16_t arm64_TMPL_SQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLSL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLSL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLSL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLSL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_SQNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SQNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SQNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID};
uint16_t arm64_TMPL_SQNEG_ARM64_FM_NEG_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQNEG_ARM64_FM_NEG_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_SQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID};
uint16_t arm64_TMPL_SQRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQRSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQRSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQRSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID};
uint16_t arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_SQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID};
uint16_t arm64_TMPL_SQSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQXTN_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_SQXTN_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SQXTN_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQXTUN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQXTUN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQXTUN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQXTUN_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_SQXTUN_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SQXTUN_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SQXTUN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQXTUN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SQXTUN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SRHADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SRI_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SRI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SRI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SRI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SRI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SRSHR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SRSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SRSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SRSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SRSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SRSRA_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SRSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SRSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SRSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SRSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SSHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SSHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SSHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SSHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SSHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SSHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SSHR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SSRA_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_SSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_SSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_SSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SSUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SSUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SSUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SSUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SSUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SSUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SSUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SSUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SSUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SSUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SSUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SSUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STLRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STLRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STLR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STLR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STLXP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[4] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STLXP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[4] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STLXRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STLXRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STLXR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STLXR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STNP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STNP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STNP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STNP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STNP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STTRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STTRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STTR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STTR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STURB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STURH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STUR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STUR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STUR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STUR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STUR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STUR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STUR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STXP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[4] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STXP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[4] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STXRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STXRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STXR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_STXR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_MEMORY_DATASZ_32b_WRITE_ID};
uint16_t arm64_TMPL_SUBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SUBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SUBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SUBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SUBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SUBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_12b_READ_ID};
uint16_t arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SUQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_SUQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_SUQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_SUQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID};
uint16_t arm64_TMPL_SUQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SUQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_SVC_ARM64_FM_OS_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ[1] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_16b_READ_ID};
uint16_t arm64_TMPL_SYSL_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_3b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[5] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SYS_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_3b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[4] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_SYS_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_3b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_DATASZ_3b_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[5] = {arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_TBNZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_14b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_POINTER_DATASZ_14b_READ_ID};
uint16_t arm64_TMPL_TBNZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_14b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_POINTER_DATASZ_14b_READ_ID};
uint16_t arm64_TMPL_TBZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_14b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_POINTER_DATASZ_14b_READ_ID};
uint16_t arm64_TMPL_TBZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_14b_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_POINTER_DATASZ_14b_READ_ID};
uint16_t arm64_TMPL_TRN1_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_TRN1_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_TRN2_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_TRN2_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UABA_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UABD_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADALP_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDLP_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UBFM_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[4] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_UBFM_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[4] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UINT_T_FP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UINT_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_UFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_UFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_UINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_UINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UDIV_ARM64_FM_DIV_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_UDIV_ARM64_FM_DIV_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_UHADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UHSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMADDL_ARM64_FM_FMA_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_UMAXP_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMAX_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMINP_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMIN_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMSUBL_ARM64_FM_FMS_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[4] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_UMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_UQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_UQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_UQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID};
uint16_t arm64_TMPL_UQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID};
uint16_t arm64_TMPL_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_UQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_UQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID};
uint16_t arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_UQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_UQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_UQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_UQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_UQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_UQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID};
uint16_t arm64_TMPL_UQSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UQSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UQXTN_ARM64_FM_MOV_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_UQXTN_ARM64_FM_MOV_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_UQXTN_ARM64_FM_MOV_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_UQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_URECPE_ARM64_FM_RCP_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_URHADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_URSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_URSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_URSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_URSHR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_URSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_URSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_URSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_URSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_URSQRTE_ARM64_FM_RCP_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_URSRA_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_URSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_URSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_URSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_URSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_USHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_USHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_USHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_USHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_USHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_USHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_USHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_USHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USHR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_USHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_USHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_USHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_USHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_USQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_ID};
uint16_t arm64_TMPL_USQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_ID};
uint16_t arm64_TMPL_USQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID};
uint16_t arm64_TMPL_USQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_ID};
uint16_t arm64_TMPL_USQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USRA_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_USRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_4b_READ_ID};
uint16_t arm64_TMPL_USRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_5b_READ_ID};
uint16_t arm64_TMPL_USRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_6b_READ_ID};
uint16_t arm64_TMPL_USRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_IMMEDIATE_DATASZ_3b_READ_ID};
uint16_t arm64_TMPL_USUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_USUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UZP1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UZP1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UZP2_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_UZP2_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_XTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_XTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_XTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_XTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_XTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_XTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[2] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ZIP1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ZIP1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ZIP2_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t arm64_TMPL_ZIP2_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ[3] = {arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID, arm64_TMPL_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_ID};
uint16_t* arm64_variants_oprndtmpl[1666] = {NULL,
	arm64_TMPL_ABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_SINT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_ABS_ARM64_FM_ABS_A_NA_S_SIMD_T_SINT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ABS_ARM64_FM_ABS_A_NA_S_SIMD_T_SINT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ADCS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_ADCS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_ADC_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_ADC_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_ADDHN2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ADDHN_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ADDP_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ADDP_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ADDP_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ADDS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_ADDS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_ADDS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_ADDS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_ADDS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_ADDS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_ADDS_ARM64_FM_ADD_A_SETFLAGS_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_ADDV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ADDV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ADDV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ADRP_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_ADR_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_AESD_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_AESE_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_AESIMC_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_AESMC_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ANDS_ARM64_FM_AND_A_SETFLAGS_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_ANDS_ARM64_FM_AND_A_SETFLAGS_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_ANDS_ARM64_FM_AND_A_SETFLAGS_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_13b_READ,
	arm64_TMPL_ANDS_ARM64_FM_AND_A_SETFLAGS_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_AND_ARM64_FM_AND_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_AND_ARM64_FM_AND_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_AND_ARM64_FM_AND_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_13b_READ,
	arm64_TMPL_AND_ARM64_FM_AND_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_AND_ARM64_FM_AND_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ASR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_ASR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_BFM_ARM64_FM_SET_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_BFM_ARM64_FM_SET_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_BICS_ARM64_FM_CLR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_BICS_ARM64_FM_CLR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_BIC_ARM64_FM_CLR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_BIC_ARM64_FM_CLR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_BIC_ARM64_FM_CLR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_BIC_ARM64_FM_CLR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_BIC_ARM64_FM_CLR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_BIF_ARM64_FM_MOV_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_BIT_ARM64_FM_MOV_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_BLR_ARM64_FM_CALL_A_CALL_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_BL_ARM64_FM_CALL_A_CALL_S_SCALAR_T_SINT_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_POINTER_DATASZ_28b_READ,
	arm64_TMPL_BRK_ARM64_FM_SYNC_A_NA_S_SCALAR_T_INT_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ,
	arm64_TMPL_BR_ARM64_FM_JUMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_BSL_ARM64_FM_MOV_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_B_ARM64_FM_JUMP_A_JUMP_S_SCALAR_T_SINT_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_B_ARM64_FM_JUMP_A_JUMP_S_SCALAR_T_SINT_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_POINTER_DATASZ_28b_READ,
	arm64_TMPL_CBNZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_INT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_CBNZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_INT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_CBZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_INT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_CBZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_INT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_CCMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_CCMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_CCMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_CCMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_CCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_CCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_CCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_CCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_CLREX_ARM64_FM_SYNC_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_CLS_ARM64_FM_CNT_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CLS_ARM64_FM_CNT_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_CLS_ARM64_FM_CNT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CLZ_ARM64_FM_CNT_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CLZ_ARM64_FM_CNT_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_CLZ_ARM64_FM_CNT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CMEQ_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMEQ_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_CMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CMGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_CMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CMGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_CMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CMHI_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_CMHI_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CMHI_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CMHS_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_CMHS_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CMHS_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CMLE_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMLE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMLE_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMLT_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMLT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMLT_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_CMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_CMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_CMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_CMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CMN_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_CMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_CMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_CMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_CMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_CMTST_ARM64_FM_CMP_A_NA_S_SCALAR_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_CMTST_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CMTST_ARM64_FM_CMP_A_NA_S_SIMD_T_SINT_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CNT_ARM64_FM_CNT_A_NA_S_SIMD_T_SINT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_CRC32B_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CRC32CB_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CRC32CH_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CRC32CW_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CRC32CX_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_CRC32H_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CRC32W_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CRC32X_ARM64_FM_HASH_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_CSEL_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CSEL_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_CSINC_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CSINC_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_CSINV_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CSINV_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_CSNEG_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_CSNEG_ARM64_FM_CMOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_DCPS1_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ,
	arm64_TMPL_DCPS2_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ,
	arm64_TMPL_DCPS3_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ,
	arm64_TMPL_DMB_ARM64_FM_SYNC_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_4b_READ,
	NULL,
	arm64_TMPL_DSB_ARM64_FM_SYNC_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_EON_ARM64_FM_XOR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_EON_ARM64_FM_XOR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_EOR_ARM64_FM_XOR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_EOR_ARM64_FM_XOR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_EOR_ARM64_FM_XOR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_13b_READ,
	arm64_TMPL_EOR_ARM64_FM_XOR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_EOR_ARM64_FM_XOR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	NULL,
	arm64_TMPL_EXTR_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_EXTR_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_EXT_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_EXT_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_FABD_ARM64_FM_ABS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FABD_ARM64_FM_ABS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FABD_ARM64_FM_ABS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FABD_ARM64_FM_ABS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FABS_ARM64_FM_ABS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FABS_ARM64_FM_ABS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FACGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FACGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FACGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FACGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FACGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FACGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FACGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FACGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FADDP_ARM64_FM_ADD_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FADDP_ARM64_FM_ADD_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FADDP_ARM64_FM_ADD_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FADDP_ARM64_FM_ADD_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FADD_ARM64_FM_ADD_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FADD_ARM64_FM_ADD_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCCMPE_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_FCCMPE_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_FCCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_FCCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMEQ_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMGE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMGT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCMLE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMLE_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMLE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMLE_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMLT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMLT_ARM64_FM_CMP_A_NA_S_SCALAR_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMLT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMLT_ARM64_FM_CMP_A_NA_S_SIMD_T_FP_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMPE_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMPE_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCMPE_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMPE_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_FCMP_ARM64_FM_CMP_A_SETFLAGS_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCSEL_ARM64_FM_CMOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCSEL_ARM64_FM_CMOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTAS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTAU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTL2_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTL_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTMS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTMU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTN2_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTNS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTNU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTN_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTPS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTPU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTXN2_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTXN_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTXN_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SFXP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SFXP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SFXP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SFXP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SFXP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SFXP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SFXP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SFXP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTZS_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UFXP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UFXP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UFXP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UFXP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UFXP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UFXP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UFXP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UFXP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVTZU_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FCVT_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_FCVT_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_FCVT_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVT_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FCVT_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FCVT_ARM64_FM_CVT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FDIV_ARM64_FM_DIV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FDIV_ARM64_FM_DIV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FDIV_ARM64_FM_DIV_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FDIV_ARM64_FM_DIV_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FMADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FMAXNMP_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMAXNMP_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMAXNMP_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMAXNMP_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMAXNMV_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMAXNM_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FMAXNM_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FMAXNM_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMAXNM_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMAXP_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMAXP_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMAXP_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMAXP_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMAXV_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMAX_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FMAX_ARM64_FM_MAX_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FMAX_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMAX_ARM64_FM_MAX_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMINNMP_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMINNMP_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMINNMP_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMINNMP_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMINNMV_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMINNM_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FMINNM_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FMINNM_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMINNM_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMINP_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMINP_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMINP_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMINP_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMINV_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMIN_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FMIN_ARM64_FM_MIN_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FMIN_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMIN_ARM64_FM_MIN_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMLA_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMLA_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMLA_ARM64_FM_FMA_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMLA_ARM64_FM_FMA_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMLA_ARM64_FM_FMA_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMLA_ARM64_FM_FMA_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMLS_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMLS_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMLS_ARM64_FM_FMS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMLS_ARM64_FM_FMS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMLS_ARM64_FM_FMS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMLS_ARM64_FM_FMS_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ,
	arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ,
	arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ,
	arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_FMOV_ARM64_FM_MOV_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_FMSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FMSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMULX_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FNEG_ARM64_FM_NEG_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FNEG_ARM64_FM_NEG_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FNMADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FNMADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FNMSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FNMSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FNMUL_ARM64_FM_NEG_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FNMUL_ARM64_FM_NEG_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FRECPE_ARM64_FM_RCP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FRECPE_ARM64_FM_RCP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FRECPE_ARM64_FM_RCP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRECPE_ARM64_FM_RCP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRECPS_ARM64_FM_RCP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FRECPS_ARM64_FM_RCP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FRECPS_ARM64_FM_RCP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRECPS_ARM64_FM_RCP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRECPX_ARM64_FM_RCP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FRECPX_ARM64_FM_RCP_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FRINTA_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FRINTA_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FRINTA_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRINTA_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRINTI_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FRINTI_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FRINTI_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRINTI_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRINTM_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FRINTM_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FRINTM_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRINTM_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRINTN_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FRINTN_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FRINTN_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRINTN_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRINTP_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FRINTP_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FRINTP_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRINTP_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRINTX_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FRINTX_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FRINTX_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRINTX_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRINTZ_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FRINTZ_ARM64_FM_RND_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FRINTZ_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRINTZ_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRSQRTE_ARM64_FM_SQRT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FRSQRTE_ARM64_FM_SQRT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FRSQRTE_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRSQRTE_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRSQRTS_ARM64_FM_SQRT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FRSQRTS_ARM64_FM_SQRT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FRSQRTS_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FRSQRTS_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FSQRT_ARM64_FM_SQRT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FSQRT_ARM64_FM_SQRT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_FSQRT_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FSQRT_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_FSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_FSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_HINT_ARM64_FM_SYNC_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_7b_READ,
	arm64_TMPL_HLT_ARM64_FM_OS_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ,
	arm64_TMPL_HVC_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ,
	NULL,
	arm64_TMPL_ISB_ARM64_FM_SYNC_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDARB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDARH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDAR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDAR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDAXP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDAXP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDAXRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDAXRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDAXR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDAXR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDNP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDNP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDNP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDNP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDNP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDPSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDPSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDPSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDP_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDTRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDTRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDTRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDTRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDTRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDTRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDTRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDTR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDTR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDURB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDURH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDURSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDURSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDURSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDURSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDURSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDUR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDUR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_LDXP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDXP_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDXRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDXRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDXR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LDXR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,
	arm64_TMPL_LSL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_LSL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_LSR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_LSR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_MADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_MADD_ARM64_FM_FMA_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_MLA_ARM64_FM_ADD_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MLA_ARM64_FM_ADD_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MLA_ARM64_FM_ADD_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MLS_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MLS_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MLS_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MOVI_ARM64_FM_MOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_64b_READ,
	arm64_TMPL_MOVI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_MOVI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_MOVI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_64b_READ,
	arm64_TMPL_MOVI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_MOVK_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ,
	arm64_TMPL_MOVK_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ,
	arm64_TMPL_MOVN_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ,
	arm64_TMPL_MOVN_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ,
	arm64_TMPL_MOVZ_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ,
	arm64_TMPL_MOVZ_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ,
	arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ,
	arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ,
	arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ,
	arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ,
	arm64_TMPL_MRS_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_READ,
	arm64_TMPL_MSR_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_MSR_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_MSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_MSUB_ARM64_FM_FMS_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_MVNI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_MVNI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_MVNI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_MVN_ARM64_FM_NOT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_NEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_NEG_ARM64_FM_NEG_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_NEG_ARM64_FM_NEG_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ORN_ARM64_FM_OR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_ORN_ARM64_FM_OR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_ORN_ARM64_FM_OR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ORR_ARM64_FM_OR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_ORR_ARM64_FM_OR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_ORR_ARM64_FM_OR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_13b_READ,
	arm64_TMPL_ORR_ARM64_FM_OR_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_ORR_ARM64_FM_OR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_ORR_ARM64_FM_OR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,
	arm64_TMPL_ORR_ARM64_FM_OR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_PMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_PMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_PMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_PMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_PMUL_ARM64_FM_MUL_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_PRFM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_PRFM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,
	arm64_TMPL_PRFM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_PRFM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_21b_READ,
	arm64_TMPL_PRFUM_ARM64_FM_PREFETCH_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,
	arm64_TMPL_RADDHN2_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_RADDHN2_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_RADDHN2_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_RADDHN_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_RADDHN_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_RADDHN_ARM64_FM_RND_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_RBIT_ARM64_FM_UNDEF_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_RBIT_ARM64_FM_UNDEF_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_RBIT_ARM64_FM_UNDEF_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_RET_ARM64_FM_RET_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	NULL,
	arm64_TMPL_REV16_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_REV16_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_REV16_ARM64_FM_BSWAP_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_REV32_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_REV32_ARM64_FM_BSWAP_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_REV32_ARM64_FM_BSWAP_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_REV64_ARM64_FM_BSWAP_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_REV_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_REV_ARM64_FM_BSWAP_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_ROR_ARM64_FM_ROT_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_ROR_ARM64_FM_ROT_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_RSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_RSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_RSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_RSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_RSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_RSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_RUSBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_RUSBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_RUSBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_RUSBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_RUSBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_RUSBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SABA_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SABD_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADALP_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDLP_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SBCS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_SBCS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_SBC_ARM64_FM_SUB_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_SBC_ARM64_FM_SUB_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_SBFM_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SBFM_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SFXP_T_FP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SFXP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_SINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_SFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_SFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_SINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_SINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SDIV_ARM64_FM_DIV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_SDIV_ARM64_FM_DIV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_SHA1C_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SHA1H_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SHA1M_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SHA1P_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SHA1SU0_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SHA1SU1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SHA256H2_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SHA256H_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SHA256SU0_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SHA256SU1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SHADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_SHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_SHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_SHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_SHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_SHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_UNDEF_READ,
	arm64_TMPL_SHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SHSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SLI_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SLI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SLI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SLI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SLI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SMADDL_ARM64_FM_FMA_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_SMAXP_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMAX_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMC_ARM64_FM_OS_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ,
	arm64_TMPL_SMINP_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMIN_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMOV_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMSUBL_ARM64_FM_FMS_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_SMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_SQABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SQABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_SQABS_ARM64_FM_ABS_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,
	arm64_TMPL_SQABS_ARM64_FM_ABS_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQABS_ARM64_FM_ABS_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_SQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_SQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,
	arm64_TMPL_SQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLAL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLAL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLSL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLSL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLSL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLSL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMLSL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQDMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_SQNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SQNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_SQNEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,
	arm64_TMPL_SQNEG_ARM64_FM_NEG_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQNEG_ARM64_FM_NEG_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQRDMULH_ARM64_FM_MUL_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_SQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_SQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,
	arm64_TMPL_SQRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQRSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQRSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQRSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQRSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SQSHLU_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,
	arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQSHRUN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SQSHRUN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_SQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_SQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,
	arm64_TMPL_SQSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQXTN_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_SQXTN_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SQXTN_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_SQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQXTUN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQXTUN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQXTUN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQXTUN_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_SQXTUN_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SQXTUN_ARM64_FM_MOV_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_SQXTUN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQXTUN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SQXTUN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SRHADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SRI_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SRI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SRI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SRI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SRI_ARM64_FM_SHIFT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_SRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SRSHR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SRSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SRSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SRSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SRSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SRSRA_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SRSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SRSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SRSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SRSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SSHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SSHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SSHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SSHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SSHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SSHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_SSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SSHR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SSRA_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_SSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_SSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_SSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SSUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SSUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SSUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SSUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SSUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SSUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SSUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SSUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SSUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SSUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SSUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SSUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_ONE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_INDEXED_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STLRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STLRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STLR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STLR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STLXP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STLXP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STLXRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STLXRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STLXR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STLXR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STNP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STNP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STNP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STNP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STNP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_STP_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_STRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_STRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STTRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STTRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STTR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STTR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STURB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STURH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STUR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STUR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STUR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STUR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STUR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STUR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STUR_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_WRITE,
	arm64_TMPL_STXP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STXP_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STXRB_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STXRH_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STXR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_STXR_ARM64_FM_STORE_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,
	arm64_TMPL_SUBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SUBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SUBHN2_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SUBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SUBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SUBHN_ARM64_FM_SUB_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,
	arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SUB_ARM64_FM_SUB_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SUQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_SUQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_SUQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_SUQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,
	arm64_TMPL_SUQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SUQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_SVC_ARM64_FM_OS_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_16b_READ,
	arm64_TMPL_SYSL_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_3b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SYS_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_3b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_SYS_ARM64_FM_HW_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_IMMEDIATE_DATASZ_3b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_SYSTEM_DATASZ_4b_READ_OPRN_IMMEDIATE_DATASZ_3b_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_TBLX_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_TBL_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_TBNZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_14b_READ,
	arm64_TMPL_TBNZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_14b_READ,
	arm64_TMPL_TBZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_14b_READ,
	arm64_TMPL_TBZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_14b_READ,
	arm64_TMPL_TRN1_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_TRN1_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_TRN2_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_TRN2_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UABAL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UABAL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UABA_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UABDL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UABDL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UABD_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADALP_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDLP_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDW2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UADDW_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UBFM_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_UBFM_ARM64_FM_MOV_A_NA_S_SCALAR_T_BIT_T_BIT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UINT_T_FP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UINT_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_UFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_UFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_UINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_UINT_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UDIV_ARM64_FM_DIV_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,
	arm64_TMPL_UDIV_ARM64_FM_DIV_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_UHADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UHSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMADDL_ARM64_FM_FMA_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_UMAXP_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMAX_ARM64_FM_MAX_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMINP_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMIN_ARM64_FM_MIN_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLAL2_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLAL_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLSL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMLSL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMOV_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMSUBL_ARM64_FM_FMS_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_UMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,
	arm64_TMPL_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMULL2_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UMULL_ARM64_FM_MUL_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_UQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_UQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_UQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,
	arm64_TMPL_UQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,
	arm64_TMPL_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_UQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_UQRSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,
	arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_UQSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_UQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_UQSHRN2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_UQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_UQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_UQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_UQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,
	arm64_TMPL_UQSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UQSUB_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UQXTN_ARM64_FM_MOV_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_UQXTN_ARM64_FM_MOV_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_UQXTN_ARM64_FM_MOV_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_UQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_URECPE_ARM64_FM_RCP_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_URHADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_URSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_URSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_URSHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_URSHR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_URSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_URSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_URSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_URSHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_URSQRTE_ARM64_FM_RCP_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_URSRA_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_URSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_URSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_URSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_URSRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_USHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_USHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_USHLL2_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_USHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_USHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_USHLL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_USHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_USHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USHL_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USHR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_USHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_USHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_USHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_USHR_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_USQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,
	arm64_TMPL_USQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,
	arm64_TMPL_USQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,
	arm64_TMPL_USQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_SINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,
	arm64_TMPL_USQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USRA_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_USRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,
	arm64_TMPL_USRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,
	arm64_TMPL_USRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,
	arm64_TMPL_USRA_ARM64_FM_SHIFT_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,
	arm64_TMPL_USUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USUBL2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USUBL_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USUBW2_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_USUBW_ARM64_FM_SUB_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UZP1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UZP1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UZP2_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_UZP2_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_XTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_XTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_XTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_XTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_XTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_XTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ZIP1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ZIP1_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ZIP2_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,
	arm64_TMPL_ZIP2_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ
};
uint8_t arm64_variants_isets[1666] = {0,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
	,ISET_ARM64,ISET_ARM64,ISET_ARM64,ISET_ARM64
};
/*Structure containing the functions and arrays of micro-architectures and processors descriptions for arm64*/
extern arch_specs_t arm64_arch_specs;
arch_t arm64_arch = {
	"arm64"	/*Architecture name*/
	,arm64_opcodes	/*Opcode names list*/
	,arm64_families	/*Instruction families*/
	,arm64_variants_simd	/*Simd flags per instruction variants*/
	,423	/*Number of opcodes*/
	,1666	/*Number of instruction variants*/
	,arm64_variants_opcodes	/*Opcodes per instruction variants*/
	,arm64_variants_nboprnd	/*Numbers of operands per instruction variants*/
	,arm64_variants_oprndtmpl	/*Operands per instruction variant*/
	,arm64_variants_isets	/*Instruction sets per instruction variant*/
	,arm64_oprndtmpls	/*Operand templates*/
	,80	/*Number of operand templates*/
	,0	/*Number of prefixes/suffixes*/
	,NULL	/*Prefixes and suffixes*/
	,arm64_reg_names	/*Registers name list*/
	,arm64_regs	/*Registers instances list*/
	,arm64_reg_sizes	/*Registers size list*/
	,arm64_reg_families	/*Registers families*/
	,arm64_noprnd_min	/*Minimum number of operands*/
	,arm64_noprnd_max	/*Maximum number of operands*/
	,arm64_dflt_anno	/*Default annotations*/
	,9	/*Number of different register types*/
	,32	/*Maximum number of register per type*/
	,NULL	/*Application specific extensions*/
	,NULL	/*Array of argument registers used by functions*/
	,NULL	/*Array of return registers used by functions*/
	,0	/*Number of argument registers used by functions*/
	,0	/*Number of return registers used by functions*/
	,arm64_iset_names	/*Array of instruction set names*/
	,2	/*Number of instruction sets*/
	,&arm64_reg_rip	/*Instruction pointer register*/
	,NULL	/*Name of the instruction pointer register*/
	,&arm64_arch_specs	/*Structure describing the architecture specifications*/
	,arm64_insn_free	/*Function used to free a arm64 instruction*/
	,arm64_insn_parse	/*Function used to parse a arm64 instruction*/
	,arm64_insn_print	/*Function used to print a arm64 instruction*/
	,arm64_insn_fprint	/*Function used to print a arm64 instruction to a stream*/
	,arm64_oprnd_parse	/*Function used to parse a arm64 operand*/
	,arm64_oprnd_updptr	/*Function used to update a pointer based on its target or its address based on its offset*/
	,arm64_get_implicit_srcs	/*Function used to get implicit source registers*/
	,arm64_get_implicit_dsts	/*Function used to get implicit destination registers*/
	,arm64_insn_equal	/*Function used to test if two instructions are equal*/
	,arm64_oprnd_equal	/*Function used to test if two operands are equal*/
	,arm64_oprnd_copy	/*Function used to copy an operand*/
	,0	/*Index of the first suffix in the array of prefixes and suffixes*/
	,ARCH_arm64	/*Code defined in arch.h*/
	,CODE_ENDIAN_LITTLE_32B	/*Specifies the 'endianness' of the instructions*/
};	//End of arm64_arch
