// Seed: 647553856
module module_0 (
    input wand id_0,
    input wand id_1,
    output tri id_2,
    input supply1 id_3
    , id_43,
    output wor id_4,
    output wor id_5,
    output tri id_6,
    input uwire id_7,
    input tri id_8,
    input tri id_9,
    input uwire id_10,
    output supply1 id_11,
    output tri id_12,
    input wire id_13,
    input uwire id_14,
    input tri0 id_15,
    input supply1 id_16,
    input tri0 id_17,
    output tri id_18,
    input wire id_19,
    output tri0 id_20,
    output supply1 id_21,
    output wand id_22,
    input uwire id_23,
    input supply0 id_24,
    output uwire id_25,
    input wire id_26,
    output tri id_27,
    input uwire id_28,
    input wire id_29,
    input wor id_30,
    output uwire id_31,
    input wor id_32,
    output wor id_33,
    input uwire id_34,
    input tri0 id_35,
    output wor id_36,
    input wand id_37,
    output wire id_38,
    input uwire id_39,
    output wire id_40,
    input wire id_41
);
  always @(id_39 or 1) id_40 = ~id_43;
  wire id_44;
  wire id_45;
  wor  id_46 = id_1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input  logic id_0,
    input  tri0  id_1,
    output tri0  id_2,
    output logic id_3
);
  always if (1) id_3 <= !1;
  assign id_2 = id_1;
  logic id_5 = 1;
  always_comb @(negedge id_5 or posedge id_5) if (id_5) id_3 = id_5;
  assign id_3 = id_0;
  id_6(
      1, id_3
  );
  assign id_3 = 1;
  supply1 id_7 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1
  );
  wire id_8;
  assign id_5 = 1;
endmodule
