Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Mar  5 22:12:21 2021
| Host         : synestia6 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file project3_frame_timing_summary_routed.rpt -pb project3_frame_timing_summary_routed.pb -rpx project3_frame_timing_summary_routed.rpx -warn_on_violation
| Design       : project3_frame
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (8)
7. checking multiple_clock (8873)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (8873)
---------------------------------
 There are 8873 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.610        0.000                      0                82882        0.035        0.000                      0                82882        3.000        0.000                       0                  8879  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLOCK_50                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_50                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.610        0.000                      0                82882        0.110        0.000                      0                82882        3.750        0.000                       0                  8875  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               8.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.611        0.000                      0                82882        0.110        0.000                      0                82882        8.750        0.000                       0                  8875  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.815        0.000                      0                82882        0.035        0.000                      0                82882  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.610        0.000                      0                82882        0.035        0.000                      0                82882  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_50
  To Clock:  CLOCK_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_50
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.848ns  (logic 0.949ns (24.665%)  route 2.899ns (75.335%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 4.198 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     4.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     4.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659     5.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124     5.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405     5.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275     6.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846     7.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118     7.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713     8.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721     8.552    my_FE_stage/clk_out1
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[1]/C
                         clock pessimism              0.584     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.407     8.655    my_FE_stage/PC_FE_latch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.848ns  (logic 0.949ns (24.665%)  route 2.899ns (75.335%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 4.198 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     4.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     4.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659     5.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124     5.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405     5.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275     6.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846     7.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118     7.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713     8.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721     8.552    my_FE_stage/clk_out1
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[2]/C
                         clock pessimism              0.584     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.407     8.655    my_FE_stage/PC_FE_latch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.848ns  (logic 0.949ns (24.665%)  route 2.899ns (75.335%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 4.198 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     4.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     4.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659     5.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124     5.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405     5.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275     6.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846     7.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118     7.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713     8.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721     8.552    my_FE_stage/clk_out1
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[3]/C
                         clock pessimism              0.584     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.407     8.655    my_FE_stage/PC_FE_latch_reg[3]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.848ns  (logic 0.949ns (24.665%)  route 2.899ns (75.335%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 4.198 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     4.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     4.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659     5.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124     5.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405     5.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275     6.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846     7.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118     7.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713     8.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721     8.552    my_FE_stage/clk_out1
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[4]/C
                         clock pessimism              0.584     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.407     8.655    my_FE_stage/PC_FE_latch_reg[4]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.847ns  (logic 0.949ns (24.667%)  route 2.898ns (75.333%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 4.198 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     4.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     4.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659     5.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124     5.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405     5.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275     6.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846     7.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118     7.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713     8.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721     8.552    my_FE_stage/clk_out1
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[5]/C
                         clock pessimism              0.584     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.407     8.655    my_FE_stage/PC_FE_latch_reg[5]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.847ns  (logic 0.949ns (24.667%)  route 2.898ns (75.333%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 4.198 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     4.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     4.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659     5.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124     5.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405     5.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275     6.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846     7.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118     7.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713     8.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721     8.552    my_FE_stage/clk_out1
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[6]/C
                         clock pessimism              0.584     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.407     8.655    my_FE_stage/PC_FE_latch_reg[6]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.847ns  (logic 0.949ns (24.667%)  route 2.898ns (75.333%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 4.198 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     4.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     4.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659     5.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124     5.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405     5.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275     6.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846     7.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118     7.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713     8.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721     8.552    my_FE_stage/clk_out1
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[7]/C
                         clock pessimism              0.584     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.407     8.655    my_FE_stage/PC_FE_latch_reg[7]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.847ns  (logic 0.949ns (24.667%)  route 2.898ns (75.333%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 4.198 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     4.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     4.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659     5.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124     5.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405     5.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275     6.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846     7.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118     7.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713     8.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y101        FDPE                                         r  my_FE_stage/PC_FE_latch_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721     8.552    my_FE_stage/clk_out1
    SLICE_X85Y101        FDPE                                         r  my_FE_stage/PC_FE_latch_reg[8]/C
                         clock pessimism              0.584     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X85Y101        FDPE (Setup_fdpe_C_CE)      -0.407     8.655    my_FE_stage/PC_FE_latch_reg[8]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.716ns  (logic 0.949ns (25.538%)  route 2.767ns (74.462%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 4.198 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     4.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     4.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659     5.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124     5.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405     5.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275     6.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846     7.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118     7.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.582     7.914    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y107        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.719     8.550    my_FE_stage/clk_out1
    SLICE_X85Y107        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[29]/C
                         clock pessimism              0.584     9.135    
                         clock uncertainty           -0.074     9.060    
    SLICE_X85Y107        FDCE (Setup_fdce_C_CE)      -0.407     8.653    my_FE_stage/PC_FE_latch_reg[29]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.716ns  (logic 0.949ns (25.538%)  route 2.767ns (74.462%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 4.198 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     4.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     4.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659     5.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124     5.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405     5.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275     6.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846     7.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118     7.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.582     7.914    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y107        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.719     8.550    my_FE_stage/clk_out1
    SLICE_X85Y107        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[30]/C
                         clock pessimism              0.584     9.135    
                         clock uncertainty           -0.074     9.060    
    SLICE_X85Y107        FDCE (Setup_fdce_C_CE)      -0.407     8.653    my_FE_stage/PC_FE_latch_reg[30]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  0.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.086%)  route 0.130ns (47.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X83Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[37]/Q
                         net (fo=128, routed)         0.130    -0.295    my_MEM_stage/dmem_reg_1792_2047_26_26/D
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_1792_2047_26_26/WCLK
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.549    
    SLICE_X82Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.405    my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.239%)  route 0.178ns (55.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.687    -0.544    my_AGEX_stage/clk_out1
    SLICE_X95Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  my_AGEX_stage/AGEX_latch_reg[37]_rep/Q
                         net (fo=128, routed)         0.178    -0.225    my_MEM_stage/dmem_reg_13824_14079_26_26/D
    SLICE_X92Y109        RAMS64E                                      r  my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.961    -0.779    my_MEM_stage/dmem_reg_13824_14079_26_26/WCLK
    SLICE_X92Y109        RAMS64E                                      r  my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D/CLK
                         clock pessimism              0.271    -0.508    
    SLICE_X92Y109        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.364    my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.632    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.378    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.632    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.378    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C/CLK
                         clock pessimism              0.254    -0.632    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.378    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.632    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.378    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[15]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.289%)  route 0.185ns (56.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.631    -0.600    my_AGEX_stage/clk_out1
    SLICE_X106Y85        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  my_AGEX_stage/AGEX_latch_reg[15]_rep/Q
                         net (fo=128, routed)         0.185    -0.275    my_MEM_stage/dmem_reg_14848_15103_4_4/D
    SLICE_X112Y84        RAMS64E                                      r  my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.902    -0.838    my_MEM_stage/dmem_reg_14848_15103_4_4/WCLK
    SLICE_X112Y84        RAMS64E                                      r  my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.563    
    SLICE_X112Y84        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.419    my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.592%)  route 0.182ns (56.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.577    -0.654    my_AGEX_stage/clk_out1
    SLICE_X87Y82         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  my_AGEX_stage/AGEX_latch_reg[25]/Q
                         net (fo=128, routed)         0.182    -0.331    my_MEM_stage/dmem_reg_5120_5375_14_14/D
    SLICE_X82Y81         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.843    -0.897    my_MEM_stage/dmem_reg_5120_5375_14_14/WCLK
    SLICE_X82Y81         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.622    
    SLICE_X82Y81         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.478    my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.086%)  route 0.130ns (47.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X83Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[37]/Q
                         net (fo=128, routed)         0.130    -0.295    my_MEM_stage/dmem_reg_1792_2047_26_26/D
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_1792_2047_26_26/WCLK
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B/CLK
                         clock pessimism              0.252    -0.549    
    SLICE_X82Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.444    my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.442%)  route 0.549ns (79.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X99Y71         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_5/Q
                         net (fo=580, routed)         0.549     0.056    my_MEM_stage/dmem_reg_8192_8447_1_1/A2
    SLICE_X96Y47         RAMS64E                                      r  my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.884    -0.856    my_MEM_stage/dmem_reg_8192_8447_1_1/WCLK
    SLICE_X96Y47         RAMS64E                                      r  my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A/CLK
                         clock pessimism              0.509    -0.347    
    SLICE_X96Y47         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.093    my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y99    my_AGEX_stage/AGEX_latch_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X105Y92    my_AGEX_stage/AGEX_latch_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X89Y92     my_AGEX_stage/AGEX_latch_reg[11]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X97Y79     my_AGEX_stage/AGEX_latch_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X95Y78     my_AGEX_stage/AGEX_latch_reg[12]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X89Y78     my_AGEX_stage/AGEX_latch_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y92    my_MEM_stage/MEM_latch_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X84Y102    my_MEM_stage/MEM_latch_reg[70]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X108Y97    my_MEM_stage/dmem_reg_10752_11007_16_16/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X108Y97    my_MEM_stage/dmem_reg_10752_11007_16_16/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X108Y97    my_MEM_stage/dmem_reg_10752_11007_16_16/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X108Y97    my_MEM_stage/dmem_reg_10752_11007_16_16/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y98    my_MEM_stage/dmem_reg_10752_11007_17_17/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y98    my_MEM_stage/dmem_reg_10752_11007_17_17/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y98    my_MEM_stage/dmem_reg_10752_11007_17_17/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y98    my_MEM_stage/dmem_reg_10752_11007_17_17/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y74    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y74    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y138    my_MEM_stage/dmem_reg_11776_12031_24_24/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y138    my_MEM_stage/dmem_reg_11776_12031_24_24/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y107   my_MEM_stage/dmem_reg_11776_12031_25_25/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y107   my_MEM_stage/dmem_reg_11776_12031_25_25/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y107   my_MEM_stage/dmem_reg_11776_12031_25_25/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y107   my_MEM_stage/dmem_reg_11776_12031_25_25/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X90Y66     my_MEM_stage/dmem_reg_12800_13055_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X90Y66     my_MEM_stage/dmem_reg_12800_13055_3_3/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y44    my_MEM_stage/dmem_reg_13824_14079_12_12/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y44    my_MEM_stage/dmem_reg_13824_14079_12_12/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.848ns  (logic 0.949ns (24.665%)  route 2.899ns (75.335%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     9.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     9.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    10.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    10.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    10.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    11.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    11.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    12.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    12.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    13.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[1]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.063    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.407    18.656    my_FE_stage/PC_FE_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.045    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.848ns  (logic 0.949ns (24.665%)  route 2.899ns (75.335%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     9.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     9.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    10.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    10.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    10.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    11.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    11.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    12.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    12.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    13.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[2]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.063    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.407    18.656    my_FE_stage/PC_FE_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.045    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.848ns  (logic 0.949ns (24.665%)  route 2.899ns (75.335%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     9.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     9.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    10.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    10.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    10.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    11.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    11.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    12.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    12.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    13.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[3]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.063    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.407    18.656    my_FE_stage/PC_FE_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.045    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.848ns  (logic 0.949ns (24.665%)  route 2.899ns (75.335%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     9.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     9.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    10.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    10.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    10.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    11.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    11.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    12.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    12.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    13.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[4]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.063    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.407    18.656    my_FE_stage/PC_FE_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.045    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.847ns  (logic 0.949ns (24.667%)  route 2.898ns (75.333%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     9.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     9.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    10.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    10.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    10.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    11.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    11.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    12.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    12.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    13.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[5]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.063    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.407    18.656    my_FE_stage/PC_FE_latch_reg[5]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.045    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.847ns  (logic 0.949ns (24.667%)  route 2.898ns (75.333%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     9.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     9.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    10.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    10.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    10.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    11.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    11.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    12.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    12.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    13.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[6]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.063    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.407    18.656    my_FE_stage/PC_FE_latch_reg[6]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.045    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.847ns  (logic 0.949ns (24.667%)  route 2.898ns (75.333%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     9.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     9.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    10.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    10.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    10.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    11.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    11.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    12.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    12.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    13.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[7]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.063    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.407    18.656    my_FE_stage/PC_FE_latch_reg[7]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.045    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.847ns  (logic 0.949ns (24.667%)  route 2.898ns (75.333%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     9.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     9.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    10.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    10.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    10.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    11.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    11.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    12.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    12.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    13.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y101        FDPE                                         r  my_FE_stage/PC_FE_latch_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y101        FDPE                                         r  my_FE_stage/PC_FE_latch_reg[8]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.063    
    SLICE_X85Y101        FDPE (Setup_fdpe_C_CE)      -0.407    18.656    my_FE_stage/PC_FE_latch_reg[8]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.045    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.716ns  (logic 0.949ns (25.538%)  route 2.767ns (74.462%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 18.550 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     9.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     9.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    10.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    10.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    10.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    11.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    11.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    12.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    12.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.582    12.914    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y107        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.719    18.550    my_FE_stage/clk_out1
    SLICE_X85Y107        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[29]/C
                         clock pessimism              0.584    19.135    
                         clock uncertainty           -0.074    19.061    
    SLICE_X85Y107        FDCE (Setup_fdce_C_CE)      -0.407    18.654    my_FE_stage/PC_FE_latch_reg[29]
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                         -12.914    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.716ns  (logic 0.949ns (25.538%)  route 2.767ns (74.462%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 18.550 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914     9.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459     9.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    10.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    10.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    10.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    11.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    11.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    12.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    12.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.582    12.914    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y107        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.719    18.550    my_FE_stage/clk_out1
    SLICE_X85Y107        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[30]/C
                         clock pessimism              0.584    19.135    
                         clock uncertainty           -0.074    19.061    
    SLICE_X85Y107        FDCE (Setup_fdce_C_CE)      -0.407    18.654    my_FE_stage/PC_FE_latch_reg[30]
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                         -12.914    
  -------------------------------------------------------------------
                         slack                                  5.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.086%)  route 0.130ns (47.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X83Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[37]/Q
                         net (fo=128, routed)         0.130    -0.295    my_MEM_stage/dmem_reg_1792_2047_26_26/D
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_1792_2047_26_26/WCLK
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.549    
    SLICE_X82Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.405    my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.239%)  route 0.178ns (55.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.687    -0.544    my_AGEX_stage/clk_out1
    SLICE_X95Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  my_AGEX_stage/AGEX_latch_reg[37]_rep/Q
                         net (fo=128, routed)         0.178    -0.225    my_MEM_stage/dmem_reg_13824_14079_26_26/D
    SLICE_X92Y109        RAMS64E                                      r  my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.961    -0.779    my_MEM_stage/dmem_reg_13824_14079_26_26/WCLK
    SLICE_X92Y109        RAMS64E                                      r  my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D/CLK
                         clock pessimism              0.271    -0.508    
    SLICE_X92Y109        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.364    my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.632    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.378    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.632    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.378    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C/CLK
                         clock pessimism              0.254    -0.632    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.378    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.632    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.378    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[15]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.289%)  route 0.185ns (56.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.631    -0.600    my_AGEX_stage/clk_out1
    SLICE_X106Y85        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  my_AGEX_stage/AGEX_latch_reg[15]_rep/Q
                         net (fo=128, routed)         0.185    -0.275    my_MEM_stage/dmem_reg_14848_15103_4_4/D
    SLICE_X112Y84        RAMS64E                                      r  my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.902    -0.838    my_MEM_stage/dmem_reg_14848_15103_4_4/WCLK
    SLICE_X112Y84        RAMS64E                                      r  my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.563    
    SLICE_X112Y84        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.419    my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.592%)  route 0.182ns (56.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.577    -0.654    my_AGEX_stage/clk_out1
    SLICE_X87Y82         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  my_AGEX_stage/AGEX_latch_reg[25]/Q
                         net (fo=128, routed)         0.182    -0.331    my_MEM_stage/dmem_reg_5120_5375_14_14/D
    SLICE_X82Y81         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.843    -0.897    my_MEM_stage/dmem_reg_5120_5375_14_14/WCLK
    SLICE_X82Y81         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.622    
    SLICE_X82Y81         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.478    my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.086%)  route 0.130ns (47.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X83Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[37]/Q
                         net (fo=128, routed)         0.130    -0.295    my_MEM_stage/dmem_reg_1792_2047_26_26/D
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_1792_2047_26_26/WCLK
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B/CLK
                         clock pessimism              0.252    -0.549    
    SLICE_X82Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.444    my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.442%)  route 0.549ns (79.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X99Y71         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_5/Q
                         net (fo=580, routed)         0.549     0.056    my_MEM_stage/dmem_reg_8192_8447_1_1/A2
    SLICE_X96Y47         RAMS64E                                      r  my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.884    -0.856    my_MEM_stage/dmem_reg_8192_8447_1_1/WCLK
    SLICE_X96Y47         RAMS64E                                      r  my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A/CLK
                         clock pessimism              0.509    -0.347    
    SLICE_X96Y47         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.093    my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X106Y99    my_AGEX_stage/AGEX_latch_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X105Y92    my_AGEX_stage/AGEX_latch_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X89Y92     my_AGEX_stage/AGEX_latch_reg[11]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X97Y79     my_AGEX_stage/AGEX_latch_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X95Y78     my_AGEX_stage/AGEX_latch_reg[12]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X89Y78     my_AGEX_stage/AGEX_latch_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X106Y92    my_MEM_stage/MEM_latch_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X84Y102    my_MEM_stage/MEM_latch_reg[70]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X94Y138    my_MEM_stage/dmem_reg_11776_12031_24_24/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X94Y138    my_MEM_stage/dmem_reg_11776_12031_24_24/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y107   my_MEM_stage/dmem_reg_11776_12031_25_25/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y107   my_MEM_stage/dmem_reg_11776_12031_25_25/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y107   my_MEM_stage/dmem_reg_11776_12031_25_25/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y107   my_MEM_stage/dmem_reg_11776_12031_25_25/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X90Y66     my_MEM_stage/dmem_reg_12800_13055_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X90Y66     my_MEM_stage/dmem_reg_12800_13055_3_3/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y74    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y74    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y97    my_MEM_stage/dmem_reg_10752_11007_16_16/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y97    my_MEM_stage/dmem_reg_10752_11007_16_16/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y74    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y74    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y74    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y74    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y32    my_MEM_stage/dmem_reg_13824_14079_11_11/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y32    my_MEM_stage/dmem_reg_13824_14079_11_11/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y32    my_MEM_stage/dmem_reg_13824_14079_11_11/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y32    my_MEM_stage/dmem_reg_13824_14079_11_11/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[8][4]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.608ns (17.404%)  route 2.885ns (82.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 3.518 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    -0.802    my_MEM_stage/clk_out1
    SLICE_X84Y102        FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.346 f  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=12, routed)          1.334     0.988    my_MEM_stage/MEM_latch_out[69]
    SLICE_X91Y102        LUT5 (Prop_lut5_I1_O)        0.152     1.140 r  my_MEM_stage/regs[8][31]_i_1/O
                         net (fo=32, routed)          1.551     2.691    my_DE_stage/regs_reg[8][31]_0[0]
    SLICE_X113Y97        FDCE                                         r  my_DE_stage/regs_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.687     3.518    my_DE_stage/clk_out1
    SLICE_X113Y97        FDCE                                         r  my_DE_stage/regs_reg[8][4]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.984    
                         clock uncertainty           -0.074     3.910    
    SLICE_X113Y97        FDCE (Setup_fdce_C_CE)      -0.404     3.506    my_DE_stage/regs_reg[8][4]
  -------------------------------------------------------------------
                         required time                          3.506    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[14][12]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.608ns (17.730%)  route 2.821ns (82.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 3.514 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    -0.802    my_MEM_stage/clk_out1
    SLICE_X84Y102        FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.346 f  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=12, routed)          1.269     0.923    my_MEM_stage/MEM_latch_out[69]
    SLICE_X91Y103        LUT5 (Prop_lut5_I3_O)        0.152     1.075 r  my_MEM_stage/regs[14][31]_i_1/O
                         net (fo=32, routed)          1.552     2.627    my_DE_stage/regs_reg[14][31]_0[0]
    SLICE_X109Y95        FDCE                                         r  my_DE_stage/regs_reg[14][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.683     3.514    my_DE_stage/clk_out1
    SLICE_X109Y95        FDCE                                         r  my_DE_stage/regs_reg[14][12]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.980    
                         clock uncertainty           -0.074     3.906    
    SLICE_X109Y95        FDCE (Setup_fdce_C_CE)      -0.404     3.502    my_DE_stage/regs_reg[14][12]
  -------------------------------------------------------------------
                         required time                          3.502    
                         arrival time                          -2.627    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[8][14]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.608ns (18.009%)  route 2.768ns (81.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    -0.802    my_MEM_stage/clk_out1
    SLICE_X84Y102        FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.346 f  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=12, routed)          1.334     0.988    my_MEM_stage/MEM_latch_out[69]
    SLICE_X91Y102        LUT5 (Prop_lut5_I1_O)        0.152     1.140 r  my_MEM_stage/regs[8][31]_i_1/O
                         net (fo=32, routed)          1.434     2.574    my_DE_stage/regs_reg[8][31]_0[0]
    SLICE_X113Y93        FDCE                                         r  my_DE_stage/regs_reg[8][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.686     3.517    my_DE_stage/clk_out1
    SLICE_X113Y93        FDCE                                         r  my_DE_stage/regs_reg[8][14]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.983    
                         clock uncertainty           -0.074     3.909    
    SLICE_X113Y93        FDCE (Setup_fdce_C_CE)      -0.404     3.505    my_DE_stage/regs_reg[8][14]
  -------------------------------------------------------------------
                         required time                          3.505    
                         arrival time                          -2.574    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[8][5]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.608ns (18.009%)  route 2.768ns (81.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    -0.802    my_MEM_stage/clk_out1
    SLICE_X84Y102        FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.346 f  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=12, routed)          1.334     0.988    my_MEM_stage/MEM_latch_out[69]
    SLICE_X91Y102        LUT5 (Prop_lut5_I1_O)        0.152     1.140 r  my_MEM_stage/regs[8][31]_i_1/O
                         net (fo=32, routed)          1.434     2.574    my_DE_stage/regs_reg[8][31]_0[0]
    SLICE_X113Y93        FDCE                                         r  my_DE_stage/regs_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.686     3.517    my_DE_stage/clk_out1
    SLICE_X113Y93        FDCE                                         r  my_DE_stage/regs_reg[8][5]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.983    
                         clock uncertainty           -0.074     3.909    
    SLICE_X113Y93        FDCE (Setup_fdce_C_CE)      -0.404     3.505    my_DE_stage/regs_reg[8][5]
  -------------------------------------------------------------------
                         required time                          3.505    
                         arrival time                          -2.574    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[8][3]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.608ns (18.179%)  route 2.736ns (81.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 3.514 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    -0.802    my_MEM_stage/clk_out1
    SLICE_X84Y102        FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.346 f  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=12, routed)          1.334     0.988    my_MEM_stage/MEM_latch_out[69]
    SLICE_X91Y102        LUT5 (Prop_lut5_I1_O)        0.152     1.140 r  my_MEM_stage/regs[8][31]_i_1/O
                         net (fo=32, routed)          1.402     2.542    my_DE_stage/regs_reg[8][31]_0[0]
    SLICE_X109Y94        FDCE                                         r  my_DE_stage/regs_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.683     3.514    my_DE_stage/clk_out1
    SLICE_X109Y94        FDCE                                         r  my_DE_stage/regs_reg[8][3]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.980    
                         clock uncertainty           -0.074     3.906    
    SLICE_X109Y94        FDCE (Setup_fdce_C_CE)      -0.404     3.502    my_DE_stage/regs_reg[8][3]
  -------------------------------------------------------------------
                         required time                          3.502    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[6][14]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.580ns (16.413%)  route 2.954ns (83.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 3.514 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    -0.802    my_MEM_stage/clk_out1
    SLICE_X84Y102        FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.346 f  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=12, routed)          1.334     0.988    my_MEM_stage/MEM_latch_out[69]
    SLICE_X91Y102        LUT5 (Prop_lut5_I3_O)        0.124     1.112 r  my_MEM_stage/regs[6][31]_i_1/O
                         net (fo=32, routed)          1.619     2.732    my_DE_stage/regs_reg[6][31]_0[0]
    SLICE_X109Y93        FDCE                                         r  my_DE_stage/regs_reg[6][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.683     3.514    my_DE_stage/clk_out1
    SLICE_X109Y93        FDCE                                         r  my_DE_stage/regs_reg[6][14]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.980    
                         clock uncertainty           -0.074     3.906    
    SLICE_X109Y93        FDCE (Setup_fdce_C_CE)      -0.202     3.704    my_DE_stage/regs_reg[6][14]
  -------------------------------------------------------------------
                         required time                          3.704    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[6][5]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.580ns (16.413%)  route 2.954ns (83.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 3.514 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    -0.802    my_MEM_stage/clk_out1
    SLICE_X84Y102        FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.346 f  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=12, routed)          1.334     0.988    my_MEM_stage/MEM_latch_out[69]
    SLICE_X91Y102        LUT5 (Prop_lut5_I3_O)        0.124     1.112 r  my_MEM_stage/regs[6][31]_i_1/O
                         net (fo=32, routed)          1.619     2.732    my_DE_stage/regs_reg[6][31]_0[0]
    SLICE_X109Y93        FDCE                                         r  my_DE_stage/regs_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.683     3.514    my_DE_stage/clk_out1
    SLICE_X109Y93        FDCE                                         r  my_DE_stage/regs_reg[6][5]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.980    
                         clock uncertainty           -0.074     3.906    
    SLICE_X109Y93        FDCE (Setup_fdce_C_CE)      -0.202     3.704    my_DE_stage/regs_reg[6][5]
  -------------------------------------------------------------------
                         required time                          3.704    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[14][14]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.608ns (18.259%)  route 2.722ns (81.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    -0.802    my_MEM_stage/clk_out1
    SLICE_X84Y102        FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.346 f  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=12, routed)          1.269     0.923    my_MEM_stage/MEM_latch_out[69]
    SLICE_X91Y103        LUT5 (Prop_lut5_I3_O)        0.152     1.075 r  my_MEM_stage/regs[14][31]_i_1/O
                         net (fo=32, routed)          1.453     2.528    my_DE_stage/regs_reg[14][31]_0[0]
    SLICE_X111Y93        FDCE                                         r  my_DE_stage/regs_reg[14][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.686     3.517    my_DE_stage/clk_out1
    SLICE_X111Y93        FDCE                                         r  my_DE_stage/regs_reg[14][14]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.983    
                         clock uncertainty           -0.074     3.909    
    SLICE_X111Y93        FDCE (Setup_fdce_C_CE)      -0.404     3.505    my_DE_stage/regs_reg[14][14]
  -------------------------------------------------------------------
                         required time                          3.505    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[14][5]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.608ns (18.259%)  route 2.722ns (81.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    -0.802    my_MEM_stage/clk_out1
    SLICE_X84Y102        FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.346 f  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=12, routed)          1.269     0.923    my_MEM_stage/MEM_latch_out[69]
    SLICE_X91Y103        LUT5 (Prop_lut5_I3_O)        0.152     1.075 r  my_MEM_stage/regs[14][31]_i_1/O
                         net (fo=32, routed)          1.453     2.528    my_DE_stage/regs_reg[14][31]_0[0]
    SLICE_X111Y93        FDCE                                         r  my_DE_stage/regs_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.686     3.517    my_DE_stage/clk_out1
    SLICE_X111Y93        FDCE                                         r  my_DE_stage/regs_reg[14][5]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.983    
                         clock uncertainty           -0.074     3.909    
    SLICE_X111Y93        FDCE (Setup_fdce_C_CE)      -0.404     3.505    my_DE_stage/regs_reg[14][5]
  -------------------------------------------------------------------
                         required time                          3.505    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[6][12]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.580ns (16.455%)  route 2.945ns (83.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    -0.802    my_MEM_stage/clk_out1
    SLICE_X84Y102        FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.346 f  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=12, routed)          1.334     0.988    my_MEM_stage/MEM_latch_out[69]
    SLICE_X91Y102        LUT5 (Prop_lut5_I3_O)        0.124     1.112 r  my_MEM_stage/regs[6][31]_i_1/O
                         net (fo=32, routed)          1.610     2.722    my_DE_stage/regs_reg[6][31]_0[0]
    SLICE_X111Y96        FDCE                                         r  my_DE_stage/regs_reg[6][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.686     3.517    my_DE_stage/clk_out1
    SLICE_X111Y96        FDCE                                         r  my_DE_stage/regs_reg[6][12]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.983    
                         clock uncertainty           -0.074     3.909    
    SLICE_X111Y96        FDCE (Setup_fdce_C_CE)      -0.202     3.707    my_DE_stage/regs_reg[6][12]
  -------------------------------------------------------------------
                         required time                          3.707    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  0.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.086%)  route 0.130ns (47.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X83Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[37]/Q
                         net (fo=128, routed)         0.130    -0.295    my_MEM_stage/dmem_reg_1792_2047_26_26/D
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_1792_2047_26_26/WCLK
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X82Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.331    my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.239%)  route 0.178ns (55.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.687    -0.544    my_AGEX_stage/clk_out1
    SLICE_X95Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  my_AGEX_stage/AGEX_latch_reg[37]_rep/Q
                         net (fo=128, routed)         0.178    -0.225    my_MEM_stage/dmem_reg_13824_14079_26_26/D
    SLICE_X92Y109        RAMS64E                                      r  my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.961    -0.779    my_MEM_stage/dmem_reg_13824_14079_26_26/WCLK
    SLICE_X92Y109        RAMS64E                                      r  my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D/CLK
                         clock pessimism              0.271    -0.508    
                         clock uncertainty            0.074    -0.434    
    SLICE_X92Y109        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.290    my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.632    
                         clock uncertainty            0.074    -0.558    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.304    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.632    
                         clock uncertainty            0.074    -0.558    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.304    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C/CLK
                         clock pessimism              0.254    -0.632    
                         clock uncertainty            0.074    -0.558    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.304    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.632    
                         clock uncertainty            0.074    -0.558    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.304    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[15]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.289%)  route 0.185ns (56.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.631    -0.600    my_AGEX_stage/clk_out1
    SLICE_X106Y85        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  my_AGEX_stage/AGEX_latch_reg[15]_rep/Q
                         net (fo=128, routed)         0.185    -0.275    my_MEM_stage/dmem_reg_14848_15103_4_4/D
    SLICE_X112Y84        RAMS64E                                      r  my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.902    -0.838    my_MEM_stage/dmem_reg_14848_15103_4_4/WCLK
    SLICE_X112Y84        RAMS64E                                      r  my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X112Y84        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.345    my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.592%)  route 0.182ns (56.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.577    -0.654    my_AGEX_stage/clk_out1
    SLICE_X87Y82         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  my_AGEX_stage/AGEX_latch_reg[25]/Q
                         net (fo=128, routed)         0.182    -0.331    my_MEM_stage/dmem_reg_5120_5375_14_14/D
    SLICE_X82Y81         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.843    -0.897    my_MEM_stage/dmem_reg_5120_5375_14_14/WCLK
    SLICE_X82Y81         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X82Y81         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.404    my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.086%)  route 0.130ns (47.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X83Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[37]/Q
                         net (fo=128, routed)         0.130    -0.295    my_MEM_stage/dmem_reg_1792_2047_26_26/D
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_1792_2047_26_26/WCLK
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B/CLK
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X82Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.370    my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.442%)  route 0.549ns (79.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X99Y71         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_5/Q
                         net (fo=580, routed)         0.549     0.056    my_MEM_stage/dmem_reg_8192_8447_1_1/A2
    SLICE_X96Y47         RAMS64E                                      r  my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.884    -0.856    my_MEM_stage/dmem_reg_8192_8447_1_1/WCLK
    SLICE_X96Y47         RAMS64E                                      r  my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A/CLK
                         clock pessimism              0.509    -0.347    
                         clock uncertainty            0.074    -0.273    
    SLICE_X96Y47         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.019    my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        3.848ns  (logic 0.949ns (24.665%)  route 2.899ns (75.335%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 14.198 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    14.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459    14.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    15.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    15.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    15.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    15.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    16.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    17.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    17.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    18.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[1]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.062    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.407    18.655    my_FE_stage/PC_FE_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -18.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        3.848ns  (logic 0.949ns (24.665%)  route 2.899ns (75.335%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 14.198 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    14.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459    14.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    15.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    15.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    15.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    15.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    16.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    17.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    17.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    18.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[2]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.062    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.407    18.655    my_FE_stage/PC_FE_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -18.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        3.848ns  (logic 0.949ns (24.665%)  route 2.899ns (75.335%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 14.198 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    14.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459    14.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    15.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    15.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    15.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    15.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    16.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    17.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    17.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    18.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[3]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.062    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.407    18.655    my_FE_stage/PC_FE_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -18.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        3.848ns  (logic 0.949ns (24.665%)  route 2.899ns (75.335%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 14.198 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    14.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459    14.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    15.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    15.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    15.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    15.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    16.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    17.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    17.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    18.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[4]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.062    
    SLICE_X85Y100        FDCE (Setup_fdce_C_CE)      -0.407    18.655    my_FE_stage/PC_FE_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -18.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        3.847ns  (logic 0.949ns (24.667%)  route 2.898ns (75.333%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 14.198 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    14.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459    14.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    15.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    15.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    15.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    15.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    16.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    17.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    17.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    18.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[5]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.062    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.407    18.655    my_FE_stage/PC_FE_latch_reg[5]
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -18.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        3.847ns  (logic 0.949ns (24.667%)  route 2.898ns (75.333%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 14.198 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    14.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459    14.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    15.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    15.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    15.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    15.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    16.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    17.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    17.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    18.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[6]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.062    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.407    18.655    my_FE_stage/PC_FE_latch_reg[6]
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -18.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        3.847ns  (logic 0.949ns (24.667%)  route 2.898ns (75.333%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 14.198 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    14.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459    14.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    15.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    15.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    15.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    15.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    16.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    17.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    17.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    18.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y101        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[7]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.062    
    SLICE_X85Y101        FDCE (Setup_fdce_C_CE)      -0.407    18.655    my_FE_stage/PC_FE_latch_reg[7]
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -18.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        3.847ns  (logic 0.949ns (24.667%)  route 2.898ns (75.333%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 14.198 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    14.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459    14.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    15.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    15.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    15.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    15.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    16.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    17.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    17.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.713    18.045    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y101        FDPE                                         r  my_FE_stage/PC_FE_latch_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.721    18.552    my_FE_stage/clk_out1
    SLICE_X85Y101        FDPE                                         r  my_FE_stage/PC_FE_latch_reg[8]/C
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.062    
    SLICE_X85Y101        FDPE (Setup_fdpe_C_CE)      -0.407    18.655    my_FE_stage/PC_FE_latch_reg[8]
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -18.045    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        3.716ns  (logic 0.949ns (25.538%)  route 2.767ns (74.462%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 18.550 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 14.198 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    14.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459    14.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    15.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    15.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    15.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    15.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    16.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    17.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    17.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.582    17.914    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y107        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.719    18.550    my_FE_stage/clk_out1
    SLICE_X85Y107        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[29]/C
                         clock pessimism              0.584    19.135    
                         clock uncertainty           -0.074    19.060    
    SLICE_X85Y107        FDCE (Setup_fdce_C_CE)      -0.407    18.653    my_FE_stage/PC_FE_latch_reg[29]
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -17.914    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 my_DE_stage/bb_table_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        3.716ns  (logic 0.949ns (25.538%)  route 2.767ns (74.462%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 18.550 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 14.198 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.914    14.198    my_DE_stage/clk_out1
    SLICE_X89Y104        FDCE                                         r  my_DE_stage/bb_table_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.459    14.657 f  my_DE_stage/bb_table_reg[0]/Q
                         net (fo=3, routed)           0.659    15.316    my_DE_stage/bb_table[0]
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    15.440 r  my_DE_stage/DE_latch[27]_i_4/O
                         net (fo=1, routed)           0.405    15.845    my_FE_stage/DE_latch_reg[27]_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.124    15.969 f  my_FE_stage/DE_latch[27]_i_2/O
                         net (fo=2, routed)           0.275    16.244    my_FE_stage/DE_latch[27]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.368 f  my_FE_stage/FE_latch[99]_i_5/O
                         net (fo=119, routed)         0.846    17.214    my_FE_stage/FE_latch_reg[97]_0
    SLICE_X87Y104        LUT3 (Prop_lut3_I0_O)        0.118    17.332 r  my_FE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=31, routed)          0.582    17.914    my_FE_stage/PC_FE_latch[1]_i_1_n_0
    SLICE_X85Y107        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        1.719    18.550    my_FE_stage/clk_out1
    SLICE_X85Y107        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[30]/C
                         clock pessimism              0.584    19.135    
                         clock uncertainty           -0.074    19.060    
    SLICE_X85Y107        FDCE (Setup_fdce_C_CE)      -0.407    18.653    my_FE_stage/PC_FE_latch_reg[30]
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -17.914    
  -------------------------------------------------------------------
                         slack                                  0.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.086%)  route 0.130ns (47.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X83Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[37]/Q
                         net (fo=128, routed)         0.130    -0.295    my_MEM_stage/dmem_reg_1792_2047_26_26/D
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_1792_2047_26_26/WCLK
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X82Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.331    my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.239%)  route 0.178ns (55.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.687    -0.544    my_AGEX_stage/clk_out1
    SLICE_X95Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  my_AGEX_stage/AGEX_latch_reg[37]_rep/Q
                         net (fo=128, routed)         0.178    -0.225    my_MEM_stage/dmem_reg_13824_14079_26_26/D
    SLICE_X92Y109        RAMS64E                                      r  my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.961    -0.779    my_MEM_stage/dmem_reg_13824_14079_26_26/WCLK
    SLICE_X92Y109        RAMS64E                                      r  my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D/CLK
                         clock pessimism              0.271    -0.508    
                         clock uncertainty            0.074    -0.434    
    SLICE_X92Y109        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.290    my_MEM_stage/dmem_reg_13824_14079_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.632    
                         clock uncertainty            0.074    -0.558    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.304    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.632    
                         clock uncertainty            0.074    -0.558    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.304    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C/CLK
                         clock pessimism              0.254    -0.632    
                         clock uncertainty            0.074    -0.558    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.304    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.583    -0.648    my_AGEX_stage/clk_out1
    SLICE_X88Y93         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_7/Q
                         net (fo=944, routed)         0.271    -0.236    my_MEM_stage/dmem_reg_3328_3583_10_10/A2
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.853    -0.887    my_MEM_stage/dmem_reg_3328_3583_10_10/WCLK
    SLICE_X86Y93         RAMS64E                                      r  my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.632    
                         clock uncertainty            0.074    -0.558    
    SLICE_X86Y93         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.304    my_MEM_stage/dmem_reg_3328_3583_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[15]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.289%)  route 0.185ns (56.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.631    -0.600    my_AGEX_stage/clk_out1
    SLICE_X106Y85        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  my_AGEX_stage/AGEX_latch_reg[15]_rep/Q
                         net (fo=128, routed)         0.185    -0.275    my_MEM_stage/dmem_reg_14848_15103_4_4/D
    SLICE_X112Y84        RAMS64E                                      r  my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.902    -0.838    my_MEM_stage/dmem_reg_14848_15103_4_4/WCLK
    SLICE_X112Y84        RAMS64E                                      r  my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X112Y84        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.345    my_MEM_stage/dmem_reg_14848_15103_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.592%)  route 0.182ns (56.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.577    -0.654    my_AGEX_stage/clk_out1
    SLICE_X87Y82         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  my_AGEX_stage/AGEX_latch_reg[25]/Q
                         net (fo=128, routed)         0.182    -0.331    my_MEM_stage/dmem_reg_5120_5375_14_14/D
    SLICE_X82Y81         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.843    -0.897    my_MEM_stage/dmem_reg_5120_5375_14_14/WCLK
    SLICE_X82Y81         RAMS64E                                      r  my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X82Y81         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.404    my_MEM_stage/dmem_reg_5120_5375_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.086%)  route 0.130ns (47.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X83Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[37]/Q
                         net (fo=128, routed)         0.130    -0.295    my_MEM_stage/dmem_reg_1792_2047_26_26/D
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_1792_2047_26_26/WCLK
    SLICE_X82Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B/CLK
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X82Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.370    my_MEM_stage/dmem_reg_1792_2047_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[47]_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.442%)  route 0.549ns (79.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X99Y71         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[47]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[47]_replica_5/Q
                         net (fo=580, routed)         0.549     0.056    my_MEM_stage/dmem_reg_8192_8447_1_1/A2
    SLICE_X96Y47         RAMS64E                                      r  my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8873, routed)        0.884    -0.856    my_MEM_stage/dmem_reg_8192_8447_1_1/WCLK
    SLICE_X96Y47         RAMS64E                                      r  my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A/CLK
                         clock pessimism              0.509    -0.347    
                         clock uncertainty            0.074    -0.273    
    SLICE_X96Y47         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.019    my_MEM_stage/dmem_reg_8192_8447_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.075    





