$date
	Mon Jul 15 16:20:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dual_port_ram_tb $end
$var reg 1 ! clock $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
$end
#5
0!
#10
1!
#15
0!
#20
1!
#25
0!
#30
1!
#35
0!
#40
1!
