#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec  9 17:51:05 2021
# Process ID: 21744
# Current directory: D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.runs/synth_1
# Command line: vivado.exe -log RISC_pipe.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISC_pipe.tcl
# Log file: D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.runs/synth_1/RISC_pipe.vds
# Journal file: D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RISC_pipe.tcl -notrace
Command: synth_design -top RISC_pipe -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6112 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 490.316 ; gain = 188.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISC_pipe' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/RISC_pipe.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:23]
	Parameter Mem_Size bound to: 1024 - type: integer 
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:60]
WARNING: [Synth 8-6014] Unused sequential element PC_reg was removed.  [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:75]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:41]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'IF' (1#1) [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_DE_REG' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF_DE_REG.v:23]
	Parameter IMMEDIATE_TYPE bound to: 5'b00100 
	Parameter LOAD_TYPE bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'IF_DE_REG' (2#1) [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF_DE_REG.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:23]
	Parameter reg_cnt bound to: 32 - type: integer 
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:51]
WARNING: [Synth 8-567] referenced signal 'register_memory' should be on the sensitivity list [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-567] referenced signal 'register_memory' should be on the sensitivity list [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:67]
WARNING: [Synth 8-567] referenced signal 'ID_RD_Addr_In' should be on the sensitivity list [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:67]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:84]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (3#1) [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID.v:23]
	Parameter IMMEDIATE_TYPE bound to: 5'b00100 
	Parameter REGISTER_REGISTER_TYPE bound to: 5'b01100 
	Parameter LOAD_TYPE bound to: 5'b00000 
	Parameter STORE_TYPE bound to: 5'b01000 
	Parameter BRANCH_TYPE bound to: 5'b11000 
	Parameter MAC_TYPE bound to: 5'b11111 
INFO: [Synth 8-6155] done synthesizing module 'ID' (4#1) [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_reg' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_reg' (5#1) [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:23]
	Parameter IMMEDIATE_TYPE bound to: 5'b00100 
	Parameter REGISTER_REGISTER_TYPE bound to: 5'b01100 
	Parameter LOAD_TYPE bound to: 5'b00000 
	Parameter STORE_TYPE bound to: 5'b01000 
	Parameter BRANCH_TYPE bound to: 5'b11000 
	Parameter MAC_TYPE bound to: 5'b11111 
	Parameter REG_CNT bound to: 32 - type: integer 
	Parameter AND bound to: 10'b0000000111 
	Parameter OR bound to: 10'b0000000110 
	Parameter ADD bound to: 10'b0000000000 
	Parameter SUB bound to: 10'b0100000000 
	Parameter SLL bound to: 10'b0000000001 
	Parameter SRA bound to: 10'b0100000101 
INFO: [Synth 8-6155] done synthesizing module 'EX' (6#1) [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MA_reg' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX_MA_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MA_reg' (7#1) [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX_MA_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:23]
	Parameter DATA_MEM_SIZE bound to: 1024 - type: integer 
	Parameter LOAD_TYPE bound to: 5'b00000 
	Parameter STORE_TYPE bound to: 5'b01000 
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:59]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (8#1) [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MA_RW_reg' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/MA_RW_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MA_RW_reg' (9#1) [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/MA_RW_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'RW' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/RW.v:23]
	Parameter IMMEDIATE_TYPE bound to: 5'b00100 
	Parameter REGISTER_REGISTER_TYPE bound to: 5'b01100 
	Parameter LOAD_TYPE bound to: 5'b00000 
	Parameter STORE_TYPE bound to: 5'b01000 
	Parameter BRANCH_TYPE bound to: 5'b11000 
	Parameter MAC_TYPE bound to: 5'b11111 
INFO: [Synth 8-6155] done synthesizing module 'RW' (10#1) [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/RW.v:23]
INFO: [Synth 8-6157] synthesizing module 'Forward_Unit' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Forward_Unit.v:23]
	Parameter IMMEDIATE_TYPE bound to: 5'b00100 
	Parameter REGISTER_TYPE bound to: 5'b01100 
	Parameter LOAD_TYPE bound to: 5'b00000 
	Parameter STORE_TYPE bound to: 5'b01000 
	Parameter BRANCH_TYPE bound to: 5'b11000 
	Parameter MAC_TYPE bound to: 5'b11111 
INFO: [Synth 8-6155] done synthesizing module 'Forward_Unit' (11#1) [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Forward_Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RISC_pipe' (12#1) [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/RISC_pipe.v:23]
WARNING: [Synth 8-3331] design Forward_Unit has unconnected port ID_RD_Addr_In[4]
WARNING: [Synth 8-3331] design Forward_Unit has unconnected port ID_RD_Addr_In[3]
WARNING: [Synth 8-3331] design Forward_Unit has unconnected port ID_RD_Addr_In[2]
WARNING: [Synth 8-3331] design Forward_Unit has unconnected port ID_RD_Addr_In[1]
WARNING: [Synth 8-3331] design Forward_Unit has unconnected port ID_RD_Addr_In[0]
WARNING: [Synth 8-3331] design ID has unconnected port Inst_In[19]
WARNING: [Synth 8-3331] design ID has unconnected port Inst_In[18]
WARNING: [Synth 8-3331] design ID has unconnected port Inst_In[17]
WARNING: [Synth 8-3331] design ID has unconnected port Inst_In[16]
WARNING: [Synth 8-3331] design ID has unconnected port Inst_In[15]
WARNING: [Synth 8-3331] design ID has unconnected port Inst_In[1]
WARNING: [Synth 8-3331] design ID has unconnected port Inst_In[0]
WARNING: [Synth 8-3331] design ID has unconnected port stall_ctrl_in
WARNING: [Synth 8-3331] design ID has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 626.906 ; gain = 324.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 626.906 ; gain = 324.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 626.906 ; gain = 324.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:100]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:87]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[0]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[1]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[2]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[3]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[4]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[5]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[6]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[7]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[8]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[9]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[10]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[11]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[12]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[13]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[14]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[15]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[16]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[17]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[18]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[19]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[20]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[21]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[22]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[23]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[24]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[25]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[26]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[27]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[28]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[29]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[30]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'register_memory_reg[31]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'Operand_B_Out_reg' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[0]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[1]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[2]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[3]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[4]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[5]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[6]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[7]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[8]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[9]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[10]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[11]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[12]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[13]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[14]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[15]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[16]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[17]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[18]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[19]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[20]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[21]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[22]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[23]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[24]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[25]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[26]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[27]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[28]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[29]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[30]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[31]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[32]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[33]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[34]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[35]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[36]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[37]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[38]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[39]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[40]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[41]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[42]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[43]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[44]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[45]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[46]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[47]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[48]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[49]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[50]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[51]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[52]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[53]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[54]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[55]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[56]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[57]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[58]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[59]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[60]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[61]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[62]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[63]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[64]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[65]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_reg[66]' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:83]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 801.824 ; gain = 499.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |muxpart__12_Data_Memory |           1|     32736|
|2     |Data_Memory__GB1        |           1|      2464|
|3     |Data_Memory__GB2        |           1|     10162|
|4     |Data_Memory__GB3        |           1|     12384|
|5     |Data_Memory__GB4        |           1|     18883|
|6     |Data_Memory__GB5        |           1|     28971|
|7     |IF                      |           1|     32939|
|8     |RISC_pipe__GCB1         |           1|      7265|
+------+------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1024  
	   2 Input      1 Bit        Muxes := 31    
	   3 Input      1 Bit        Muxes := 30    
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Data_Memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1024  
Module IF_DE_REG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 3     
Module Register_File 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 30    
Module ID 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
Module ID_EX_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
Module EX_MA_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
Module MA_RW_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
Module RW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Forward_Unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:152]
DSP Report: Generating DSP Execute/Result_Out1, operation Mode is: A2*B2.
DSP Report: register ID_EX_Register/Operand_A_val_Out_reg is absorbed into DSP Execute/Result_Out1.
DSP Report: register Execute/Result_Out1 is absorbed into DSP Execute/Result_Out1.
DSP Report: operator Execute/Result_Out1 is absorbed into DSP Execute/Result_Out1.
DSP Report: operator Execute/Result_Out1 is absorbed into DSP Execute/Result_Out1.
DSP Report: Generating DSP Execute/Result_Out1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register ID_EX_Register/Operand_B_val_Out_reg is absorbed into DSP Execute/Result_Out1.
DSP Report: register ID_EX_Register/Operand_A_val_Out_reg is absorbed into DSP Execute/Result_Out1.
DSP Report: operator Execute/Result_Out1 is absorbed into DSP Execute/Result_Out1.
DSP Report: operator Execute/Result_Out1 is absorbed into DSP Execute/Result_Out1.
DSP Report: Generating DSP Execute/Result_Out1, operation Mode is: A2*B2.
DSP Report: register Execute/Result_Out1 is absorbed into DSP Execute/Result_Out1.
DSP Report: register Execute/Result_Out1 is absorbed into DSP Execute/Result_Out1.
DSP Report: operator Execute/Result_Out1 is absorbed into DSP Execute/Result_Out1.
DSP Report: operator Execute/Result_Out1 is absorbed into DSP Execute/Result_Out1.
DSP Report: Generating DSP Execute/Result_Out1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register ID_EX_Register/Operand_B_val_Out_reg is absorbed into DSP Execute/Result_Out1.
DSP Report: register Execute/Result_Out1 is absorbed into DSP Execute/Result_Out1.
DSP Report: operator Execute/Result_Out1 is absorbed into DSP Execute/Result_Out1.
DSP Report: operator Execute/Result_Out1 is absorbed into DSP Execute/Result_Out1.
INFO: [Synth 8-3886] merging instance 'i_0/IF_DE_Register/Inst_Out_reg[8]' (FDE) to 'i_0/IF_DE_Register/RD_Addr_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/IF_DE_Register/Inst_Out_reg[9]' (FDE) to 'i_0/IF_DE_Register/RD_Addr_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/IF_DE_Register/Inst_Out_reg[10]' (FDE) to 'i_0/IF_DE_Register/RD_Addr_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/IF_DE_Register/Inst_Out_reg[11]' (FDE) to 'i_0/IF_DE_Register/RD_Addr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/IF_DE_Register/Inst_Out_reg[7]' (FDE) to 'i_0/IF_DE_Register/RD_Addr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/IF_DE_Register/Inst_Out_reg[15]' (FDE) to 'i_0/IF_DE_Register/RS1_Addr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/IF_DE_Register/Inst_Out_reg[16]' (FDE) to 'i_0/IF_DE_Register/RS1_Addr_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/IF_DE_Register/Inst_Out_reg[17]' (FDE) to 'i_0/IF_DE_Register/RS1_Addr_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/IF_DE_Register/Inst_Out_reg[18]' (FDE) to 'i_0/IF_DE_Register/RS1_Addr_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/IF_DE_Register/Inst_Out_reg[19]' (FDE) to 'i_0/IF_DE_Register/RS1_Addr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[11]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[12]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[13]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[14]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[15]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[16]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[17]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[18]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[19]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[20]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[21]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[22]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[23]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[24]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[25]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[26]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[27]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[28]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[29]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX_Register/Immx_Data_Out_reg[30]' (FD) to 'i_0/ID_EX_Register/Immx_Data_Out_reg[31]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[0]' (FDE) to 'Inst_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[1]' (FDE) to 'Inst_Out_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[2]' (FDE) to 'Inst_Out_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[3]' (FDE) to 'Inst_Out_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[4]' (FDE) to 'Inst_Out_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[5]' (FDE) to 'Inst_Out_reg[6]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[6]' (FDE) to 'Inst_Out_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[7]' (FDE) to 'Inst_Out_reg[8]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[8]' (FDE) to 'Inst_Out_reg[9]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[9]' (FDE) to 'Inst_Out_reg[10]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[10]' (FDE) to 'Inst_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[11]' (FDE) to 'Inst_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[12]' (FDE) to 'Inst_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[13]' (FDE) to 'Inst_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[14]' (FDE) to 'Inst_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[15]' (FDE) to 'Inst_Out_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[16]' (FDE) to 'Inst_Out_reg[17]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[17]' (FDE) to 'Inst_Out_reg[18]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[18]' (FDE) to 'Inst_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[19]' (FDE) to 'Inst_Out_reg[20]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[20]' (FDE) to 'Inst_Out_reg[21]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[21]' (FDE) to 'Inst_Out_reg[22]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[22]' (FDE) to 'Inst_Out_reg[23]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[23]' (FDE) to 'Inst_Out_reg[24]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[24]' (FDE) to 'Inst_Out_reg[25]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[25]' (FDE) to 'Inst_Out_reg[26]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[26]' (FDE) to 'Inst_Out_reg[27]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[27]' (FDE) to 'Inst_Out_reg[28]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[28]' (FDE) to 'Inst_Out_reg[29]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[29]' (FDE) to 'Inst_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[30]' (FDE) to 'Inst_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_Out_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 880.727 ; gain = 578.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|RISC_pipe   | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|RISC_pipe   | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|RISC_pipe   | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|RISC_pipe   | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |muxpart__12_Data_Memory |           1|     32736|
|2     |Data_Memory__GB1        |           1|      2464|
|3     |Data_Memory__GB2        |           1|      7430|
|4     |Data_Memory__GB3        |           1|     12384|
|5     |Data_Memory__GB4        |           1|      8505|
|6     |Data_Memory__GB5        |           1|      6170|
|7     |IF                      |           1|         0|
|8     |RISC_pipe__GCB1         |           1|      6874|
+------+------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 880.727 ; gain = 578.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |muxpart__12_Data_Memory |           1|     32736|
|2     |Data_Memory__GB1        |           1|      2464|
|3     |Data_Memory__GB2        |           1|      7430|
|4     |Data_Memory__GB3        |           1|     12384|
|5     |Data_Memory__GB4        |           1|      8505|
|6     |Data_Memory__GB5        |           1|      6170|
|7     |RISC_pipe__GCB1         |           1|      6874|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:05 . Memory (MB): peak = 880.727 ; gain = 578.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |muxpart__12_Data_Memory |           1|     15264|
|2     |Data_Memory__GB1        |           1|      2464|
|3     |Data_Memory__GB2        |           1|      7292|
|4     |Data_Memory__GB3        |           1|     12384|
|5     |Data_Memory__GB4        |           1|      8178|
|6     |Data_Memory__GB5        |           1|      3958|
|7     |RISC_pipe__GCB1         |           1|      3534|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][31]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][30]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][29]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][28]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][27]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][26]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][25]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][24]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][23]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][22]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][21]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][20]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][19]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][18]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][17]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][16]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][15]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][14]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][13]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][12]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][11]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][10]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][9]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][8]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][7]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][6]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][5]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][4]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][3]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][2]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][1]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[645][0]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][31]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][30]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][29]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][28]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][27]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][26]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][25]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][24]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][23]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][22]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][21]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][20]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][19]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][18]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][17]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][16]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][15]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][14]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][13]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][12]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][11]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][10]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][9]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][8]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][7]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][6]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][5]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][4]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][3]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][2]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][1]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[646][0]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][31]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][30]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][29]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][28]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][27]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][26]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][25]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][24]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][23]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][22]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][21]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][20]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][19]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][18]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][17]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][16]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][15]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][14]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][13]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][12]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][11]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][10]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][9]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][8]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][7]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][6]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][5]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][4]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][3]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][2]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][1]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[644][0]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[647][31]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[647][30]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[647][29]) is unused and will be removed from module RISC_pipe.
WARNING: [Synth 8-3332] Sequential element (MA_Stage/Data_Memory_reg[647][28]) is unused and will be removed from module RISC_pipe.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 880.727 ; gain = 578.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 880.727 ; gain = 578.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 880.727 ; gain = 578.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 880.727 ; gain = 578.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 880.727 ; gain = 578.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 880.727 ; gain = 578.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 880.727 ; gain = 578.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35960 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 880.727 ; gain = 578.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 880.727 ; gain = 578.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 880.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 322 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 880.727 ; gain = 589.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 880.727 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.runs/synth_1/RISC_pipe.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISC_pipe_utilization_synth.rpt -pb RISC_pipe_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  9 17:52:26 2021...
