platform FPGA fpga0 "config/pm/multifpga/fpga_submodels/hwsw/vc707_0-hwsw.apm"; 
   cpu0  -> "physicalDrivers.pcieDriver"; 
   cpu0  <- "physicalDrivers.pcieDriver"; 
endplatform 

platform BLUESIM sim1 "config/pm/multifpga/fpga_submodels/hwsw/sim1-hwsw.apm"; 
   cpu0  -> "physicalDrivers.unixPipeLIDriver"; 
   cpu0  <- "physicalDrivers.unixPipeLIDriver"; 

   central_cache_service_PROVIDES = "central_cache_service_1";

endplatform 

platform cpu cpu0 "config/pm/multifpga/fpga_submodels/hwsw/cpu0.apm"; 
   fpga0 -> "physicalDevices->GetPCIEDevice0()"; 
   fpga0 <- "physicalDevices->GetPCIEDevice0()"; 
   sim1 -> "physicalDevices->GetUNIXPipeDevice1()"; 
   sim1 <- "physicalDevices->GetUNIXPipeDevice1()"; 
endplatform

