// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="substring_substring,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.956000,HLS_SYN_LAT=98343,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1959,HLS_SYN_LUT=4431,HLS_VERSION=2023_2}" *)

module substring (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        str_0_address0,
        str_0_ce0,
        str_0_q0,
        str_1_address0,
        str_1_ce0,
        str_1_q0,
        str_2_address0,
        str_2_ce0,
        str_2_q0,
        str_3_address0,
        str_3_ce0,
        str_3_q0,
        str_4_address0,
        str_4_ce0,
        str_4_q0,
        str_5_address0,
        str_5_ce0,
        str_5_q0,
        str_6_address0,
        str_6_ce0,
        str_6_q0,
        str_7_address0,
        str_7_ce0,
        str_7_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] str_0_address0;
output   str_0_ce0;
input  [31:0] str_0_q0;
output  [11:0] str_1_address0;
output   str_1_ce0;
input  [31:0] str_1_q0;
output  [11:0] str_2_address0;
output   str_2_ce0;
input  [31:0] str_2_q0;
output  [11:0] str_3_address0;
output   str_3_ce0;
input  [31:0] str_3_q0;
output  [11:0] str_4_address0;
output   str_4_ce0;
input  [31:0] str_4_q0;
output  [11:0] str_5_address0;
output   str_5_ce0;
input  [31:0] str_5_q0;
output  [11:0] str_6_address0;
output   str_6_ce0;
input  [31:0] str_6_q0;
output  [11:0] str_7_address0;
output   str_7_ce0;
input  [31:0] str_7_q0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] str_1_address0;
reg str_1_ce0;
reg[11:0] str_2_address0;
reg str_2_ce0;
reg[11:0] str_3_address0;
reg str_3_ce0;
reg[11:0] str_4_address0;
reg str_4_ce0;
reg[11:0] str_5_address0;
reg str_5_ce0;
reg[11:0] str_6_address0;
reg str_6_ce0;
reg[11:0] str_7_address0;
reg str_7_ce0;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start;
wire    grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_done;
wire    grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_idle;
wire    grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_ready;
wire   [11:0] grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_0_address0;
wire    grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_0_ce0;
wire   [11:0] grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_1_address0;
wire    grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_1_ce0;
wire   [31:0] grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_s_0_11_out;
wire    grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_s_0_11_out_ap_vld;
wire    grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start;
wire    grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_done;
wire    grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_idle;
wire    grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_ready;
wire   [11:0] grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_1_address0;
wire    grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_1_ce0;
wire   [11:0] grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_2_address0;
wire    grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_2_ce0;
wire   [31:0] grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_s_1_12_out;
wire    grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_s_1_12_out_ap_vld;
wire    grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start;
wire    grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_done;
wire    grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_idle;
wire    grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_ready;
wire   [11:0] grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_2_address0;
wire    grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_2_ce0;
wire   [11:0] grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_3_address0;
wire    grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_3_ce0;
wire   [31:0] grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_s_2_13_out;
wire    grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_s_2_13_out_ap_vld;
wire    grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start;
wire    grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_done;
wire    grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_idle;
wire    grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_ready;
wire   [11:0] grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_3_address0;
wire    grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_3_ce0;
wire   [11:0] grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_4_address0;
wire    grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_4_ce0;
wire   [31:0] grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_s_3_14_out;
wire    grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_s_3_14_out_ap_vld;
wire    grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start;
wire    grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_done;
wire    grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_idle;
wire    grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_ready;
wire   [11:0] grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_4_address0;
wire    grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_4_ce0;
wire   [11:0] grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_5_address0;
wire    grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_5_ce0;
wire   [31:0] grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_s_4_15_out;
wire    grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_s_4_15_out_ap_vld;
wire    grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start;
wire    grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_done;
wire    grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_idle;
wire    grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_ready;
wire   [11:0] grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_5_address0;
wire    grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_5_ce0;
wire   [11:0] grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_6_address0;
wire    grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_6_ce0;
wire   [31:0] grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_s_5_16_out;
wire    grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_s_5_16_out_ap_vld;
wire    grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start;
wire    grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_done;
wire    grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_idle;
wire    grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_ready;
wire   [11:0] grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_6_address0;
wire    grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_6_ce0;
wire   [11:0] grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_7_address0;
wire    grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_7_ce0;
wire   [31:0] grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_s_6_17_out;
wire    grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_s_6_17_out_ap_vld;
wire    grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start;
wire    grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_done;
wire    grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_idle;
wire    grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_ready;
wire   [11:0] grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_str_7_address0;
wire    grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_str_7_ce0;
wire   [31:0] grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_s_7_18_out;
wire    grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_s_7_18_out_ap_vld;
reg    grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire   [31:0] add_ln168_1_fu_182_p2;
wire   [31:0] add_ln168_fu_176_p2;
wire   [31:0] add_ln168_4_fu_200_p2;
wire   [31:0] add_ln168_3_fu_194_p2;
wire   [31:0] add_ln168_5_fu_206_p2;
wire   [31:0] add_ln168_2_fu_188_p2;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start_reg = 1'b0;
#0 grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start_reg = 1'b0;
#0 grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start_reg = 1'b0;
#0 grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start_reg = 1'b0;
#0 grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start_reg = 1'b0;
#0 grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start_reg = 1'b0;
#0 grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start_reg = 1'b0;
#0 grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start_reg = 1'b0;
end

substring_substring_Pipeline_loop_0_VITIS_LOOP_31_1 grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start),
    .ap_done(grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_done),
    .ap_idle(grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_idle),
    .ap_ready(grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_ready),
    .str_0_address0(grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_0_address0),
    .str_0_ce0(grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_0_ce0),
    .str_0_q0(str_0_q0),
    .str_1_address0(grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_1_address0),
    .str_1_ce0(grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_1_ce0),
    .str_1_q0(str_1_q0),
    .s_0_11_out(grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_s_0_11_out),
    .s_0_11_out_ap_vld(grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_s_0_11_out_ap_vld)
);

substring_substring_Pipeline_loop_1_VITIS_LOOP_49_2 grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start),
    .ap_done(grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_done),
    .ap_idle(grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_idle),
    .ap_ready(grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_ready),
    .str_1_address0(grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_1_address0),
    .str_1_ce0(grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_1_ce0),
    .str_1_q0(str_1_q0),
    .str_2_address0(grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_2_address0),
    .str_2_ce0(grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_2_ce0),
    .str_2_q0(str_2_q0),
    .s_1_12_out(grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_s_1_12_out),
    .s_1_12_out_ap_vld(grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_s_1_12_out_ap_vld)
);

substring_substring_Pipeline_loop_2_VITIS_LOOP_67_3 grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start),
    .ap_done(grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_done),
    .ap_idle(grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_idle),
    .ap_ready(grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_ready),
    .str_2_address0(grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_2_address0),
    .str_2_ce0(grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_2_ce0),
    .str_2_q0(str_2_q0),
    .str_3_address0(grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_3_address0),
    .str_3_ce0(grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_3_ce0),
    .str_3_q0(str_3_q0),
    .s_2_13_out(grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_s_2_13_out),
    .s_2_13_out_ap_vld(grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_s_2_13_out_ap_vld)
);

substring_substring_Pipeline_loop_3_VITIS_LOOP_85_4 grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start),
    .ap_done(grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_done),
    .ap_idle(grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_idle),
    .ap_ready(grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_ready),
    .str_3_address0(grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_3_address0),
    .str_3_ce0(grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_3_ce0),
    .str_3_q0(str_3_q0),
    .str_4_address0(grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_4_address0),
    .str_4_ce0(grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_4_ce0),
    .str_4_q0(str_4_q0),
    .s_3_14_out(grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_s_3_14_out),
    .s_3_14_out_ap_vld(grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_s_3_14_out_ap_vld)
);

substring_substring_Pipeline_loop_4_VITIS_LOOP_103_5 grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start),
    .ap_done(grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_done),
    .ap_idle(grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_idle),
    .ap_ready(grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_ready),
    .str_4_address0(grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_4_address0),
    .str_4_ce0(grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_4_ce0),
    .str_4_q0(str_4_q0),
    .str_5_address0(grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_5_address0),
    .str_5_ce0(grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_5_ce0),
    .str_5_q0(str_5_q0),
    .s_4_15_out(grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_s_4_15_out),
    .s_4_15_out_ap_vld(grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_s_4_15_out_ap_vld)
);

substring_substring_Pipeline_loop_5_VITIS_LOOP_121_6 grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start),
    .ap_done(grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_done),
    .ap_idle(grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_idle),
    .ap_ready(grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_ready),
    .str_5_address0(grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_5_address0),
    .str_5_ce0(grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_5_ce0),
    .str_5_q0(str_5_q0),
    .str_6_address0(grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_6_address0),
    .str_6_ce0(grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_6_ce0),
    .str_6_q0(str_6_q0),
    .s_5_16_out(grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_s_5_16_out),
    .s_5_16_out_ap_vld(grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_s_5_16_out_ap_vld)
);

substring_substring_Pipeline_loop_6_VITIS_LOOP_139_7 grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start),
    .ap_done(grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_done),
    .ap_idle(grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_idle),
    .ap_ready(grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_ready),
    .str_6_address0(grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_6_address0),
    .str_6_ce0(grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_6_ce0),
    .str_6_q0(str_6_q0),
    .str_7_address0(grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_7_address0),
    .str_7_ce0(grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_7_ce0),
    .str_7_q0(str_7_q0),
    .s_6_17_out(grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_s_6_17_out),
    .s_6_17_out_ap_vld(grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_s_6_17_out_ap_vld)
);

substring_substring_Pipeline_loop_7_VITIS_LOOP_157_8 grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start),
    .ap_done(grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_done),
    .ap_idle(grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_idle),
    .ap_ready(grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_ready),
    .str_7_address0(grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_str_7_address0),
    .str_7_ce0(grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_str_7_ce0),
    .str_7_q0(str_7_q0),
    .s_7_18_out(grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_s_7_18_out),
    .s_7_18_out_ap_vld(grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_s_7_18_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start_reg <= 1'b1;
        end else if ((grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_ready == 1'b1)) begin
            grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start_reg <= 1'b1;
        end else if ((grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_ready == 1'b1)) begin
            grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start_reg <= 1'b1;
        end else if ((grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_ready == 1'b1)) begin
            grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start_reg <= 1'b1;
        end else if ((grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_ready == 1'b1)) begin
            grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start_reg <= 1'b1;
        end else if ((grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_ready == 1'b1)) begin
            grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start_reg <= 1'b1;
        end else if ((grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_ready == 1'b1)) begin
            grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start_reg <= 1'b1;
        end else if ((grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_ready == 1'b1)) begin
            grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start_reg <= 1'b1;
        end else if ((grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_ready == 1'b1)) begin
            grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        str_1_address0 = grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        str_1_address0 = grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_1_address0;
    end else begin
        str_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        str_1_ce0 = grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        str_1_ce0 = grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_1_ce0;
    end else begin
        str_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        str_2_address0 = grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        str_2_address0 = grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_2_address0;
    end else begin
        str_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        str_2_ce0 = grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        str_2_ce0 = grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_str_2_ce0;
    end else begin
        str_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        str_3_address0 = grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        str_3_address0 = grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_3_address0;
    end else begin
        str_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        str_3_ce0 = grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        str_3_ce0 = grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_str_3_ce0;
    end else begin
        str_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        str_4_address0 = grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        str_4_address0 = grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_4_address0;
    end else begin
        str_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        str_4_ce0 = grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        str_4_ce0 = grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_str_4_ce0;
    end else begin
        str_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        str_5_address0 = grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        str_5_address0 = grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_5_address0;
    end else begin
        str_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        str_5_ce0 = grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        str_5_ce0 = grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_str_5_ce0;
    end else begin
        str_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        str_6_address0 = grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        str_6_address0 = grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_6_address0;
    end else begin
        str_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        str_6_ce0 = grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        str_6_ce0 = grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_str_6_ce0;
    end else begin
        str_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        str_7_address0 = grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_str_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        str_7_address0 = grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_7_address0;
    end else begin
        str_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        str_7_ce0 = grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_str_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        str_7_ce0 = grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_str_7_ce0;
    end else begin
        str_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln168_1_fu_182_p2 = (grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_s_2_13_out + grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_s_3_14_out);

assign add_ln168_2_fu_188_p2 = (add_ln168_1_fu_182_p2 + add_ln168_fu_176_p2);

assign add_ln168_3_fu_194_p2 = (grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_s_4_15_out + grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_s_5_16_out);

assign add_ln168_4_fu_200_p2 = (grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_s_6_17_out + grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_s_7_18_out);

assign add_ln168_5_fu_206_p2 = (add_ln168_4_fu_200_p2 + add_ln168_3_fu_194_p2);

assign add_ln168_fu_176_p2 = (grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_s_1_12_out + grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_s_0_11_out);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = (add_ln168_5_fu_206_p2 + add_ln168_2_fu_188_p2);

assign grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start = grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start_reg;

assign grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start = grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start_reg;

assign grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start = grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start_reg;

assign grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start = grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start_reg;

assign grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start = grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start_reg;

assign grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start = grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start_reg;

assign grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start = grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start_reg;

assign grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start = grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start_reg;

assign str_0_address0 = grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_0_address0;

assign str_0_ce0 = grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_str_0_ce0;

endmodule //substring
