Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s400-5-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Rez.v" in library work
Compiling verilog file "clk2.v" in library work
Module <Rez> compiled
Compiling verilog file "auto.v" in library work
Module <clk2> compiled
Compiling verilog file "afisaj.v" in library work
Module <automat> compiled
Compiling verilog file "top.v" in library work
Module <afisaj> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <Rez> in library <work>.

Analyzing hierarchy for module <clk2> in library <work>.

Analyzing hierarchy for module <automat> in library <work>.

Analyzing hierarchy for module <afisaj> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <Rez> in library <work>.
Module <Rez> is correct for synthesis.
 
Analyzing module <clk2> in library <work>.
Module <clk2> is correct for synthesis.
 
Analyzing module <automat> in library <work>.
Module <automat> is correct for synthesis.
 
Analyzing module <afisaj> in library <work>.
Module <afisaj> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Rez>.
    Related source file is "Rez.v".
    Found 1-bit register for signal <clkout>.
    Found 28-bit up counter for signal <aux>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Rez> synthesized.


Synthesizing Unit <clk2>.
    Related source file is "clk2.v".
    Found 1-bit register for signal <clkout>.
    Found 24-bit up counter for signal <aux>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk2> synthesized.


Synthesizing Unit <automat>.
    Related source file is "auto.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 25                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ebs>.
    Found 4-bit register for signal <rest>.
    Found 1-bit register for signal <eb1>.
    Found 1-bit register for signal <eb2>.
    Found 4-bit adder for signal <rest$share0000> created at line 32.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <automat> synthesized.


Synthesizing Unit <afisaj>.
    Related source file is "afisaj.v".
WARNING:Xst:646 - Signal <C> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x8-bit ROM for signal <Cout$mux0000> created at line 46.
    Found 4-bit register for signal <An>.
    Found 8-bit register for signal <Cout>.
    Found 4-bit 4-to-1 multiplexer for signal <An$mux0000> created at line 39.
    Found 2-bit up counter for signal <S>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <afisaj> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 24-bit adder                                          : 1
 28-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 28-bit up counter                                     : 1
# Registers                                            : 8
 1-bit register                                        : 5
 4-bit register                                        : 2
 8-bit register                                        : 1
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <aut/state/FSM> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
-------------------

Synthesizing (advanced) Unit <afisaj>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_Cout_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <afisaj> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 13-bit adder                                          : 1
 26-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 28-bit up counter                                     : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <rest_3> has a constant value of 0 in block <automat>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <divclk2/aux_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divclk2/aux_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divclk2/aux_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divclk2/aux_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divclk2/aux_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divclk2/aux_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divclk2/aux_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divclk2/aux_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divclk2/aux_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divclk2/aux_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divclk2/aux_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divclk1/aux_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <divclk1/aux_27> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <automat> ...
WARNING:Xst:1293 - FF/Latch <rest_1> has a constant value of 0 in block <automat>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rest_1> has a constant value of 0 in block <automat>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <afisaj> ...
WARNING:Xst:1710 - FF/Latch <afis/Cout_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <afis/Cout_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <afis/Cout_4> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 61
 Flip-Flops                                            : 61

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 225
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 74
#      LUT2                        : 6
#      LUT3                        : 1
#      LUT4                        : 14
#      LUT4_L                      : 4
#      MUXCY                       : 74
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 61
#      FD                          : 49
#      FDR                         : 6
#      FDRS                        : 1
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 3
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-5 

 Number of Slices:                       56  out of   3584     1%  
 Number of Slice Flip Flops:             61  out of   7168     0%  
 Number of 4 input LUTs:                105  out of   7168     1%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    173    10%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
clk                                | BUFGP                   | 41    |
divclk1/clkout                     | NONE(aut/state_FSM_FFd2)| 8     |
divclk2/clkout                     | NONE(afis/S_1)          | 12    |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.819ns (Maximum Frequency: 207.514MHz)
   Minimum input arrival time before clock: 3.945ns
   Maximum output required time after clock: 6.280ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.819ns (frequency: 207.514MHz)
  Total number of paths / destination ports: 481 / 41
-------------------------------------------------------------------------
Delay:               4.819ns (Levels of Logic = 26)
  Source:            divclk1/aux_1 (FF)
  Destination:       divclk1/clkout (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divclk1/aux_1 to divclk1/clkout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.626   1.040  divclk1/aux_1 (divclk1/aux_1)
     LUT1:I0->O            1   0.479   0.000  divclk1/Madd__old_aux_1_Madd_cy<1>_rt (divclk1/Madd__old_aux_1_Madd_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  divclk1/Madd__old_aux_1_Madd_cy<1> (divclk1/Madd__old_aux_1_Madd_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<2> (divclk1/Madd__old_aux_1_Madd_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<3> (divclk1/Madd__old_aux_1_Madd_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<4> (divclk1/Madd__old_aux_1_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<5> (divclk1/Madd__old_aux_1_Madd_cy<5>)
     MUXCY:CI->O           1   0.055   0.000  divclk1/Madd__old_aux_1_Madd_cy<6> (divclk1/Madd__old_aux_1_Madd_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<7> (divclk1/Madd__old_aux_1_Madd_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<8> (divclk1/Madd__old_aux_1_Madd_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<9> (divclk1/Madd__old_aux_1_Madd_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<10> (divclk1/Madd__old_aux_1_Madd_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<11> (divclk1/Madd__old_aux_1_Madd_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<12> (divclk1/Madd__old_aux_1_Madd_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<13> (divclk1/Madd__old_aux_1_Madd_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<14> (divclk1/Madd__old_aux_1_Madd_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<15> (divclk1/Madd__old_aux_1_Madd_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<16> (divclk1/Madd__old_aux_1_Madd_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<17> (divclk1/Madd__old_aux_1_Madd_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<18> (divclk1/Madd__old_aux_1_Madd_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<19> (divclk1/Madd__old_aux_1_Madd_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<20> (divclk1/Madd__old_aux_1_Madd_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<21> (divclk1/Madd__old_aux_1_Madd_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<22> (divclk1/Madd__old_aux_1_Madd_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<23> (divclk1/Madd__old_aux_1_Madd_cy<23>)
     MUXCY:CI->O           0   0.056   0.000  divclk1/Madd__old_aux_1_Madd_cy<24> (divclk1/Madd__old_aux_1_Madd_cy<24>)
     XORCY:CI->O           1   0.786   0.000  divclk1/Madd__old_aux_1_Madd_xor<25> (divclk1/_old_aux_1<25>)
     FD:D                      0.176          divclk1/clkout
    ----------------------------------------
    Total                      4.819ns (3.779ns logic, 1.040ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divclk1/clkout'
  Clock period: 3.731ns (frequency: 268.007MHz)
  Total number of paths / destination ports: 31 / 12
-------------------------------------------------------------------------
Delay:               3.731ns (Levels of Logic = 2)
  Source:            aut/state_FSM_FFd2 (FF)
  Destination:       aut/state_FSM_FFd2 (FF)
  Source Clock:      divclk1/clkout rising
  Destination Clock: divclk1/clkout rising

  Data Path: aut/state_FSM_FFd2 to aut/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.626   1.267  aut/state_FSM_FFd2 (aut/state_FSM_FFd2)
     LUT4:I0->O            1   0.479   0.704  aut/state_FSM_FFd2-In_SW0 (N16)
     LUT4:I3->O            1   0.479   0.000  aut/state_FSM_FFd2-In (aut/state_FSM_FFd2-In)
     FD:D                      0.176          aut/state_FSM_FFd2
    ----------------------------------------
    Total                      3.731ns (1.760ns logic, 1.971ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divclk2/clkout'
  Clock period: 3.981ns (frequency: 251.196MHz)
  Total number of paths / destination ports: 23 / 15
-------------------------------------------------------------------------
Delay:               3.981ns (Levels of Logic = 1)
  Source:            afis/S_1 (FF)
  Destination:       afis/Cout_7 (FF)
  Source Clock:      divclk2/clkout rising
  Destination Clock: divclk2/clkout rising

  Data Path: afis/S_1 to afis/Cout_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.626   1.201  afis/S_1 (afis/S_1)
     LUT2:I0->O            5   0.479   0.783  afis/Mmux_An_mux000041 (afis/An_mux0000<3>)
     FDR:R                     0.892          afis/Cout_7
    ----------------------------------------
    Total                      3.981ns (1.997ns logic, 1.984ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divclk1/clkout'
  Total number of paths / destination ports: 38 / 8
-------------------------------------------------------------------------
Offset:              3.945ns (Levels of Logic = 3)
  Source:            b3 (PAD)
  Destination:       aut/state_FSM_FFd1 (FF)
  Destination Clock: divclk1/clkout rising

  Data Path: b3 to aut/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.715   1.245  b3_IBUF (b3_IBUF)
     LUT4:I0->O            1   0.479   0.851  aut/state_FSM_FFd1-In_SW1 (N11)
     LUT4:I1->O            1   0.479   0.000  aut/state_FSM_FFd1-In (aut/state_FSM_FFd1-In)
     FD:D                      0.176          aut/state_FSM_FFd1
    ----------------------------------------
    Total                      3.945ns (1.849ns logic, 2.096ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divclk1/clkout'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            aut/ebs (FF)
  Destination:       ebs (PAD)
  Source Clock:      divclk1/clkout rising

  Data Path: aut/ebs to ebs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.626   0.681  aut/ebs (aut/ebs)
     OBUF:I->O                 4.909          ebs_OBUF (ebs)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divclk2/clkout'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 1)
  Source:            afis/Cout_7 (FF)
  Destination:       Cout<7> (PAD)
  Source Clock:      divclk2/clkout rising

  Data Path: afis/Cout_7 to Cout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   0.745  afis/Cout_7 (afis/Cout_7)
     OBUF:I->O                 4.909          Cout_4_OBUF (Cout<4>)
    ----------------------------------------
    Total                      6.280ns (5.535ns logic, 0.745ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.95 secs
 
--> 

Total memory usage is 310308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    4 (   0 filtered)

