{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.765495,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.769194,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00450474,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00469536,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000805924,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00469536,
	"finish__design__instance__count__class:tie_cell": 4,
	"finish__design__instance__area__class:tie_cell": 0.17496,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 0.2187,
	"finish__design__instance__count__class:timing_repair_buffer": 22,
	"finish__design__instance__area__class:timing_repair_buffer": 1.6767,
	"finish__design__instance__count__class:inverter": 5,
	"finish__design__instance__area__class:inverter": 0.27702,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 1.51632,
	"finish__design__instance__count__class:multi_input_combinational_cell": 12,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1.34136,
	"finish__design__instance__count": 50,
	"finish__design__instance__area": 5.20506,
	"finish__timing__setup__tns": -77.129,
	"finish__timing__setup__ws": -17.3764,
	"finish__clock__skew__setup": 0.762658,
	"finish__clock__skew__hold": 2.15647,
	"finish__timing__drv__max_slew_limit": 0.895007,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.899304,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 7,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000250779,
	"finish__power__switching__total": 0.000129206,
	"finish__power__leakage__total": 2.89639e-09,
	"finish__power__total": 0.000379989,
	"finish__design__io": 7,
	"finish__design__die__area": 100,
	"finish__design__core__area": 62.1545,
	"finish__design__instance__count": 108,
	"finish__design__instance__area": 6.89634,
	"finish__design__instance__count__stdcell": 108,
	"finish__design__instance__area__stdcell": 6.89634,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.110955,
	"finish__design__instance__utilization__stdcell": 0.110955,
	"finish__design__rows": 29,
	"finish__design__rows:asap7sc7p5t": 29,
	"finish__design__sites": 4263,
	"finish__design__sites:asap7sc7p5t": 4263,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}