   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "arm_conv_partial_q7.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.arm_conv_partial_q7,"ax",%progbits
  20              	 .align 2
  21              	 .global arm_conv_partial_q7
  22              	 .thumb
  23              	 .thumb_func
  25              	arm_conv_partial_q7:
  26              	.LFB135:
  27              	 .file 1 "../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c"
   1:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** /* ----------------------------------------------------------------------
   2:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * Project:      CMSIS DSP Library
   3:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * Title:        arm_conv_partial_q7.c
   4:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * Description:  Partial convolution of Q7 sequences
   5:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  *
   6:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * $Date:        27. January 2017
   7:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * $Revision:    V.1.5.1
   8:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  *
   9:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * Target Processor: Cortex-M cores
  10:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * -------------------------------------------------------------------- */
  11:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** /*
  12:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  *
  14:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * SPDX-License-Identifier: Apache-2.0
  15:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  *
  16:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * not use this file except in compliance with the License.
  18:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * You may obtain a copy of the License at
  19:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  *
  20:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  *
  22:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * Unless required by applicable law or agreed to in writing, software
  23:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * See the License for the specific language governing permissions and
  26:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * limitations under the License.
  27:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  */
  28:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
  29:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  30:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
  31:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** /**
  32:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * @ingroup groupFilters
  33:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  */
  34:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
  35:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** /**
  36:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * @addtogroup PartialConv
  37:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * @{
  38:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  */
  39:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
  40:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** /**
  41:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * @brief Partial convolution of Q7 sequences.
  42:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * @param[in]       *pSrcA points to the first input sequence.
  43:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * @param[in]       srcALen length of the first input sequence.
  44:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * @param[in]       *pSrcB points to the second input sequence.
  45:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * @param[in]       srcBLen length of the second input sequence.
  46:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * @param[out]      *pDst points to the location where the output result is written.
  47:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * @param[in]       firstIndex is the first output sample to start with.
  48:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * @param[in]       numPoints is the number of output points to be computed.
  49:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMEN
  50:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  *
  51:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * \par
  52:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  * Refer the function <code>arm_conv_partial_opt_q7()</code> for a faster implementation of this fu
  53:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  *
  54:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  */
  55:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
  56:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** arm_status arm_conv_partial_q7(
  57:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t * pSrcA,
  58:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   uint32_t srcALen,
  59:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t * pSrcB,
  60:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   uint32_t srcBLen,
  61:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t * pDst,
  62:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   uint32_t firstIndex,
  63:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   uint32_t numPoints)
  64:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** {
  28              	 .loc 1 64 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
  33 0000 90B4     	 push {r4,r7}
  34              	.LCFI0:
  35              	 .cfi_def_cfa_offset 8
  36              	 .cfi_offset 4,-8
  37              	 .cfi_offset 7,-4
  38 0002 E6B0     	 sub sp,sp,#408
  39              	.LCFI1:
  40              	 .cfi_def_cfa_offset 416
  41 0004 00AF     	 add r7,sp,#0
  42              	.LCFI2:
  43              	 .cfi_def_cfa_register 7
  44 0006 07F10C04 	 add r4,r7,#12
  45 000a 2060     	 str r0,[r4]
  46 000c 07F10800 	 add r0,r7,#8
  47 0010 0160     	 str r1,[r0]
  48 0012 391D     	 adds r1,r7,#4
  49 0014 0A60     	 str r2,[r1]
  50 0016 3A46     	 mov r2,r7
  51 0018 1360     	 str r3,[r2]
  65:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
  66:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
  67:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** #if defined (ARM_MATH_DSP)
  68:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
  69:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   /* Run the below code for Cortex-M4 and Cortex-M3 */
  70:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
  71:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *pIn1;                                    /* inputA pointer */
  72:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *pIn2;                                    /* inputB pointer */
  73:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *pOut = pDst;                             /* output pointer */
  52              	 .loc 1 73 0
  53 001a D7F8A031 	 ldr r3,[r7,#416]
  54 001e C7F88C31 	 str r3,[r7,#396]
  74:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *px;                                      /* Intermediate inputA pointer */
  75:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *py;                                      /* Intermediate inputB pointer */
  76:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *pSrc1, *pSrc2;                           /* Intermediate pointers */
  77:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulator */
  78:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q31_t input1, input2;
  79:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q15_t in1, in2;
  80:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t x0, x1, x2, x3, c0, c1;
  81:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   uint32_t j, k, count, check, blkCnt;
  82:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   int32_t blockSize1, blockSize2, blockSize3;    /* loop counter */
  83:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   arm_status status;
  84:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
  85:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
  86:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   /* Check for range of output samples to be calculated */
  87:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1u))))
  55              	 .loc 1 87 0
  56 0022 D7F8A421 	 ldr r2,[r7,#420]
  57 0026 D7F8A831 	 ldr r3,[r7,#424]
  58 002a 1A44     	 add r2,r2,r3
  59 002c 3946     	 mov r1,r7
  60 002e 07F10803 	 add r3,r7,#8
  61 0032 0968     	 ldr r1,[r1]
  62 0034 1B68     	 ldr r3,[r3]
  63 0036 0B44     	 add r3,r3,r1
  64 0038 013B     	 subs r3,r3,#1
  65 003a 9A42     	 cmp r2,r3
  66 003c 04D9     	 bls .L2
  88:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   {
  89:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* Set status as ARM_MATH_ARGUMENT_ERROR */
  90:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     status = ARM_MATH_ARGUMENT_ERROR;
  67              	 .loc 1 90 0
  68 003e FF23     	 movs r3,#255
  69 0040 87F84F31 	 strb r3,[r7,#335]
  70 0044 00F063BF 	 b .L3
  71              	.L2:
  91:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   }
  92:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   else
  93:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   {
  94:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
  95:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* The algorithm implementation is based on the lengths of the inputs. */
  96:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* srcB is always made to slide across srcA. */
  97:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* So srcBLen is always considered as shorter or equal to srcALen */
  98:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     if (srcALen >= srcBLen)
  72              	 .loc 1 98 0
  73 0048 07F10802 	 add r2,r7,#8
  74 004c 3B46     	 mov r3,r7
  75 004e 1268     	 ldr r2,[r2]
  76 0050 1B68     	 ldr r3,[r3]
  77 0052 9A42     	 cmp r2,r3
  78 0054 09D3     	 bcc .L4
  99:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     {
 100:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Initialization of inputA pointer */
 101:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       pIn1 = pSrcA;
  79              	 .loc 1 101 0
  80 0056 07F10C03 	 add r3,r7,#12
  81 005a 1B68     	 ldr r3,[r3]
  82 005c C7F89431 	 str r3,[r7,#404]
 102:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 103:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Initialization of inputB pointer */
 104:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       pIn2 = pSrcB;
  83              	 .loc 1 104 0
  84 0060 3B1D     	 adds r3,r7,#4
  85 0062 1B68     	 ldr r3,[r3]
  86 0064 C7F89031 	 str r3,[r7,#400]
  87 0068 16E0     	 b .L5
  88              	.L4:
 105:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     }
 106:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     else
 107:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     {
 108:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Initialization of inputA pointer */
 109:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       pIn1 = pSrcB;
  89              	 .loc 1 109 0
  90 006a 3B1D     	 adds r3,r7,#4
  91 006c 1B68     	 ldr r3,[r3]
  92 006e C7F89431 	 str r3,[r7,#404]
 110:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 111:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Initialization of inputB pointer */
 112:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       pIn2 = pSrcA;
  93              	 .loc 1 112 0
  94 0072 07F10C03 	 add r3,r7,#12
  95 0076 1B68     	 ldr r3,[r3]
  96 0078 C7F89031 	 str r3,[r7,#400]
 113:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 114:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* srcBLen is always considered as shorter or equal to srcALen */
 115:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       j = srcBLen;
  97              	 .loc 1 115 0
  98 007c 3B46     	 mov r3,r7
  99 007e 1B68     	 ldr r3,[r3]
 100 0080 C7F84831 	 str r3,[r7,#328]
 116:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       srcBLen = srcALen;
 101              	 .loc 1 116 0
 102 0084 3B46     	 mov r3,r7
 103 0086 07F10802 	 add r2,r7,#8
 104 008a 1268     	 ldr r2,[r2]
 105 008c 1A60     	 str r2,[r3]
 117:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       srcALen = j;
 106              	 .loc 1 117 0
 107 008e 07F10803 	 add r3,r7,#8
 108 0092 D7F84821 	 ldr r2,[r7,#328]
 109 0096 1A60     	 str r2,[r3]
 110              	.L5:
 118:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     }
 119:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 120:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* Conditions to check which loopCounter holds
 121:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * the first and last indices of the output samples to be calculated. */
 122:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     check = firstIndex + numPoints;
 111              	 .loc 1 122 0
 112 0098 D7F8A421 	 ldr r2,[r7,#420]
 113 009c D7F8A831 	 ldr r3,[r7,#424]
 114 00a0 1344     	 add r3,r3,r2
 115 00a2 C7F84431 	 str r3,[r7,#324]
 123:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
 116              	 .loc 1 123 0
 117 00a6 D7F84421 	 ldr r2,[r7,#324]
 118 00aa 07F10803 	 add r3,r7,#8
 119 00ae 1B68     	 ldr r3,[r3]
 120 00b0 9A42     	 cmp r2,r3
 121 00b2 06DD     	 ble .L6
 122              	 .loc 1 123 0 is_stmt 0 discriminator 1
 123 00b4 D7F84421 	 ldr r2,[r7,#324]
 124 00b8 07F10803 	 add r3,r7,#8
 125 00bc 1B68     	 ldr r3,[r3]
 126 00be D31A     	 subs r3,r2,r3
 127 00c0 00E0     	 b .L7
 128              	.L6:
 129              	 .loc 1 123 0 discriminator 2
 130 00c2 0023     	 movs r3,#0
 131              	.L7:
 132              	 .loc 1 123 0 discriminator 4
 133 00c4 C7F85031 	 str r3,[r7,#336]
 124:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize3 = ((int32_t)firstIndex > (int32_t)srcALen - 1) ? blockSize3 - (int32_t)firstIndex + 
 134              	 .loc 1 124 0 is_stmt 1 discriminator 4
 135 00c8 D7F8A421 	 ldr r2,[r7,#420]
 136 00cc 07F10803 	 add r3,r7,#8
 137 00d0 1B68     	 ldr r3,[r3]
 138 00d2 013B     	 subs r3,r3,#1
 139 00d4 9A42     	 cmp r2,r3
 140 00d6 09DD     	 ble .L8
 141              	 .loc 1 124 0 is_stmt 0 discriminator 1
 142 00d8 D7F8A431 	 ldr r3,[r7,#420]
 143 00dc D7F85021 	 ldr r2,[r7,#336]
 144 00e0 D21A     	 subs r2,r2,r3
 145 00e2 07F10803 	 add r3,r7,#8
 146 00e6 1B68     	 ldr r3,[r3]
 147 00e8 1344     	 add r3,r3,r2
 148 00ea 01E0     	 b .L9
 149              	.L8:
 150              	 .loc 1 124 0 discriminator 2
 151 00ec D7F85031 	 ldr r3,[r7,#336]
 152              	.L9:
 153              	 .loc 1 124 0 discriminator 4
 154 00f0 C7F85031 	 str r3,[r7,#336]
 125:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize1 = (((int32_t) srcBLen - 1) - (int32_t) firstIndex);
 155              	 .loc 1 125 0 is_stmt 1 discriminator 4
 156 00f4 3B46     	 mov r3,r7
 157 00f6 1A68     	 ldr r2,[r3]
 158 00f8 D7F8A431 	 ldr r3,[r7,#420]
 159 00fc D31A     	 subs r3,r2,r3
 160 00fe 013B     	 subs r3,r3,#1
 161 0100 C7F85431 	 str r3,[r7,#340]
 126:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1u)) ? blockSize1 :
 127:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****                                      (int32_t) numPoints) : 0;
 162              	 .loc 1 127 0 discriminator 4
 163 0104 D7F85431 	 ldr r3,[r7,#340]
 164 0108 002B     	 cmp r3,#0
 165 010a 0CDD     	 ble .L10
 126:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1u)) ? blockSize1 :
 166              	 .loc 1 126 0
 167 010c 3B46     	 mov r3,r7
 168 010e 1B68     	 ldr r3,[r3]
 169 0110 5A1E     	 subs r2,r3,#1
 170 0112 D7F84431 	 ldr r3,[r7,#324]
 171 0116 9A42     	 cmp r2,r3
 172 0118 02D3     	 bcc .L11
 126:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1u)) ? blockSize1 :
 173              	 .loc 1 126 0 is_stmt 0 discriminator 1
 174 011a D7F8A831 	 ldr r3,[r7,#424]
 175 011e 03E0     	 b .L13
 176              	.L11:
 126:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1u)) ? blockSize1 :
 177              	 .loc 1 126 0 discriminator 2
 178 0120 D7F85431 	 ldr r3,[r7,#340]
 179 0124 00E0     	 b .L13
 180              	.L10:
 181              	 .loc 1 127 0 is_stmt 1 discriminator 1
 182 0126 0023     	 movs r3,#0
 183              	.L13:
 126:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1u)) ? blockSize1 :
 184              	 .loc 1 126 0
 185 0128 C7F85431 	 str r3,[r7,#340]
 128:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) +
 186              	 .loc 1 128 0
 187 012c D7F84421 	 ldr r2,[r7,#324]
 188 0130 D7F85011 	 ldr r1,[r7,#336]
 189 0134 D7F85431 	 ldr r3,[r7,#340]
 190 0138 1944     	 add r1,r1,r3
 129:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****                                     (int32_t) firstIndex);
 191              	 .loc 1 129 0
 192 013a D7F8A431 	 ldr r3,[r7,#420]
 128:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) +
 193              	 .loc 1 128 0
 194 013e 0B44     	 add r3,r3,r1
 195 0140 D31A     	 subs r3,r2,r3
 196 0142 C7F84031 	 str r3,[r7,#320]
 130:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
 197              	 .loc 1 130 0
 198 0146 D7F84031 	 ldr r3,[r7,#320]
 199 014a 23EAE373 	 bic r3,r3,r3,asr#31
 200 014e C7F84031 	 str r3,[r7,#320]
 131:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 132:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
 133:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* The function is internally
 134:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * divided into three stages according to the number of multiplications that has to be
 135:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * taken place between inputA samples and inputB samples. In the first stage of the
 136:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * algorithm, the multiplications increase by one for every iteration.
 137:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * In the second stage of the algorithm, srcBLen number of multiplications are done.
 138:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * In the third stage of the algorithm, the multiplications decrease by one
 139:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * for every iteration. */
 140:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 141:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* Set the output pointer to point to the firstIndex
 142:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * of the output sample to be calculated. */
 143:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     pOut = pDst + firstIndex;
 201              	 .loc 1 143 0
 202 0152 D7F8A021 	 ldr r2,[r7,#416]
 203 0156 D7F8A431 	 ldr r3,[r7,#420]
 204 015a 1344     	 add r3,r3,r2
 205 015c C7F88C31 	 str r3,[r7,#396]
 144:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 145:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* --------------------------
 146:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * Initializations of stage1
 147:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * -------------------------*/
 148:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 149:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* sum = x[0] * y[0]
 150:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * sum = x[0] * y[1] + x[1] * y[0]
 151:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * ....
 152:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
 153:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      */
 154:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 155:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* In this stage the MAC operations are increased by 1 for every iteration.
 156:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****        The count variable holds the number of MAC operations performed.
 157:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****        Since the partial convolution starts from from firstIndex
 158:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****        Number of Macs to be performed is firstIndex + 1 */
 159:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     count = 1u + firstIndex;
 206              	 .loc 1 159 0
 207 0160 D7F8A431 	 ldr r3,[r7,#420]
 208 0164 0133     	 adds r3,r3,#1
 209 0166 C7F85C31 	 str r3,[r7,#348]
 160:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 161:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* Working pointer of inputA */
 162:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     px = pIn1;
 210              	 .loc 1 162 0
 211 016a D7F89431 	 ldr r3,[r7,#404]
 212 016e C7F88831 	 str r3,[r7,#392]
 163:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 164:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* Working pointer of inputB */
 165:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     pSrc2 = pIn2 + firstIndex;
 213              	 .loc 1 165 0
 214 0172 D7F89021 	 ldr r2,[r7,#400]
 215 0176 D7F8A431 	 ldr r3,[r7,#420]
 216 017a 1344     	 add r3,r3,r2
 217 017c C7F87C31 	 str r3,[r7,#380]
 166:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     py = pSrc2;
 218              	 .loc 1 166 0
 219 0180 D7F87C31 	 ldr r3,[r7,#380]
 220 0184 C7F88431 	 str r3,[r7,#388]
 167:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 168:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* ------------------------
 169:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * Stage1 process
 170:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * ----------------------*/
 171:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 172:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* The first stage starts here */
 173:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     while (blockSize1 > 0)
 221              	 .loc 1 173 0
 222 0188 02E1     	 b .L14
 223              	.L21:
 174:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     {
 175:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Accumulator is made zero for every iteration */
 176:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       sum = 0;
 224              	 .loc 1 176 0
 225 018a 0023     	 movs r3,#0
 226 018c C7F87831 	 str r3,[r7,#376]
 177:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 178:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 179:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       k = count >> 2u;
 227              	 .loc 1 179 0
 228 0190 D7F85C31 	 ldr r3,[r7,#348]
 229 0194 9B08     	 lsrs r3,r3,#2
 230 0196 C7F86031 	 str r3,[r7,#352]
 180:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 181:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 182:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 183:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       while (k > 0u)
 231              	 .loc 1 183 0
 232 019a A4E0     	 b .L15
 233              	.L18:
 184:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 185:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* x[0] , x[1] */
 186:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * px++;
 234              	 .loc 1 186 0
 235 019c D7F88831 	 ldr r3,[r7,#392]
 236 01a0 5A1C     	 adds r2,r3,#1
 237 01a2 C7F88821 	 str r2,[r7,#392]
 238 01a6 1B78     	 ldrb r3,[r3]
 239 01a8 5BB2     	 sxtb r3,r3
 240 01aa A7F83E31 	 strh r3,[r7,#318]
 187:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * px++;
 241              	 .loc 1 187 0
 242 01ae D7F88831 	 ldr r3,[r7,#392]
 243 01b2 5A1C     	 adds r2,r3,#1
 244 01b4 C7F88821 	 str r2,[r7,#392]
 245 01b8 1B78     	 ldrb r3,[r3]
 246 01ba 5BB2     	 sxtb r3,r3
 247 01bc A7F83C31 	 strh r3,[r7,#316]
 188:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 248              	 .loc 1 188 0
 249 01c0 B7F93E31 	 ldrsh r3,[r7,#318]
 250 01c4 9AB2     	 uxth r2,r3
 251 01c6 B7F93C31 	 ldrsh r3,[r7,#316]
 252 01ca 1B04     	 lsls r3,r3,#16
 253 01cc 1343     	 orrs r3,r3,r2
 254 01ce C7F83831 	 str r3,[r7,#312]
 189:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 190:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* y[srcBLen - 1] , y[srcBLen - 2] */
 191:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * py--;
 255              	 .loc 1 191 0
 256 01d2 D7F88431 	 ldr r3,[r7,#388]
 257 01d6 5A1E     	 subs r2,r3,#1
 258 01d8 C7F88421 	 str r2,[r7,#388]
 259 01dc 1B78     	 ldrb r3,[r3]
 260 01de 5BB2     	 sxtb r3,r3
 261 01e0 A7F83E31 	 strh r3,[r7,#318]
 192:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * py--;
 262              	 .loc 1 192 0
 263 01e4 D7F88431 	 ldr r3,[r7,#388]
 264 01e8 5A1E     	 subs r2,r3,#1
 265 01ea C7F88421 	 str r2,[r7,#388]
 266 01ee 1B78     	 ldrb r3,[r3]
 267 01f0 5BB2     	 sxtb r3,r3
 268 01f2 A7F83C31 	 strh r3,[r7,#316]
 193:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 269              	 .loc 1 193 0
 270 01f6 B7F93E31 	 ldrsh r3,[r7,#318]
 271 01fa 9AB2     	 uxth r2,r3
 272 01fc B7F93C31 	 ldrsh r3,[r7,#316]
 273 0200 1B04     	 lsls r3,r3,#16
 274 0202 1343     	 orrs r3,r3,r2
 275 0204 C7F83431 	 str r3,[r7,#308]
 194:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 195:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* x[0] * y[srcBLen - 1] */
 196:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* x[1] * y[srcBLen - 2] */
 197:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         sum = __SMLAD(input1, input2, sum);
 276              	 .loc 1 197 0
 277 0208 D7F83811 	 ldr r1,[r7,#312]
 278 020c D7F83421 	 ldr r2,[r7,#308]
 279 0210 D7F87831 	 ldr r3,[r7,#376]
 280 0214 C7F8EC10 	 str r1,[r7,#236]
 281 0218 C7F8E820 	 str r2,[r7,#232]
 282 021c C7F8E430 	 str r3,[r7,#228]
 283              	.LBB38:
 284              	.LBB39:
 285              	 .file 2 "F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.0.1
   5:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     02. February 2017
   6:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  36:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                     __asm
  37:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  39:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                  inline
  40:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  41:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  44:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  47:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  48:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  50:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  51:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  53:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  55:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
  62:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  65:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  71:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  72:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  76:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  77:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  78:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  79:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  83:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  85:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  87:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  88:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  89:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  90:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  94:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  96:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  98:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  99:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 100:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 101:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 102:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 104:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 105:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 107:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 108:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 111:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 112:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 114:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 116:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 119:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 120:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 122:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 123:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 126:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 127:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 128:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 129:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 130:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 131:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 132:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 135:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 137:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 139:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 140:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 141:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 143:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 147:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 149:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 151:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 152:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 153:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 154:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 155:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 156:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 158:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 159:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 161:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 162:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 163:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 165:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 166:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 167:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 169:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 170:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 172:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 173:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 175:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 176:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 179:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 180:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 182:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 183:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 184:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 186:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 187:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 189:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 190:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 193:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 194:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 195:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 196:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 197:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 200:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 201:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 203:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 204:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 205:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 207:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 208:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 209:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 210:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 212:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 215:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 216:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 218:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 219:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 220:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 222:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 223:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 224:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 225:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 227:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 231:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 233:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 235:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 236:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 239:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 243:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 245:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 247:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 248:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 249:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 250:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 251:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 254:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 255:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 257:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 258:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 259:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 261:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 262:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 263:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 264:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 266:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 269:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 270:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 272:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 273:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 274:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 276:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 277:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 278:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 279:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 281:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 285:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 287:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 289:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 291:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 293:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 297:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 299:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 301:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 302:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 303:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 305:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 306:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 308:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 309:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 311:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 312:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 313:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 315:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 316:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 317:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 320:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 323:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 324:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 326:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 327:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 328:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 330:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 331:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 332:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 334:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 335:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 336:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 339:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 341:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 343:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 344:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 345:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 347:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 351:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 353:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 355:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 356:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 357:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 358:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 362:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 363:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 366:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 368:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 370:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 371:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 373:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 374:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 377:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 379:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 381:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 382:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 383:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 384:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 385:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 387:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 388:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 390:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 391:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 394:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 395:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 396:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 397:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 399:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 402:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 403:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 405:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 406:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 407:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 409:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 410:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 411:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 412:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 413:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 414:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 415:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 418:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 420:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 422:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 423:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 424:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 426:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 430:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 432:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 434:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 435:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 436:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 437:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 438:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 443:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 445:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 447:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 448:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 449:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 450:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 451:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 453:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 454:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 456:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 457:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 460:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 461:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 465:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 468:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 469:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 472:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 475:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 476:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 477:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 478:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 479:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 480:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 481:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 484:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 486:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 488:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 489:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 490:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 492:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 496:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 498:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 500:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 501:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 502:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 506:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 507:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 514:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 515:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 517:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 518:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 519:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 521:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 522:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 524:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 527:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 530:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 531:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 533:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 534:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 535:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 537:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 538:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 539:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 540:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 541:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 542:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 546:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 548:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 551:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 555:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 559:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 561:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 563:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 564:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 565:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 566:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 567:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 570:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 571:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 573:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 574:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 575:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 578:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 579:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 580:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 581:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 584:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 587:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 588:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 590:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 591:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 592:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 594:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 595:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 596:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 597:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 599:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 603:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 605:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 607:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 608:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 609:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 612:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 616:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 618:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 620:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 621:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 622:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 625:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 626:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 630:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 631:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 634:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 636:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 639:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 640:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 642:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 643:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0U);
 644:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 645:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 646:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 648:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 649:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 650:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 653:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 655:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 659:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 660:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 661:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 662:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 663:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 666:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 667:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 668:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 670:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 671:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 674:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 675:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 676:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 677:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 685:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 689:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 690:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 691:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 692:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 694:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 696:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 698:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 700:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 701:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 706:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 708:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 710:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 711:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 712:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 713:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 716:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 718:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 720:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 723:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 725:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 727:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 729:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 731:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 733:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 734:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 735:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 739:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 740:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 742:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 744:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 745:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 746:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 747:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 751:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 753:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 754:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 755:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 756:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 757:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 758:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Memory Barrier
 759:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 760:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 761:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 762:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 763:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 764:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 765:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 766:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 767:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 768:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 769:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 770:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 771:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 772:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 773:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 774:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 775:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 776:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 777:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_bswap32(value);
 778:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 779:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 780:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 781:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 782:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 783:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 784:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 785:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 786:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 787:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 788:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 789:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 790:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 791:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 792:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 793:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 794:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 795:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 796:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 797:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 798:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 799:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 800:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 801:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 802:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 803:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 804:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 805:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 806:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 807:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 808:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 809:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 810:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 811:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 812:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 813:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t result;
 814:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 815:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 816:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 817:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 818:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 819:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 820:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 821:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 822:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 823:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 824:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 825:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 826:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
 827:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 828:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 829:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 830:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 831:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 832:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 833:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 834:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 835:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Breakpoint
 836:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 837:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 838:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 839:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 840:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 841:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 842:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 843:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 844:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 845:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse bit order of value
 846:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 847:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 848:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 849:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 850:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 851:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 852:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 853:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 855:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 856:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 857:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 858:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 859:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t s = (4 /*sizeof(v)*/ * 8) - 1; /* extra shift needed at end */
 860:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 861:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 862:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 863:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   {
 864:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     result <<= 1U;
 865:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     result |= value & 1U;
 866:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     s--;
 867:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 868:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 869:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 870:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 871:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 872:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 873:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 874:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 875:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Count leading zeros
 876:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 877:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 878:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             number of leading zeros in value
 879:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 880:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CLZ             __builtin_clz
 881:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 882:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 883:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 884:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 885:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 886:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 887:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 888:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 889:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 890:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 891:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 892:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 893:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)
 894:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 895:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 896:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 897:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 898:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 899:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 900:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 901:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 902:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 903:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 904:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 905:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 906:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 907:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 908:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 909:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 910:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 911:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 912:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 913:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 914:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 915:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)
 916:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 917:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 918:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 920:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 921:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 922:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 923:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 924:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 925:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 926:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 927:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 928:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 929:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 930:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 931:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 932:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 933:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 934:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 935:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 936:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 937:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
 938:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 939:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 940:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 941:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 942:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 943:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 944:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 945:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 946:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 947:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 948:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 949:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 950:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 951:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 952:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 953:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 954:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *a
 955:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 956:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 957:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 958:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 959:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 960:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 961:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 962:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 963:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 964:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 965:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 966:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 967:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 968:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 969:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 970:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 971:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t 
 972:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 973:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 974:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 975:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 976:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 977:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 978:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 979:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 980:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 981:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 982:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 983:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 984:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 985:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 986:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 987:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 988:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t 
 989:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 990:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 991:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 992:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 993:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 994:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 995:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 996:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 997:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 998:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Remove the exclusive lock
 999:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1000:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1001:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __CLREX(void)
1002:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1003:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1004:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1005:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1006:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1007:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1008:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1009:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1010:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1011:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1012:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1013:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1014:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1015:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1016:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Signed Saturate
1017:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates a signed value.
1018:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1019:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1020:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1021:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1022:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1023:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1024:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1025:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1026:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1027:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1028:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1029:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1030:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1031:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Unsigned Saturate
1032:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates an unsigned value.
1033:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1034:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1035:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1036:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1037:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1038:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1039:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1040:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1041:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1042:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1043:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1044:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1045:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1046:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1047:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1048:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1049:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to rotate
1050:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
1051:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1052:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)
1053:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1054:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1055:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1056:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1057:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1058:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1059:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1060:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1061:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1062:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1063:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1064:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1065:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1066:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1067:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1068:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1069:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1070:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1071:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1072:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1073:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1074:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1075:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1076:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1077:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1078:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1079:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1080:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1081:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1082:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1083:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1084:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1085:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1086:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1087:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1088:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1089:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1090:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1091:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1092:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1093:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1094:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1095:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1096:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1097:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1098:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1099:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1100:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1101:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1102:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1103:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1104:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1105:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1106:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1107:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1108:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1109:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1110:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1111:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *ptr)
1112:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1113:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1114:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1115:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1116:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1117:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1118:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1119:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1120:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1121:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1122:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1123:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1124:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1125:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1126:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1127:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1128:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1129:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1130:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1131:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1132:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1133:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1134:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1135:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1136:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1137:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1138:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1139:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1140:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1141:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1142:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1143:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1144:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1145:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1146:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1147:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1148:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1149:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1150:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1151:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1152:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1153:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1154:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1155:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1156:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1157:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1158:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1159:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1160:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1161:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1162:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1163:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1164:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1165:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1166:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1167:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1168:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAB(volatile uint8_t *ptr)
1169:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1170:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1171:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1172:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1173:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1174:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1175:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1176:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1177:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1178:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1179:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1180:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1181:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1182:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1183:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAH(volatile uint16_t *ptr)
1184:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1185:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1186:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1187:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1188:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1189:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1190:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1191:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1192:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1193:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1194:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1195:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1196:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1197:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1198:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDA(volatile uint32_t *ptr)
1199:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1200:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1201:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1202:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1203:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1204:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1205:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1206:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1207:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1208:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1209:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1210:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1211:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1212:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1213:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1214:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1215:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1216:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1217:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1218:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1219:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1220:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1221:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1222:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1223:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1224:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1225:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1226:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1227:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1228:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1229:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1230:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1231:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1232:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1233:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1234:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1235:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1236:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1237:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1238:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1239:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1240:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1241:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1242:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1243:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1244:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1245:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1246:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1247:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1248:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1249:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1250:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1251:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1252:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1253:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1254:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1255:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1256:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1257:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1258:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1259:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1260:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1261:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1262:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1263:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1264:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1265:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1266:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1267:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1268:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1269:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1270:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1271:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1272:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1273:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1274:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1275:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1276:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1277:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1278:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1279:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1280:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1281:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1282:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1283:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1284:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1285:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1286:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1287:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1288:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1289:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1290:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1291:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1292:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1293:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1294:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1295:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1296:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *p
1297:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1298:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1299:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1300:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1301:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1302:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1303:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1304:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1305:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1306:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1307:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1308:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1309:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1310:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1311:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1312:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1313:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t 
1314:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1315:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1316:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1317:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1318:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1319:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1320:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1321:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1322:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1323:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1324:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1325:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1326:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1327:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1328:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1329:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1330:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *
1331:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1332:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1333:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1334:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1335:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1336:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1337:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1338:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1339:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1340:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1341:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1342:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1343:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1344:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1345:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1346:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated SIMD instructions
1347:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
1348:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** */
1349:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1350:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__ARM_FEATURE_DSP == 1)                             /* ToDo ARMCLANG: This should be ARCH >= A
1351:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1352:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1353:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1354:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1355:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1356:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1357:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1358:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1359:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1360:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1361:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1362:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1363:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1364:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1365:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1366:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1367:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1368:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1369:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1370:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1371:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1372:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1373:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1374:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1375:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1376:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1377:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1378:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1379:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1380:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1381:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1382:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1383:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1384:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1385:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1386:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1387:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1388:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1389:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1390:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1391:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1392:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1393:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1394:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1395:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1396:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1397:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1398:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1399:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1400:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1401:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1402:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1403:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1404:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1405:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1406:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1407:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1408:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1409:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1410:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1411:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1412:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1413:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1414:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1415:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1416:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1417:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1418:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1419:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1420:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1421:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1422:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1423:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1424:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1425:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1426:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1427:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1428:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1429:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1430:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1431:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1432:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1433:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1434:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1435:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1436:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1437:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1438:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1439:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1440:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1441:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1442:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1443:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1444:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1445:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1446:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1447:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1448:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1449:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1450:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1451:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1452:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1453:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1454:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1455:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1456:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1457:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1458:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1459:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1460:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1461:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1462:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1463:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1464:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1465:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1466:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1467:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1468:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1469:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1470:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1471:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1472:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1473:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1474:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1475:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1476:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1477:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1478:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1479:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1480:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1481:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1482:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1483:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1484:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1485:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1486:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1487:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1488:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1489:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1490:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1491:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1492:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1493:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1494:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1495:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1496:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1497:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1498:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1499:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1500:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1501:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1502:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1503:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1504:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1505:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1506:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1507:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1508:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1509:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1510:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1511:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1512:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1513:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1514:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1515:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1516:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1517:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1518:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1519:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1520:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1521:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1522:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1523:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1524:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1525:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1526:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1527:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1528:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1529:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1530:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1531:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1532:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1533:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1534:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1535:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1536:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1537:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1538:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1539:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1540:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1541:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1542:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1543:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1544:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1545:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1546:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1547:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1548:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1549:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1550:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1551:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1552:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1553:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1554:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1555:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1556:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1557:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1558:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1559:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1560:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1561:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1562:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1563:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1564:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1565:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1566:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1567:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1568:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1569:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1570:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1571:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1572:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1573:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1574:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1575:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1576:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1577:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1578:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1579:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1580:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1581:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1582:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1583:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1584:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1585:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1586:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1587:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1588:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1589:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1590:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1591:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1592:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1593:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1594:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1595:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1596:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1597:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1598:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1599:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1600:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1601:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1602:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1603:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1604:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1605:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1606:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1607:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1608:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1609:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1610:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1611:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1612:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1613:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1614:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1615:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1616:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1617:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1618:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1619:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1620:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1621:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1622:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1623:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1624:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1625:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1626:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1627:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1628:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1629:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1630:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1631:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1632:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1633:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1634:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1635:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1636:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1637:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1638:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1639:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1640:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1641:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1642:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1643:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1644:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1645:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1646:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1647:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1648:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1649:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1650:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32
1651:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1652:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1653:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1654:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1655:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1656:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1657:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1658:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1659:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1660:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1661:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1662:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1663:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1664:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1665:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1666:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1667:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1668:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1669:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1670:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1671:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1672:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
1673:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1674:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1675:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1676:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1677:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1678:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1679:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1680:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1681:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1682:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1683:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1684:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1685:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1686:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1687:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1688:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
1689:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1690:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1691:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1692:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1693:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1694:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1695:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1696:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1697:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1698:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1699:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1700:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1701:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1702:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1703:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1704:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1705:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1706:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1707:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1708:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1709:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1710:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1711:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1712:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1713:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1714:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1715:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1716:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1717:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1718:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1719:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1720:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32
1721:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1722:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1723:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 286              	 .loc 2 1724 0
 287 0220 D7F8EC30 	 ldr r3,[r7,#236]
 288 0224 D7F8E820 	 ldr r2,[r7,#232]
 289 0228 D7F8E410 	 ldr r1,[r7,#228]
 290              	
 291 022c 23FB0213 	 smlad r3,r3,r2,r1
 292              	
 293              	 .thumb
 294 0230 C7F8E030 	 str r3,[r7,#224]
1725:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 295              	 .loc 2 1725 0
 296 0234 D7F8E030 	 ldr r3,[r7,#224]
 297              	.LBE39:
 298              	.LBE38:
 299              	 .loc 1 197 0
 300 0238 C7F87831 	 str r3,[r7,#376]
 198:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 199:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* x[2] , x[3] */
 200:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * px++;
 301              	 .loc 1 200 0
 302 023c D7F88831 	 ldr r3,[r7,#392]
 303 0240 5A1C     	 adds r2,r3,#1
 304 0242 C7F88821 	 str r2,[r7,#392]
 305 0246 1B78     	 ldrb r3,[r3]
 306 0248 5BB2     	 sxtb r3,r3
 307 024a A7F83E31 	 strh r3,[r7,#318]
 201:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * px++;
 308              	 .loc 1 201 0
 309 024e D7F88831 	 ldr r3,[r7,#392]
 310 0252 5A1C     	 adds r2,r3,#1
 311 0254 C7F88821 	 str r2,[r7,#392]
 312 0258 1B78     	 ldrb r3,[r3]
 313 025a 5BB2     	 sxtb r3,r3
 314 025c A7F83C31 	 strh r3,[r7,#316]
 202:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 315              	 .loc 1 202 0
 316 0260 B7F93E31 	 ldrsh r3,[r7,#318]
 317 0264 9AB2     	 uxth r2,r3
 318 0266 B7F93C31 	 ldrsh r3,[r7,#316]
 319 026a 1B04     	 lsls r3,r3,#16
 320 026c 1343     	 orrs r3,r3,r2
 321 026e C7F83831 	 str r3,[r7,#312]
 203:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 204:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* y[srcBLen - 3] , y[srcBLen - 4] */
 205:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * py--;
 322              	 .loc 1 205 0
 323 0272 D7F88431 	 ldr r3,[r7,#388]
 324 0276 5A1E     	 subs r2,r3,#1
 325 0278 C7F88421 	 str r2,[r7,#388]
 326 027c 1B78     	 ldrb r3,[r3]
 327 027e 5BB2     	 sxtb r3,r3
 328 0280 A7F83E31 	 strh r3,[r7,#318]
 206:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * py--;
 329              	 .loc 1 206 0
 330 0284 D7F88431 	 ldr r3,[r7,#388]
 331 0288 5A1E     	 subs r2,r3,#1
 332 028a C7F88421 	 str r2,[r7,#388]
 333 028e 1B78     	 ldrb r3,[r3]
 334 0290 5BB2     	 sxtb r3,r3
 335 0292 A7F83C31 	 strh r3,[r7,#316]
 207:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 336              	 .loc 1 207 0
 337 0296 B7F93E31 	 ldrsh r3,[r7,#318]
 338 029a 9AB2     	 uxth r2,r3
 339 029c B7F93C31 	 ldrsh r3,[r7,#316]
 340 02a0 1B04     	 lsls r3,r3,#16
 341 02a2 1343     	 orrs r3,r3,r2
 342 02a4 C7F83431 	 str r3,[r7,#308]
 208:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 209:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* x[2] * y[srcBLen - 3] */
 210:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* x[3] * y[srcBLen - 4] */
 211:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         sum = __SMLAD(input1, input2, sum);
 343              	 .loc 1 211 0
 344 02a8 D7F83811 	 ldr r1,[r7,#312]
 345 02ac D7F83421 	 ldr r2,[r7,#308]
 346 02b0 D7F87831 	 ldr r3,[r7,#376]
 347 02b4 C7F8DC10 	 str r1,[r7,#220]
 348 02b8 C7F8D820 	 str r2,[r7,#216]
 349 02bc C7F8D430 	 str r3,[r7,#212]
 350              	.LBB40:
 351              	.LBB41:
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 352              	 .loc 2 1724 0
 353 02c0 D7F8DC30 	 ldr r3,[r7,#220]
 354 02c4 D7F8D820 	 ldr r2,[r7,#216]
 355 02c8 D7F8D410 	 ldr r1,[r7,#212]
 356              	
 357 02cc 23FB0213 	 smlad r3,r3,r2,r1
 358              	
 359              	 .thumb
 360 02d0 C7F8D030 	 str r3,[r7,#208]
 361              	 .loc 2 1725 0
 362 02d4 D7F8D030 	 ldr r3,[r7,#208]
 363              	.LBE41:
 364              	.LBE40:
 365              	 .loc 1 211 0
 366 02d8 C7F87831 	 str r3,[r7,#376]
 212:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 213:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Decrement the loop counter */
 214:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         k--;
 367              	 .loc 1 214 0
 368 02dc D7F86031 	 ldr r3,[r7,#352]
 369 02e0 013B     	 subs r3,r3,#1
 370 02e2 C7F86031 	 str r3,[r7,#352]
 371              	.L15:
 183:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 372              	 .loc 1 183 0
 373 02e6 D7F86031 	 ldr r3,[r7,#352]
 374 02ea 002B     	 cmp r3,#0
 375 02ec 7FF456AF 	 bne .L18
 215:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       }
 216:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 217:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* If the count is not a multiple of 4, compute any remaining MACs here.
 218:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****        ** No loop unrolling is used. */
 219:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       k = count % 0x4u;
 376              	 .loc 1 219 0
 377 02f0 D7F85C31 	 ldr r3,[r7,#348]
 378 02f4 03F00303 	 and r3,r3,#3
 379 02f8 C7F86031 	 str r3,[r7,#352]
 220:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 221:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       while (k > 0u)
 380              	 .loc 1 221 0
 381 02fc 19E0     	 b .L19
 382              	.L20:
 222:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 223:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Perform the multiply-accumulates */
 224:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         sum += ((q31_t) * px++ * *py--);
 383              	 .loc 1 224 0
 384 02fe D7F88831 	 ldr r3,[r7,#392]
 385 0302 5A1C     	 adds r2,r3,#1
 386 0304 C7F88821 	 str r2,[r7,#392]
 387 0308 1B78     	 ldrb r3,[r3]
 388 030a 5AB2     	 sxtb r2,r3
 389 030c D7F88431 	 ldr r3,[r7,#388]
 390 0310 591E     	 subs r1,r3,#1
 391 0312 C7F88411 	 str r1,[r7,#388]
 392 0316 1B78     	 ldrb r3,[r3]
 393 0318 5BB2     	 sxtb r3,r3
 394 031a 03FB02F3 	 mul r3,r3,r2
 395 031e D7F87821 	 ldr r2,[r7,#376]
 396 0322 1344     	 add r3,r3,r2
 397 0324 C7F87831 	 str r3,[r7,#376]
 225:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 226:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Decrement the loop counter */
 227:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         k--;
 398              	 .loc 1 227 0
 399 0328 D7F86031 	 ldr r3,[r7,#352]
 400 032c 013B     	 subs r3,r3,#1
 401 032e C7F86031 	 str r3,[r7,#352]
 402              	.L19:
 221:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 403              	 .loc 1 221 0
 404 0332 D7F86031 	 ldr r3,[r7,#352]
 405 0336 002B     	 cmp r3,#0
 406 0338 E1D1     	 bne .L20
 228:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       }
 229:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 230:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Store the result in the accumulator in the destination buffer. */
 231:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       *pOut++ = (q7_t) (__SSAT(sum >> 7, 8));
 407              	 .loc 1 231 0
 408 033a D7F88C31 	 ldr r3,[r7,#396]
 409 033e 5A1C     	 adds r2,r3,#1
 410 0340 C7F88C21 	 str r2,[r7,#396]
 411              	.LBB42:
 412 0344 D7F87821 	 ldr r2,[r7,#376]
 413 0348 D211     	 asrs r2,r2,#7
 414 034a C7F83021 	 str r2,[r7,#304]
 415 034e D7F83021 	 ldr r2,[r7,#304]
 416              	
 417 0352 02F30702 	 ssat r2,#8,r2
 418              	
 419              	 .thumb
 420 0356 C7F82C21 	 str r2,[r7,#300]
 421 035a D7F82C21 	 ldr r2,[r7,#300]
 422              	.LBE42:
 423 035e D2B2     	 uxtb r2,r2
 424 0360 1A70     	 strb r2,[r3]
 232:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 233:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 234:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       py = ++pSrc2;
 425              	 .loc 1 234 0
 426 0362 D7F87C31 	 ldr r3,[r7,#380]
 427 0366 0133     	 adds r3,r3,#1
 428 0368 C7F87C31 	 str r3,[r7,#380]
 429 036c D7F87C31 	 ldr r3,[r7,#380]
 430 0370 C7F88431 	 str r3,[r7,#388]
 235:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       px = pIn1;
 431              	 .loc 1 235 0
 432 0374 D7F89431 	 ldr r3,[r7,#404]
 433 0378 C7F88831 	 str r3,[r7,#392]
 236:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 237:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Increment the MAC count */
 238:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       count++;
 434              	 .loc 1 238 0
 435 037c D7F85C31 	 ldr r3,[r7,#348]
 436 0380 0133     	 adds r3,r3,#1
 437 0382 C7F85C31 	 str r3,[r7,#348]
 239:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 240:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Decrement the loop counter */
 241:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       blockSize1--;
 438              	 .loc 1 241 0
 439 0386 D7F85431 	 ldr r3,[r7,#340]
 440 038a 013B     	 subs r3,r3,#1
 441 038c C7F85431 	 str r3,[r7,#340]
 442              	.L14:
 173:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     {
 443              	 .loc 1 173 0
 444 0390 D7F85431 	 ldr r3,[r7,#340]
 445 0394 002B     	 cmp r3,#0
 446 0396 3FF7F8AE 	 bgt .L21
 242:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     }
 243:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 244:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* --------------------------
 245:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * Initializations of stage2
 246:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * ------------------------*/
 247:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 248:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
 249:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
 250:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * ....
 251:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y
 252:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      */
 253:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 254:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* Working pointer of inputA */
 255:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
 447              	 .loc 1 255 0
 448 039a D7F8A421 	 ldr r2,[r7,#420]
 449 039e 3B46     	 mov r3,r7
 450 03a0 1B68     	 ldr r3,[r3]
 451 03a2 D31A     	 subs r3,r2,r3
 452 03a4 0133     	 adds r3,r3,#1
 453 03a6 002B     	 cmp r3,#0
 454 03a8 0BDD     	 ble .L22
 256:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     {
 257:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       px = pIn1 + firstIndex - srcBLen + 1;
 455              	 .loc 1 257 0
 456 03aa 3B46     	 mov r3,r7
 457 03ac D7F8A421 	 ldr r2,[r7,#420]
 458 03b0 1B68     	 ldr r3,[r3]
 459 03b2 D31A     	 subs r3,r2,r3
 460 03b4 0133     	 adds r3,r3,#1
 461 03b6 D7F89421 	 ldr r2,[r7,#404]
 462 03ba 1344     	 add r3,r3,r2
 463 03bc C7F88831 	 str r3,[r7,#392]
 464 03c0 03E0     	 b .L23
 465              	.L22:
 258:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     }
 259:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     else
 260:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     {
 261:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       px = pIn1;
 466              	 .loc 1 261 0
 467 03c2 D7F89431 	 ldr r3,[r7,#404]
 468 03c6 C7F88831 	 str r3,[r7,#392]
 469              	.L23:
 262:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     }
 263:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 264:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* Working pointer of inputB */
 265:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     pSrc2 = pIn2 + (srcBLen - 1u);
 470              	 .loc 1 265 0
 471 03ca 3B46     	 mov r3,r7
 472 03cc 1B68     	 ldr r3,[r3]
 473 03ce 013B     	 subs r3,r3,#1
 474 03d0 D7F89021 	 ldr r2,[r7,#400]
 475 03d4 1344     	 add r3,r3,r2
 476 03d6 C7F87C31 	 str r3,[r7,#380]
 266:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     py = pSrc2;
 477              	 .loc 1 266 0
 478 03da D7F87C31 	 ldr r3,[r7,#380]
 479 03de C7F88431 	 str r3,[r7,#388]
 267:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 268:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* count is index by which the pointer pIn1 to be incremented */
 269:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     count = 0u;
 480              	 .loc 1 269 0
 481 03e2 0023     	 movs r3,#0
 482 03e4 C7F85C31 	 str r3,[r7,#348]
 270:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 271:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* -------------------
 272:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * Stage2 process
 273:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * ------------------*/
 274:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 275:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 276:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * So, to loop unroll over blockSize2,
 277:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * srcBLen should be greater than or equal to 4 */
 278:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     if (srcBLen >= 4u)
 483              	 .loc 1 278 0
 484 03e8 3B46     	 mov r3,r7
 485 03ea 1B68     	 ldr r3,[r3]
 486 03ec 032B     	 cmp r3,#3
 487 03ee 40F2F983 	 bls .L24
 279:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     {
 280:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Loop unroll over blockSize2, by 4 */
 281:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       blkCnt = ((uint32_t) blockSize2 >> 2u);
 488              	 .loc 1 281 0
 489 03f2 D7F84031 	 ldr r3,[r7,#320]
 490 03f6 9B08     	 lsrs r3,r3,#2
 491 03f8 C7F85831 	 str r3,[r7,#344]
 282:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 283:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       while (blkCnt > 0u)
 492              	 .loc 1 283 0
 493 03fc CFE2     	 b .L25
 494              	.L37:
 284:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 285:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Set all accumulators to zero */
 286:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         acc0 = 0;
 495              	 .loc 1 286 0
 496 03fe 0023     	 movs r3,#0
 497 0400 C7F87431 	 str r3,[r7,#372]
 287:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         acc1 = 0;
 498              	 .loc 1 287 0
 499 0404 0023     	 movs r3,#0
 500 0406 C7F87031 	 str r3,[r7,#368]
 288:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         acc2 = 0;
 501              	 .loc 1 288 0
 502 040a 0023     	 movs r3,#0
 503 040c C7F86C31 	 str r3,[r7,#364]
 289:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         acc3 = 0;
 504              	 .loc 1 289 0
 505 0410 0023     	 movs r3,#0
 506 0412 C7F86831 	 str r3,[r7,#360]
 290:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 291:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* read x[0], x[1], x[2] samples */
 292:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         x0 = *(px++);
 507              	 .loc 1 292 0
 508 0416 D7F88831 	 ldr r3,[r7,#392]
 509 041a 5A1C     	 adds r2,r3,#1
 510 041c C7F88821 	 str r2,[r7,#392]
 511 0420 1B78     	 ldrb r3,[r3]
 512 0422 87F86731 	 strb r3,[r7,#359]
 293:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         x1 = *(px++);
 513              	 .loc 1 293 0
 514 0426 D7F88831 	 ldr r3,[r7,#392]
 515 042a 5A1C     	 adds r2,r3,#1
 516 042c C7F88821 	 str r2,[r7,#392]
 517 0430 1B78     	 ldrb r3,[r3]
 518 0432 87F86631 	 strb r3,[r7,#358]
 294:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         x2 = *(px++);
 519              	 .loc 1 294 0
 520 0436 D7F88831 	 ldr r3,[r7,#392]
 521 043a 5A1C     	 adds r2,r3,#1
 522 043c C7F88821 	 str r2,[r7,#392]
 523 0440 1B78     	 ldrb r3,[r3]
 524 0442 87F86531 	 strb r3,[r7,#357]
 295:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 296:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Apply loop unrolling and compute 4 MACs simultaneously. */
 297:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         k = srcBLen >> 2u;
 525              	 .loc 1 297 0
 526 0446 3B46     	 mov r3,r7
 527 0448 1B68     	 ldr r3,[r3]
 528 044a 9B08     	 lsrs r3,r3,#2
 529 044c C7F86031 	 str r3,[r7,#352]
 530              	.L34:
 298:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 299:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 300:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****          ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 301:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         do
 302:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         {
 303:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read y[srcBLen - 1] sample */
 304:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           c0 = *(py--);
 531              	 .loc 1 304 0 discriminator 1
 532 0450 D7F88431 	 ldr r3,[r7,#388]
 533 0454 5A1E     	 subs r2,r3,#1
 534 0456 C7F88421 	 str r2,[r7,#388]
 535 045a 1B78     	 ldrb r3,[r3]
 536 045c 87F82B31 	 strb r3,[r7,#299]
 305:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read y[srcBLen - 2] sample */
 306:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           c1 = *(py--);
 537              	 .loc 1 306 0 discriminator 1
 538 0460 D7F88431 	 ldr r3,[r7,#388]
 539 0464 5A1E     	 subs r2,r3,#1
 540 0466 C7F88421 	 str r2,[r7,#388]
 541 046a 1B78     	 ldrb r3,[r3]
 542 046c 87F82A31 	 strb r3,[r7,#298]
 307:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 308:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read x[3] sample */
 309:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           x3 = *(px++);
 543              	 .loc 1 309 0 discriminator 1
 544 0470 D7F88831 	 ldr r3,[r7,#392]
 545 0474 5A1C     	 adds r2,r3,#1
 546 0476 C7F88821 	 str r2,[r7,#392]
 547 047a 1B78     	 ldrb r3,[r3]
 548 047c 87F82931 	 strb r3,[r7,#297]
 310:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 311:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[0] and x[1] are packed */
 312:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x0;
 549              	 .loc 1 312 0 discriminator 1
 550 0480 97F96731 	 ldrsb r3,[r7,#359]
 551 0484 A7F83E31 	 strh r3,[r7,#318]
 313:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x1;
 552              	 .loc 1 313 0 discriminator 1
 553 0488 97F96631 	 ldrsb r3,[r7,#358]
 554 048c A7F83C31 	 strh r3,[r7,#316]
 314:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 315:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 555              	 .loc 1 315 0 discriminator 1
 556 0490 B7F93E31 	 ldrsh r3,[r7,#318]
 557 0494 9AB2     	 uxth r2,r3
 558 0496 B7F93C31 	 ldrsh r3,[r7,#316]
 559 049a 1B04     	 lsls r3,r3,#16
 560 049c 1343     	 orrs r3,r3,r2
 561 049e C7F83831 	 str r3,[r7,#312]
 316:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 317:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* y[srcBLen - 1]   and y[srcBLen - 2] are packed */
 318:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) c0;
 562              	 .loc 1 318 0 discriminator 1
 563 04a2 97F92B31 	 ldrsb r3,[r7,#299]
 564 04a6 A7F83E31 	 strh r3,[r7,#318]
 319:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) c1;
 565              	 .loc 1 319 0 discriminator 1
 566 04aa 97F92A31 	 ldrsb r3,[r7,#298]
 567 04ae A7F83C31 	 strh r3,[r7,#316]
 320:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 321:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 568              	 .loc 1 321 0 discriminator 1
 569 04b2 B7F93E31 	 ldrsh r3,[r7,#318]
 570 04b6 9AB2     	 uxth r2,r3
 571 04b8 B7F93C31 	 ldrsh r3,[r7,#316]
 572 04bc 1B04     	 lsls r3,r3,#16
 573 04be 1343     	 orrs r3,r3,r2
 574 04c0 C7F83431 	 str r3,[r7,#308]
 322:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 323:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc0 += x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2]  */
 324:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           acc0 = __SMLAD(input1, input2, acc0);
 575              	 .loc 1 324 0 discriminator 1
 576 04c4 D7F83811 	 ldr r1,[r7,#312]
 577 04c8 D7F83421 	 ldr r2,[r7,#308]
 578 04cc D7F87431 	 ldr r3,[r7,#372]
 579 04d0 C7F8CC10 	 str r1,[r7,#204]
 580 04d4 C7F8C820 	 str r2,[r7,#200]
 581 04d8 C7F8C430 	 str r3,[r7,#196]
 582              	.LBB43:
 583              	.LBB44:
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 584              	 .loc 2 1724 0 discriminator 1
 585 04dc D7F8CC30 	 ldr r3,[r7,#204]
 586 04e0 D7F8C820 	 ldr r2,[r7,#200]
 587 04e4 D7F8C410 	 ldr r1,[r7,#196]
 588              	
 589 04e8 23FB0213 	 smlad r3,r3,r2,r1
 590              	
 591              	 .thumb
 592 04ec C7F8C030 	 str r3,[r7,#192]
 593              	 .loc 2 1725 0 discriminator 1
 594 04f0 D7F8C030 	 ldr r3,[r7,#192]
 595              	.LBE44:
 596              	.LBE43:
 597              	 .loc 1 324 0 discriminator 1
 598 04f4 C7F87431 	 str r3,[r7,#372]
 325:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 326:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[1] and x[2] are packed */
 327:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x1;
 599              	 .loc 1 327 0 discriminator 1
 600 04f8 97F96631 	 ldrsb r3,[r7,#358]
 601 04fc A7F83E31 	 strh r3,[r7,#318]
 328:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x2;
 602              	 .loc 1 328 0 discriminator 1
 603 0500 97F96531 	 ldrsb r3,[r7,#357]
 604 0504 A7F83C31 	 strh r3,[r7,#316]
 329:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 330:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 605              	 .loc 1 330 0 discriminator 1
 606 0508 B7F93E31 	 ldrsh r3,[r7,#318]
 607 050c 9AB2     	 uxth r2,r3
 608 050e B7F93C31 	 ldrsh r3,[r7,#316]
 609 0512 1B04     	 lsls r3,r3,#16
 610 0514 1343     	 orrs r3,r3,r2
 611 0516 C7F83831 	 str r3,[r7,#312]
 331:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 332:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc1 += x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2]  */
 333:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           acc1 = __SMLAD(input1, input2, acc1);
 612              	 .loc 1 333 0 discriminator 1
 613 051a D7F83811 	 ldr r1,[r7,#312]
 614 051e D7F83421 	 ldr r2,[r7,#308]
 615 0522 D7F87031 	 ldr r3,[r7,#368]
 616 0526 C7F8BC10 	 str r1,[r7,#188]
 617 052a C7F8B820 	 str r2,[r7,#184]
 618 052e C7F8B430 	 str r3,[r7,#180]
 619              	.LBB45:
 620              	.LBB46:
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 621              	 .loc 2 1724 0 discriminator 1
 622 0532 D7F8BC30 	 ldr r3,[r7,#188]
 623 0536 D7F8B820 	 ldr r2,[r7,#184]
 624 053a D7F8B410 	 ldr r1,[r7,#180]
 625              	
 626 053e 23FB0213 	 smlad r3,r3,r2,r1
 627              	
 628              	 .thumb
 629 0542 C7F8B030 	 str r3,[r7,#176]
 630              	 .loc 2 1725 0 discriminator 1
 631 0546 D7F8B030 	 ldr r3,[r7,#176]
 632              	.LBE46:
 633              	.LBE45:
 634              	 .loc 1 333 0 discriminator 1
 635 054a C7F87031 	 str r3,[r7,#368]
 334:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 335:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[2] and x[3] are packed */
 336:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x2;
 636              	 .loc 1 336 0 discriminator 1
 637 054e 97F96531 	 ldrsb r3,[r7,#357]
 638 0552 A7F83E31 	 strh r3,[r7,#318]
 337:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x3;
 639              	 .loc 1 337 0 discriminator 1
 640 0556 97F92931 	 ldrsb r3,[r7,#297]
 641 055a A7F83C31 	 strh r3,[r7,#316]
 338:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 339:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 642              	 .loc 1 339 0 discriminator 1
 643 055e B7F93E31 	 ldrsh r3,[r7,#318]
 644 0562 9AB2     	 uxth r2,r3
 645 0564 B7F93C31 	 ldrsh r3,[r7,#316]
 646 0568 1B04     	 lsls r3,r3,#16
 647 056a 1343     	 orrs r3,r3,r2
 648 056c C7F83831 	 str r3,[r7,#312]
 340:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 341:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc2 += x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2]  */
 342:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           acc2 = __SMLAD(input1, input2, acc2);
 649              	 .loc 1 342 0 discriminator 1
 650 0570 D7F83811 	 ldr r1,[r7,#312]
 651 0574 D7F83421 	 ldr r2,[r7,#308]
 652 0578 D7F86C31 	 ldr r3,[r7,#364]
 653 057c C7F8AC10 	 str r1,[r7,#172]
 654 0580 C7F8A820 	 str r2,[r7,#168]
 655 0584 C7F8A430 	 str r3,[r7,#164]
 656              	.LBB47:
 657              	.LBB48:
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 658              	 .loc 2 1724 0 discriminator 1
 659 0588 D7F8AC30 	 ldr r3,[r7,#172]
 660 058c D7F8A820 	 ldr r2,[r7,#168]
 661 0590 D7F8A410 	 ldr r1,[r7,#164]
 662              	
 663 0594 23FB0213 	 smlad r3,r3,r2,r1
 664              	
 665              	 .thumb
 666 0598 C7F8A030 	 str r3,[r7,#160]
 667              	 .loc 2 1725 0 discriminator 1
 668 059c D7F8A030 	 ldr r3,[r7,#160]
 669              	.LBE48:
 670              	.LBE47:
 671              	 .loc 1 342 0 discriminator 1
 672 05a0 C7F86C31 	 str r3,[r7,#364]
 343:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 344:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read x[4] sample */
 345:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           x0 = *(px++);
 673              	 .loc 1 345 0 discriminator 1
 674 05a4 D7F88831 	 ldr r3,[r7,#392]
 675 05a8 5A1C     	 adds r2,r3,#1
 676 05aa C7F88821 	 str r2,[r7,#392]
 677 05ae 1B78     	 ldrb r3,[r3]
 678 05b0 87F86731 	 strb r3,[r7,#359]
 346:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 347:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[3] and x[4] are packed */
 348:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x3;
 679              	 .loc 1 348 0 discriminator 1
 680 05b4 97F92931 	 ldrsb r3,[r7,#297]
 681 05b8 A7F83E31 	 strh r3,[r7,#318]
 349:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x0;
 682              	 .loc 1 349 0 discriminator 1
 683 05bc 97F96731 	 ldrsb r3,[r7,#359]
 684 05c0 A7F83C31 	 strh r3,[r7,#316]
 350:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 351:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 685              	 .loc 1 351 0 discriminator 1
 686 05c4 B7F93E31 	 ldrsh r3,[r7,#318]
 687 05c8 9AB2     	 uxth r2,r3
 688 05ca B7F93C31 	 ldrsh r3,[r7,#316]
 689 05ce 1B04     	 lsls r3,r3,#16
 690 05d0 1343     	 orrs r3,r3,r2
 691 05d2 C7F83831 	 str r3,[r7,#312]
 352:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 353:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc3 += x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2]  */
 354:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           acc3 = __SMLAD(input1, input2, acc3);
 692              	 .loc 1 354 0 discriminator 1
 693 05d6 D7F83831 	 ldr r3,[r7,#312]
 694 05da D7F83411 	 ldr r1,[r7,#308]
 695 05de D7F86821 	 ldr r2,[r7,#360]
 696 05e2 C7F89C30 	 str r3,[r7,#156]
 697 05e6 07F19803 	 add r3,r7,#152
 698 05ea 1960     	 str r1,[r3]
 699 05ec 07F19403 	 add r3,r7,#148
 700 05f0 1A60     	 str r2,[r3]
 701              	.LBB49:
 702              	.LBB50:
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 703              	 .loc 2 1724 0 discriminator 1
 704 05f2 D7F89C30 	 ldr r3,[r7,#156]
 705 05f6 07F19802 	 add r2,r7,#152
 706 05fa 1268     	 ldr r2,[r2]
 707 05fc 07F19401 	 add r1,r7,#148
 708 0600 0968     	 ldr r1,[r1]
 709              	
 710 0602 23FB0212 	 smlad r2,r3,r2,r1
 711              	
 712              	 .thumb
 713 0606 07F19003 	 add r3,r7,#144
 714 060a 1A60     	 str r2,[r3]
 715              	 .loc 2 1725 0 discriminator 1
 716 060c 07F19003 	 add r3,r7,#144
 717 0610 1B68     	 ldr r3,[r3]
 718              	.LBE50:
 719              	.LBE49:
 720              	 .loc 1 354 0 discriminator 1
 721 0612 C7F86831 	 str r3,[r7,#360]
 355:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 356:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read y[srcBLen - 3] sample */
 357:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           c0 = *(py--);
 722              	 .loc 1 357 0 discriminator 1
 723 0616 D7F88431 	 ldr r3,[r7,#388]
 724 061a 5A1E     	 subs r2,r3,#1
 725 061c C7F88421 	 str r2,[r7,#388]
 726 0620 1B78     	 ldrb r3,[r3]
 727 0622 87F82B31 	 strb r3,[r7,#299]
 358:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read y[srcBLen - 4] sample */
 359:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           c1 = *(py--);
 728              	 .loc 1 359 0 discriminator 1
 729 0626 D7F88431 	 ldr r3,[r7,#388]
 730 062a 5A1E     	 subs r2,r3,#1
 731 062c C7F88421 	 str r2,[r7,#388]
 732 0630 1B78     	 ldrb r3,[r3]
 733 0632 87F82A31 	 strb r3,[r7,#298]
 360:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 361:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read x[5] sample */
 362:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           x1 = *(px++);
 734              	 .loc 1 362 0 discriminator 1
 735 0636 D7F88831 	 ldr r3,[r7,#392]
 736 063a 5A1C     	 adds r2,r3,#1
 737 063c C7F88821 	 str r2,[r7,#392]
 738 0640 1B78     	 ldrb r3,[r3]
 739 0642 87F86631 	 strb r3,[r7,#358]
 363:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 364:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[2] and x[3] are packed */
 365:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x2;
 740              	 .loc 1 365 0 discriminator 1
 741 0646 97F96531 	 ldrsb r3,[r7,#357]
 742 064a A7F83E31 	 strh r3,[r7,#318]
 366:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x3;
 743              	 .loc 1 366 0 discriminator 1
 744 064e 97F92931 	 ldrsb r3,[r7,#297]
 745 0652 A7F83C31 	 strh r3,[r7,#316]
 367:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 368:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 746              	 .loc 1 368 0 discriminator 1
 747 0656 B7F93E31 	 ldrsh r3,[r7,#318]
 748 065a 9AB2     	 uxth r2,r3
 749 065c B7F93C31 	 ldrsh r3,[r7,#316]
 750 0660 1B04     	 lsls r3,r3,#16
 751 0662 1343     	 orrs r3,r3,r2
 752 0664 C7F83831 	 str r3,[r7,#312]
 369:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 370:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* y[srcBLen - 3] and y[srcBLen - 4] are packed */
 371:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) c0;
 753              	 .loc 1 371 0 discriminator 1
 754 0668 97F92B31 	 ldrsb r3,[r7,#299]
 755 066c A7F83E31 	 strh r3,[r7,#318]
 372:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) c1;
 756              	 .loc 1 372 0 discriminator 1
 757 0670 97F92A31 	 ldrsb r3,[r7,#298]
 758 0674 A7F83C31 	 strh r3,[r7,#316]
 373:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 374:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 759              	 .loc 1 374 0 discriminator 1
 760 0678 B7F93E31 	 ldrsh r3,[r7,#318]
 761 067c 9AB2     	 uxth r2,r3
 762 067e B7F93C31 	 ldrsh r3,[r7,#316]
 763 0682 1B04     	 lsls r3,r3,#16
 764 0684 1343     	 orrs r3,r3,r2
 765 0686 C7F83431 	 str r3,[r7,#308]
 375:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 376:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc0 += x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4]  */
 377:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           acc0 = __SMLAD(input1, input2, acc0);
 766              	 .loc 1 377 0 discriminator 1
 767 068a D7F83801 	 ldr r0,[r7,#312]
 768 068e D7F83411 	 ldr r1,[r7,#308]
 769 0692 D7F87421 	 ldr r2,[r7,#372]
 770 0696 07F18C03 	 add r3,r7,#140
 771 069a 1860     	 str r0,[r3]
 772 069c 07F18803 	 add r3,r7,#136
 773 06a0 1960     	 str r1,[r3]
 774 06a2 07F18403 	 add r3,r7,#132
 775 06a6 1A60     	 str r2,[r3]
 776              	.LBB51:
 777              	.LBB52:
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 778              	 .loc 2 1724 0 discriminator 1
 779 06a8 07F18C03 	 add r3,r7,#140
 780 06ac 1B68     	 ldr r3,[r3]
 781 06ae 07F18802 	 add r2,r7,#136
 782 06b2 1268     	 ldr r2,[r2]
 783 06b4 07F18401 	 add r1,r7,#132
 784 06b8 0968     	 ldr r1,[r1]
 785              	
 786 06ba 23FB0212 	 smlad r2,r3,r2,r1
 787              	
 788              	 .thumb
 789 06be 07F18003 	 add r3,r7,#128
 790 06c2 1A60     	 str r2,[r3]
 791              	 .loc 2 1725 0 discriminator 1
 792 06c4 07F18003 	 add r3,r7,#128
 793 06c8 1B68     	 ldr r3,[r3]
 794              	.LBE52:
 795              	.LBE51:
 796              	 .loc 1 377 0 discriminator 1
 797 06ca C7F87431 	 str r3,[r7,#372]
 378:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 379:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[3] and x[4] are packed */
 380:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x3;
 798              	 .loc 1 380 0 discriminator 1
 799 06ce 97F92931 	 ldrsb r3,[r7,#297]
 800 06d2 A7F83E31 	 strh r3,[r7,#318]
 381:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x0;
 801              	 .loc 1 381 0 discriminator 1
 802 06d6 97F96731 	 ldrsb r3,[r7,#359]
 803 06da A7F83C31 	 strh r3,[r7,#316]
 382:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 383:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 804              	 .loc 1 383 0 discriminator 1
 805 06de B7F93E31 	 ldrsh r3,[r7,#318]
 806 06e2 9AB2     	 uxth r2,r3
 807 06e4 B7F93C31 	 ldrsh r3,[r7,#316]
 808 06e8 1B04     	 lsls r3,r3,#16
 809 06ea 1343     	 orrs r3,r3,r2
 810 06ec C7F83831 	 str r3,[r7,#312]
 384:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 385:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc1 += x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4]  */
 386:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           acc1 = __SMLAD(input1, input2, acc1);
 811              	 .loc 1 386 0 discriminator 1
 812 06f0 D7F83801 	 ldr r0,[r7,#312]
 813 06f4 D7F83411 	 ldr r1,[r7,#308]
 814 06f8 D7F87021 	 ldr r2,[r7,#368]
 815 06fc 07F17C03 	 add r3,r7,#124
 816 0700 1860     	 str r0,[r3]
 817 0702 07F17803 	 add r3,r7,#120
 818 0706 1960     	 str r1,[r3]
 819 0708 07F17403 	 add r3,r7,#116
 820 070c 1A60     	 str r2,[r3]
 821              	.LBB53:
 822              	.LBB54:
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 823              	 .loc 2 1724 0 discriminator 1
 824 070e 07F17C03 	 add r3,r7,#124
 825 0712 1B68     	 ldr r3,[r3]
 826 0714 07F17802 	 add r2,r7,#120
 827 0718 1268     	 ldr r2,[r2]
 828 071a 07F17401 	 add r1,r7,#116
 829 071e 0968     	 ldr r1,[r1]
 830              	
 831 0720 23FB0212 	 smlad r2,r3,r2,r1
 832              	
 833              	 .thumb
 834 0724 07F17003 	 add r3,r7,#112
 835 0728 1A60     	 str r2,[r3]
 836              	 .loc 2 1725 0 discriminator 1
 837 072a 07F17003 	 add r3,r7,#112
 838 072e 1B68     	 ldr r3,[r3]
 839              	.LBE54:
 840              	.LBE53:
 841              	 .loc 1 386 0 discriminator 1
 842 0730 C7F87031 	 str r3,[r7,#368]
 387:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 388:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[4] and x[5] are packed */
 389:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x0;
 843              	 .loc 1 389 0 discriminator 1
 844 0734 97F96731 	 ldrsb r3,[r7,#359]
 845 0738 A7F83E31 	 strh r3,[r7,#318]
 390:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x1;
 846              	 .loc 1 390 0 discriminator 1
 847 073c 97F96631 	 ldrsb r3,[r7,#358]
 848 0740 A7F83C31 	 strh r3,[r7,#316]
 391:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 392:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 849              	 .loc 1 392 0 discriminator 1
 850 0744 B7F93E31 	 ldrsh r3,[r7,#318]
 851 0748 9AB2     	 uxth r2,r3
 852 074a B7F93C31 	 ldrsh r3,[r7,#316]
 853 074e 1B04     	 lsls r3,r3,#16
 854 0750 1343     	 orrs r3,r3,r2
 855 0752 C7F83831 	 str r3,[r7,#312]
 393:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 394:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc2 += x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4]  */
 395:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           acc2 = __SMLAD(input1, input2, acc2);
 856              	 .loc 1 395 0 discriminator 1
 857 0756 D7F83801 	 ldr r0,[r7,#312]
 858 075a D7F83411 	 ldr r1,[r7,#308]
 859 075e D7F86C21 	 ldr r2,[r7,#364]
 860 0762 07F16C03 	 add r3,r7,#108
 861 0766 1860     	 str r0,[r3]
 862 0768 07F16803 	 add r3,r7,#104
 863 076c 1960     	 str r1,[r3]
 864 076e 07F16403 	 add r3,r7,#100
 865 0772 1A60     	 str r2,[r3]
 866              	.LBB55:
 867              	.LBB56:
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 868              	 .loc 2 1724 0 discriminator 1
 869 0774 07F16C03 	 add r3,r7,#108
 870 0778 1B68     	 ldr r3,[r3]
 871 077a 07F16802 	 add r2,r7,#104
 872 077e 1268     	 ldr r2,[r2]
 873 0780 07F16401 	 add r1,r7,#100
 874 0784 0968     	 ldr r1,[r1]
 875              	
 876 0786 23FB0212 	 smlad r2,r3,r2,r1
 877              	
 878              	 .thumb
 879 078a 07F16003 	 add r3,r7,#96
 880 078e 1A60     	 str r2,[r3]
 881              	 .loc 2 1725 0 discriminator 1
 882 0790 07F16003 	 add r3,r7,#96
 883 0794 1B68     	 ldr r3,[r3]
 884              	.LBE56:
 885              	.LBE55:
 886              	 .loc 1 395 0 discriminator 1
 887 0796 C7F86C31 	 str r3,[r7,#364]
 396:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 397:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read x[6] sample */
 398:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           x2 = *(px++);
 888              	 .loc 1 398 0 discriminator 1
 889 079a D7F88831 	 ldr r3,[r7,#392]
 890 079e 5A1C     	 adds r2,r3,#1
 891 07a0 C7F88821 	 str r2,[r7,#392]
 892 07a4 1B78     	 ldrb r3,[r3]
 893 07a6 87F86531 	 strb r3,[r7,#357]
 399:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 400:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* x[5] and x[6] are packed */
 401:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) x1;
 894              	 .loc 1 401 0 discriminator 1
 895 07aa 97F96631 	 ldrsb r3,[r7,#358]
 896 07ae A7F83E31 	 strh r3,[r7,#318]
 402:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) x2;
 897              	 .loc 1 402 0 discriminator 1
 898 07b2 97F96531 	 ldrsb r3,[r7,#357]
 899 07b6 A7F83C31 	 strh r3,[r7,#316]
 403:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 404:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 900              	 .loc 1 404 0 discriminator 1
 901 07ba B7F93E31 	 ldrsh r3,[r7,#318]
 902 07be 9AB2     	 uxth r2,r3
 903 07c0 B7F93C31 	 ldrsh r3,[r7,#316]
 904 07c4 1B04     	 lsls r3,r3,#16
 905 07c6 1343     	 orrs r3,r3,r2
 906 07c8 C7F83831 	 str r3,[r7,#312]
 405:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 406:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc3 += x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4]  */
 407:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           acc3 = __SMLAD(input1, input2, acc3);
 907              	 .loc 1 407 0 discriminator 1
 908 07cc D7F83801 	 ldr r0,[r7,#312]
 909 07d0 D7F83411 	 ldr r1,[r7,#308]
 910 07d4 D7F86821 	 ldr r2,[r7,#360]
 911 07d8 07F15C03 	 add r3,r7,#92
 912 07dc 1860     	 str r0,[r3]
 913 07de 07F15803 	 add r3,r7,#88
 914 07e2 1960     	 str r1,[r3]
 915 07e4 07F15403 	 add r3,r7,#84
 916 07e8 1A60     	 str r2,[r3]
 917              	.LBB57:
 918              	.LBB58:
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 919              	 .loc 2 1724 0 discriminator 1
 920 07ea 07F15C03 	 add r3,r7,#92
 921 07ee 1B68     	 ldr r3,[r3]
 922 07f0 07F15802 	 add r2,r7,#88
 923 07f4 1268     	 ldr r2,[r2]
 924 07f6 07F15401 	 add r1,r7,#84
 925 07fa 0968     	 ldr r1,[r1]
 926              	
 927 07fc 23FB0212 	 smlad r2,r3,r2,r1
 928              	
 929              	 .thumb
 930 0800 07F15003 	 add r3,r7,#80
 931 0804 1A60     	 str r2,[r3]
 932              	 .loc 2 1725 0 discriminator 1
 933 0806 07F15003 	 add r3,r7,#80
 934 080a 1B68     	 ldr r3,[r3]
 935              	.LBE58:
 936              	.LBE57:
 937              	 .loc 1 407 0 discriminator 1
 938 080c C7F86831 	 str r3,[r7,#360]
 408:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 409:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         } while (--k);
 939              	 .loc 1 409 0 discriminator 1
 940 0810 D7F86031 	 ldr r3,[r7,#352]
 941 0814 013B     	 subs r3,r3,#1
 942 0816 C7F86031 	 str r3,[r7,#352]
 943 081a D7F86031 	 ldr r3,[r7,#352]
 944 081e 002B     	 cmp r3,#0
 945 0820 7FF416AE 	 bne .L34
 410:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 411:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 412:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****          ** No loop unrolling is used. */
 413:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         k = srcBLen % 0x4u;
 946              	 .loc 1 413 0
 947 0824 3B46     	 mov r3,r7
 948 0826 1B68     	 ldr r3,[r3]
 949 0828 03F00303 	 and r3,r3,#3
 950 082c C7F86031 	 str r3,[r7,#352]
 414:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 415:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         while (k > 0u)
 951              	 .loc 1 415 0
 952 0830 4CE0     	 b .L35
 953              	.L36:
 416:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         {
 417:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read y[srcBLen - 5] sample */
 418:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           c0 = *(py--);
 954              	 .loc 1 418 0
 955 0832 D7F88431 	 ldr r3,[r7,#388]
 956 0836 5A1E     	 subs r2,r3,#1
 957 0838 C7F88421 	 str r2,[r7,#388]
 958 083c 1B78     	 ldrb r3,[r3]
 959 083e 87F82B31 	 strb r3,[r7,#299]
 419:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 420:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Read x[7] sample */
 421:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           x3 = *(px++);
 960              	 .loc 1 421 0
 961 0842 D7F88831 	 ldr r3,[r7,#392]
 962 0846 5A1C     	 adds r2,r3,#1
 963 0848 C7F88821 	 str r2,[r7,#392]
 964 084c 1B78     	 ldrb r3,[r3]
 965 084e 87F82931 	 strb r3,[r7,#297]
 422:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 423:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Perform the multiply-accumulates */
 424:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc0 +=  x[4] * y[srcBLen - 5] */
 425:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           acc0 += ((q31_t) x0 * c0);
 966              	 .loc 1 425 0
 967 0852 97F96731 	 ldrsb r3,[r7,#359]
 968 0856 97F92B21 	 ldrsb r2,[r7,#299]
 969 085a 02FB03F3 	 mul r3,r2,r3
 970 085e D7F87421 	 ldr r2,[r7,#372]
 971 0862 1344     	 add r3,r3,r2
 972 0864 C7F87431 	 str r3,[r7,#372]
 426:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc1 +=  x[5] * y[srcBLen - 5] */
 427:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           acc1 += ((q31_t) x1 * c0);
 973              	 .loc 1 427 0
 974 0868 97F96631 	 ldrsb r3,[r7,#358]
 975 086c 97F92B21 	 ldrsb r2,[r7,#299]
 976 0870 02FB03F3 	 mul r3,r2,r3
 977 0874 D7F87021 	 ldr r2,[r7,#368]
 978 0878 1344     	 add r3,r3,r2
 979 087a C7F87031 	 str r3,[r7,#368]
 428:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc2 +=  x[6] * y[srcBLen - 5] */
 429:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           acc2 += ((q31_t) x2 * c0);
 980              	 .loc 1 429 0
 981 087e 97F96531 	 ldrsb r3,[r7,#357]
 982 0882 97F92B21 	 ldrsb r2,[r7,#299]
 983 0886 02FB03F3 	 mul r3,r2,r3
 984 088a D7F86C21 	 ldr r2,[r7,#364]
 985 088e 1344     	 add r3,r3,r2
 986 0890 C7F86C31 	 str r3,[r7,#364]
 430:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* acc3 +=  x[7] * y[srcBLen - 5] */
 431:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           acc3 += ((q31_t) x3 * c0);
 987              	 .loc 1 431 0
 988 0894 97F92931 	 ldrsb r3,[r7,#297]
 989 0898 97F92B21 	 ldrsb r2,[r7,#299]
 990 089c 02FB03F3 	 mul r3,r2,r3
 991 08a0 D7F86821 	 ldr r2,[r7,#360]
 992 08a4 1344     	 add r3,r3,r2
 993 08a6 C7F86831 	 str r3,[r7,#360]
 432:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 433:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Reuse the present samples for the next MAC */
 434:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           x0 = x1;
 994              	 .loc 1 434 0
 995 08aa 97F86631 	 ldrb r3,[r7,#358]
 996 08ae 87F86731 	 strb r3,[r7,#359]
 435:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           x1 = x2;
 997              	 .loc 1 435 0
 998 08b2 97F86531 	 ldrb r3,[r7,#357]
 999 08b6 87F86631 	 strb r3,[r7,#358]
 436:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           x2 = x3;
 1000              	 .loc 1 436 0
 1001 08ba 97F82931 	 ldrb r3,[r7,#297]
 1002 08be 87F86531 	 strb r3,[r7,#357]
 437:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 438:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Decrement the loop counter */
 439:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           k--;
 1003              	 .loc 1 439 0
 1004 08c2 D7F86031 	 ldr r3,[r7,#352]
 1005 08c6 013B     	 subs r3,r3,#1
 1006 08c8 C7F86031 	 str r3,[r7,#352]
 1007              	.L35:
 415:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         {
 1008              	 .loc 1 415 0
 1009 08cc D7F86031 	 ldr r3,[r7,#352]
 1010 08d0 002B     	 cmp r3,#0
 1011 08d2 AED1     	 bne .L36
 440:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         }
 441:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 442:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Store the result in the accumulator in the destination buffer. */
 443:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         *pOut++ = (q7_t) (__SSAT(acc0 >> 7, 8));
 1012              	 .loc 1 443 0
 1013 08d4 D7F88C31 	 ldr r3,[r7,#396]
 1014 08d8 5A1C     	 adds r2,r3,#1
 1015 08da C7F88C21 	 str r2,[r7,#396]
 1016              	.LBB59:
 1017 08de D7F87421 	 ldr r2,[r7,#372]
 1018 08e2 D211     	 asrs r2,r2,#7
 1019 08e4 C7F82421 	 str r2,[r7,#292]
 1020 08e8 D7F82421 	 ldr r2,[r7,#292]
 1021              	
 1022 08ec 02F30702 	 ssat r2,#8,r2
 1023              	
 1024              	 .thumb
 1025 08f0 C7F82021 	 str r2,[r7,#288]
 1026 08f4 D7F82021 	 ldr r2,[r7,#288]
 1027              	.LBE59:
 1028 08f8 D2B2     	 uxtb r2,r2
 1029 08fa 1A70     	 strb r2,[r3]
 444:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         *pOut++ = (q7_t) (__SSAT(acc1 >> 7, 8));
 1030              	 .loc 1 444 0
 1031 08fc D7F88C31 	 ldr r3,[r7,#396]
 1032 0900 5A1C     	 adds r2,r3,#1
 1033 0902 C7F88C21 	 str r2,[r7,#396]
 1034              	.LBB60:
 1035 0906 D7F87021 	 ldr r2,[r7,#368]
 1036 090a D211     	 asrs r2,r2,#7
 1037 090c C7F81C21 	 str r2,[r7,#284]
 1038 0910 D7F81C21 	 ldr r2,[r7,#284]
 1039              	
 1040 0914 02F30702 	 ssat r2,#8,r2
 1041              	
 1042              	 .thumb
 1043 0918 C7F81821 	 str r2,[r7,#280]
 1044 091c D7F81821 	 ldr r2,[r7,#280]
 1045              	.LBE60:
 1046 0920 D2B2     	 uxtb r2,r2
 1047 0922 1A70     	 strb r2,[r3]
 445:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         *pOut++ = (q7_t) (__SSAT(acc2 >> 7, 8));
 1048              	 .loc 1 445 0
 1049 0924 D7F88C31 	 ldr r3,[r7,#396]
 1050 0928 5A1C     	 adds r2,r3,#1
 1051 092a C7F88C21 	 str r2,[r7,#396]
 1052              	.LBB61:
 1053 092e D7F86C21 	 ldr r2,[r7,#364]
 1054 0932 D211     	 asrs r2,r2,#7
 1055 0934 C7F81421 	 str r2,[r7,#276]
 1056 0938 D7F81421 	 ldr r2,[r7,#276]
 1057              	
 1058 093c 02F30702 	 ssat r2,#8,r2
 1059              	
 1060              	 .thumb
 1061 0940 C7F81021 	 str r2,[r7,#272]
 1062 0944 D7F81021 	 ldr r2,[r7,#272]
 1063              	.LBE61:
 1064 0948 D2B2     	 uxtb r2,r2
 1065 094a 1A70     	 strb r2,[r3]
 446:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         *pOut++ = (q7_t) (__SSAT(acc3 >> 7, 8));
 1066              	 .loc 1 446 0
 1067 094c D7F88C31 	 ldr r3,[r7,#396]
 1068 0950 5A1C     	 adds r2,r3,#1
 1069 0952 C7F88C21 	 str r2,[r7,#396]
 1070              	.LBB62:
 1071 0956 D7F86821 	 ldr r2,[r7,#360]
 1072 095a D211     	 asrs r2,r2,#7
 1073 095c C7F80C21 	 str r2,[r7,#268]
 1074 0960 D7F80C21 	 ldr r2,[r7,#268]
 1075              	
 1076 0964 02F30702 	 ssat r2,#8,r2
 1077              	
 1078              	 .thumb
 1079 0968 C7F80821 	 str r2,[r7,#264]
 1080 096c D7F80821 	 ldr r2,[r7,#264]
 1081              	.LBE62:
 1082 0970 D2B2     	 uxtb r2,r2
 1083 0972 1A70     	 strb r2,[r3]
 447:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 448:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Increment the pointer pIn1 index, count by 4 */
 449:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         count += 4u;
 1084              	 .loc 1 449 0
 1085 0974 D7F85C31 	 ldr r3,[r7,#348]
 1086 0978 0433     	 adds r3,r3,#4
 1087 097a C7F85C31 	 str r3,[r7,#348]
 450:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 451:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
 452:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         px = pIn1 + count;
 1088              	 .loc 1 452 0
 1089 097e D7F89421 	 ldr r2,[r7,#404]
 1090 0982 D7F85C31 	 ldr r3,[r7,#348]
 1091 0986 1344     	 add r3,r3,r2
 1092 0988 C7F88831 	 str r3,[r7,#392]
 453:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         py = pSrc2;
 1093              	 .loc 1 453 0
 1094 098c D7F87C31 	 ldr r3,[r7,#380]
 1095 0990 C7F88431 	 str r3,[r7,#388]
 454:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 455:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 456:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Decrement the loop counter */
 457:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         blkCnt--;
 1096              	 .loc 1 457 0
 1097 0994 D7F85831 	 ldr r3,[r7,#344]
 1098 0998 013B     	 subs r3,r3,#1
 1099 099a C7F85831 	 str r3,[r7,#344]
 1100              	.L25:
 283:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 1101              	 .loc 1 283 0
 1102 099e D7F85831 	 ldr r3,[r7,#344]
 1103 09a2 002B     	 cmp r3,#0
 1104 09a4 7FF42BAD 	 bne .L37
 458:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       }
 459:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 460:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 461:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****        ** No loop unrolling is used. */
 462:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       blkCnt = (uint32_t) blockSize2 % 0x4u;
 1105              	 .loc 1 462 0
 1106 09a8 D7F84031 	 ldr r3,[r7,#320]
 1107 09ac 03F00303 	 and r3,r3,#3
 1108 09b0 C7F85831 	 str r3,[r7,#344]
 463:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 464:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       while (blkCnt > 0u)
 1109              	 .loc 1 464 0
 1110 09b4 10E1     	 b .L38
 1111              	.L45:
 465:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 466:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Accumulator is made zero for every iteration */
 467:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         sum = 0;
 1112              	 .loc 1 467 0
 1113 09b6 0023     	 movs r3,#0
 1114 09b8 C7F87831 	 str r3,[r7,#376]
 468:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 469:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Apply loop unrolling and compute 4 MACs simultaneously. */
 470:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         k = srcBLen >> 2u;
 1115              	 .loc 1 470 0
 1116 09bc 3B46     	 mov r3,r7
 1117 09be 1B68     	 ldr r3,[r3]
 1118 09c0 9B08     	 lsrs r3,r3,#2
 1119 09c2 C7F86031 	 str r3,[r7,#352]
 471:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 472:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 473:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****          ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 474:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         while (k > 0u)
 1120              	 .loc 1 474 0
 1121 09c6 B4E0     	 b .L39
 1122              	.L42:
 475:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         {
 476:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 477:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Reading two inputs of SrcA buffer and packing */
 478:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) * px++;
 1123              	 .loc 1 478 0
 1124 09c8 D7F88831 	 ldr r3,[r7,#392]
 1125 09cc 5A1C     	 adds r2,r3,#1
 1126 09ce C7F88821 	 str r2,[r7,#392]
 1127 09d2 1B78     	 ldrb r3,[r3]
 1128 09d4 5BB2     	 sxtb r3,r3
 1129 09d6 A7F83E31 	 strh r3,[r7,#318]
 479:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) * px++;
 1130              	 .loc 1 479 0
 1131 09da D7F88831 	 ldr r3,[r7,#392]
 1132 09de 5A1C     	 adds r2,r3,#1
 1133 09e0 C7F88821 	 str r2,[r7,#392]
 1134 09e4 1B78     	 ldrb r3,[r3]
 1135 09e6 5BB2     	 sxtb r3,r3
 1136 09e8 A7F83C31 	 strh r3,[r7,#316]
 480:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1137              	 .loc 1 480 0
 1138 09ec B7F93E31 	 ldrsh r3,[r7,#318]
 1139 09f0 9AB2     	 uxth r2,r3
 1140 09f2 B7F93C31 	 ldrsh r3,[r7,#316]
 1141 09f6 1B04     	 lsls r3,r3,#16
 1142 09f8 1343     	 orrs r3,r3,r2
 1143 09fa C7F83831 	 str r3,[r7,#312]
 481:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 482:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Reading two inputs of SrcB buffer and packing */
 483:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) * py--;
 1144              	 .loc 1 483 0
 1145 09fe D7F88431 	 ldr r3,[r7,#388]
 1146 0a02 5A1E     	 subs r2,r3,#1
 1147 0a04 C7F88421 	 str r2,[r7,#388]
 1148 0a08 1B78     	 ldrb r3,[r3]
 1149 0a0a 5BB2     	 sxtb r3,r3
 1150 0a0c A7F83E31 	 strh r3,[r7,#318]
 484:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) * py--;
 1151              	 .loc 1 484 0
 1152 0a10 D7F88431 	 ldr r3,[r7,#388]
 1153 0a14 5A1E     	 subs r2,r3,#1
 1154 0a16 C7F88421 	 str r2,[r7,#388]
 1155 0a1a 1B78     	 ldrb r3,[r3]
 1156 0a1c 5BB2     	 sxtb r3,r3
 1157 0a1e A7F83C31 	 strh r3,[r7,#316]
 485:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1158              	 .loc 1 485 0
 1159 0a22 B7F93E31 	 ldrsh r3,[r7,#318]
 1160 0a26 9AB2     	 uxth r2,r3
 1161 0a28 B7F93C31 	 ldrsh r3,[r7,#316]
 1162 0a2c 1B04     	 lsls r3,r3,#16
 1163 0a2e 1343     	 orrs r3,r3,r2
 1164 0a30 C7F83431 	 str r3,[r7,#308]
 486:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 487:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Perform the multiply-accumulates */
 488:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           sum = __SMLAD(input1, input2, sum);
 1165              	 .loc 1 488 0
 1166 0a34 D7F83801 	 ldr r0,[r7,#312]
 1167 0a38 D7F83411 	 ldr r1,[r7,#308]
 1168 0a3c D7F87821 	 ldr r2,[r7,#376]
 1169 0a40 07F14C03 	 add r3,r7,#76
 1170 0a44 1860     	 str r0,[r3]
 1171 0a46 07F14803 	 add r3,r7,#72
 1172 0a4a 1960     	 str r1,[r3]
 1173 0a4c 07F14403 	 add r3,r7,#68
 1174 0a50 1A60     	 str r2,[r3]
 1175              	.LBB63:
 1176              	.LBB64:
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1177              	 .loc 2 1724 0
 1178 0a52 07F14C03 	 add r3,r7,#76
 1179 0a56 1B68     	 ldr r3,[r3]
 1180 0a58 07F14802 	 add r2,r7,#72
 1181 0a5c 1268     	 ldr r2,[r2]
 1182 0a5e 07F14401 	 add r1,r7,#68
 1183 0a62 0968     	 ldr r1,[r1]
 1184              	
 1185 0a64 23FB0212 	 smlad r2,r3,r2,r1
 1186              	
 1187              	 .thumb
 1188 0a68 07F14003 	 add r3,r7,#64
 1189 0a6c 1A60     	 str r2,[r3]
 1190              	 .loc 2 1725 0
 1191 0a6e 07F14003 	 add r3,r7,#64
 1192 0a72 1B68     	 ldr r3,[r3]
 1193              	.LBE64:
 1194              	.LBE63:
 1195              	 .loc 1 488 0
 1196 0a74 C7F87831 	 str r3,[r7,#376]
 489:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 490:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Reading two inputs of SrcA buffer and packing */
 491:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) * px++;
 1197              	 .loc 1 491 0
 1198 0a78 D7F88831 	 ldr r3,[r7,#392]
 1199 0a7c 5A1C     	 adds r2,r3,#1
 1200 0a7e C7F88821 	 str r2,[r7,#392]
 1201 0a82 1B78     	 ldrb r3,[r3]
 1202 0a84 5BB2     	 sxtb r3,r3
 1203 0a86 A7F83E31 	 strh r3,[r7,#318]
 492:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) * px++;
 1204              	 .loc 1 492 0
 1205 0a8a D7F88831 	 ldr r3,[r7,#392]
 1206 0a8e 5A1C     	 adds r2,r3,#1
 1207 0a90 C7F88821 	 str r2,[r7,#392]
 1208 0a94 1B78     	 ldrb r3,[r3]
 1209 0a96 5BB2     	 sxtb r3,r3
 1210 0a98 A7F83C31 	 strh r3,[r7,#316]
 493:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1211              	 .loc 1 493 0
 1212 0a9c B7F93E31 	 ldrsh r3,[r7,#318]
 1213 0aa0 9AB2     	 uxth r2,r3
 1214 0aa2 B7F93C31 	 ldrsh r3,[r7,#316]
 1215 0aa6 1B04     	 lsls r3,r3,#16
 1216 0aa8 1343     	 orrs r3,r3,r2
 1217 0aaa C7F83831 	 str r3,[r7,#312]
 494:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 495:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Reading two inputs of SrcB buffer and packing */
 496:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in1 = (q15_t) * py--;
 1218              	 .loc 1 496 0
 1219 0aae D7F88431 	 ldr r3,[r7,#388]
 1220 0ab2 5A1E     	 subs r2,r3,#1
 1221 0ab4 C7F88421 	 str r2,[r7,#388]
 1222 0ab8 1B78     	 ldrb r3,[r3]
 1223 0aba 5BB2     	 sxtb r3,r3
 1224 0abc A7F83E31 	 strh r3,[r7,#318]
 497:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           in2 = (q15_t) * py--;
 1225              	 .loc 1 497 0
 1226 0ac0 D7F88431 	 ldr r3,[r7,#388]
 1227 0ac4 5A1E     	 subs r2,r3,#1
 1228 0ac6 C7F88421 	 str r2,[r7,#388]
 1229 0aca 1B78     	 ldrb r3,[r3]
 1230 0acc 5BB2     	 sxtb r3,r3
 1231 0ace A7F83C31 	 strh r3,[r7,#316]
 498:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1232              	 .loc 1 498 0
 1233 0ad2 B7F93E31 	 ldrsh r3,[r7,#318]
 1234 0ad6 9AB2     	 uxth r2,r3
 1235 0ad8 B7F93C31 	 ldrsh r3,[r7,#316]
 1236 0adc 1B04     	 lsls r3,r3,#16
 1237 0ade 1343     	 orrs r3,r3,r2
 1238 0ae0 C7F83431 	 str r3,[r7,#308]
 499:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 500:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Perform the multiply-accumulates */
 501:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           sum = __SMLAD(input1, input2, sum);
 1239              	 .loc 1 501 0
 1240 0ae4 D7F83801 	 ldr r0,[r7,#312]
 1241 0ae8 D7F83411 	 ldr r1,[r7,#308]
 1242 0aec D7F87821 	 ldr r2,[r7,#376]
 1243 0af0 07F13C03 	 add r3,r7,#60
 1244 0af4 1860     	 str r0,[r3]
 1245 0af6 07F13803 	 add r3,r7,#56
 1246 0afa 1960     	 str r1,[r3]
 1247 0afc 07F13403 	 add r3,r7,#52
 1248 0b00 1A60     	 str r2,[r3]
 1249              	.LBB65:
 1250              	.LBB66:
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1251              	 .loc 2 1724 0
 1252 0b02 07F13C03 	 add r3,r7,#60
 1253 0b06 1B68     	 ldr r3,[r3]
 1254 0b08 07F13802 	 add r2,r7,#56
 1255 0b0c 1268     	 ldr r2,[r2]
 1256 0b0e 07F13401 	 add r1,r7,#52
 1257 0b12 0968     	 ldr r1,[r1]
 1258              	
 1259 0b14 23FB0212 	 smlad r2,r3,r2,r1
 1260              	
 1261              	 .thumb
 1262 0b18 07F13003 	 add r3,r7,#48
 1263 0b1c 1A60     	 str r2,[r3]
 1264              	 .loc 2 1725 0
 1265 0b1e 07F13003 	 add r3,r7,#48
 1266 0b22 1B68     	 ldr r3,[r3]
 1267              	.LBE66:
 1268              	.LBE65:
 1269              	 .loc 1 501 0
 1270 0b24 C7F87831 	 str r3,[r7,#376]
 502:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 503:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Decrement the loop counter */
 504:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           k--;
 1271              	 .loc 1 504 0
 1272 0b28 D7F86031 	 ldr r3,[r7,#352]
 1273 0b2c 013B     	 subs r3,r3,#1
 1274 0b2e C7F86031 	 str r3,[r7,#352]
 1275              	.L39:
 474:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         {
 1276              	 .loc 1 474 0
 1277 0b32 D7F86031 	 ldr r3,[r7,#352]
 1278 0b36 002B     	 cmp r3,#0
 1279 0b38 7FF446AF 	 bne .L42
 505:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         }
 506:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 507:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 508:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****          ** No loop unrolling is used. */
 509:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         k = srcBLen % 0x4u;
 1280              	 .loc 1 509 0
 1281 0b3c 3B46     	 mov r3,r7
 1282 0b3e 1B68     	 ldr r3,[r3]
 1283 0b40 03F00303 	 and r3,r3,#3
 1284 0b44 C7F86031 	 str r3,[r7,#352]
 510:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 511:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         while (k > 0u)
 1285              	 .loc 1 511 0
 1286 0b48 19E0     	 b .L43
 1287              	.L44:
 512:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         {
 513:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Perform the multiply-accumulates */
 514:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           sum += ((q31_t) * px++ * *py--);
 1288              	 .loc 1 514 0
 1289 0b4a D7F88831 	 ldr r3,[r7,#392]
 1290 0b4e 5A1C     	 adds r2,r3,#1
 1291 0b50 C7F88821 	 str r2,[r7,#392]
 1292 0b54 1B78     	 ldrb r3,[r3]
 1293 0b56 5AB2     	 sxtb r2,r3
 1294 0b58 D7F88431 	 ldr r3,[r7,#388]
 1295 0b5c 591E     	 subs r1,r3,#1
 1296 0b5e C7F88411 	 str r1,[r7,#388]
 1297 0b62 1B78     	 ldrb r3,[r3]
 1298 0b64 5BB2     	 sxtb r3,r3
 1299 0b66 03FB02F3 	 mul r3,r3,r2
 1300 0b6a D7F87821 	 ldr r2,[r7,#376]
 1301 0b6e 1344     	 add r3,r3,r2
 1302 0b70 C7F87831 	 str r3,[r7,#376]
 515:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 516:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Decrement the loop counter */
 517:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           k--;
 1303              	 .loc 1 517 0
 1304 0b74 D7F86031 	 ldr r3,[r7,#352]
 1305 0b78 013B     	 subs r3,r3,#1
 1306 0b7a C7F86031 	 str r3,[r7,#352]
 1307              	.L43:
 511:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         {
 1308              	 .loc 1 511 0
 1309 0b7e D7F86031 	 ldr r3,[r7,#352]
 1310 0b82 002B     	 cmp r3,#0
 1311 0b84 E1D1     	 bne .L44
 518:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         }
 519:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 520:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Store the result in the accumulator in the destination buffer. */
 521:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         *pOut++ = (q7_t) (__SSAT(sum >> 7, 8));
 1312              	 .loc 1 521 0
 1313 0b86 D7F88C31 	 ldr r3,[r7,#396]
 1314 0b8a 5A1C     	 adds r2,r3,#1
 1315 0b8c C7F88C21 	 str r2,[r7,#396]
 1316              	.LBB67:
 1317 0b90 D7F87821 	 ldr r2,[r7,#376]
 1318 0b94 D211     	 asrs r2,r2,#7
 1319 0b96 C7F80421 	 str r2,[r7,#260]
 1320 0b9a D7F80421 	 ldr r2,[r7,#260]
 1321              	
 1322 0b9e 02F30702 	 ssat r2,#8,r2
 1323              	
 1324              	 .thumb
 1325 0ba2 C7F80021 	 str r2,[r7,#256]
 1326 0ba6 D7F80021 	 ldr r2,[r7,#256]
 1327              	.LBE67:
 1328 0baa D2B2     	 uxtb r2,r2
 1329 0bac 1A70     	 strb r2,[r3]
 522:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 523:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Increment the pointer pIn1 index, count by 1 */
 524:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****  	    count++;
 1330              	 .loc 1 524 0
 1331 0bae D7F85C31 	 ldr r3,[r7,#348]
 1332 0bb2 0133     	 adds r3,r3,#1
 1333 0bb4 C7F85C31 	 str r3,[r7,#348]
 525:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 526:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
 527:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       	px = pIn1 + count;
 1334              	 .loc 1 527 0
 1335 0bb8 D7F89421 	 ldr r2,[r7,#404]
 1336 0bbc D7F85C31 	 ldr r3,[r7,#348]
 1337 0bc0 1344     	 add r3,r3,r2
 1338 0bc2 C7F88831 	 str r3,[r7,#392]
 528:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         py = pSrc2;
 1339              	 .loc 1 528 0
 1340 0bc6 D7F87C31 	 ldr r3,[r7,#380]
 1341 0bca C7F88431 	 str r3,[r7,#388]
 529:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 530:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Decrement the loop counter */
 531:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         blkCnt--;
 1342              	 .loc 1 531 0
 1343 0bce D7F85831 	 ldr r3,[r7,#344]
 1344 0bd2 013B     	 subs r3,r3,#1
 1345 0bd4 C7F85831 	 str r3,[r7,#344]
 1346              	.L38:
 464:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 1347              	 .loc 1 464 0
 1348 0bd8 D7F85831 	 ldr r3,[r7,#344]
 1349 0bdc 002B     	 cmp r3,#0
 1350 0bde 7FF4EAAE 	 bne .L45
 1351 0be2 57E0     	 b .L46
 1352              	.L24:
 532:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       }
 533:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     }
 534:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     else
 535:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     {
 536:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* If the srcBLen is not a multiple of 4,
 537:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****        * the blockSize2 loop cannot be unrolled by 4 */
 538:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       blkCnt = (uint32_t) blockSize2;
 1353              	 .loc 1 538 0
 1354 0be4 D7F84031 	 ldr r3,[r7,#320]
 1355 0be8 C7F85831 	 str r3,[r7,#344]
 539:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 540:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       while (blkCnt > 0u)
 1356              	 .loc 1 540 0
 1357 0bec 4EE0     	 b .L47
 1358              	.L50:
 541:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 542:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Accumulator is made zero for every iteration */
 543:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         sum = 0;
 1359              	 .loc 1 543 0
 1360 0bee 0023     	 movs r3,#0
 1361 0bf0 C7F87831 	 str r3,[r7,#376]
 544:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 545:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* srcBLen number of MACS should be performed */
 546:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         k = srcBLen;
 1362              	 .loc 1 546 0
 1363 0bf4 3B46     	 mov r3,r7
 1364 0bf6 1B68     	 ldr r3,[r3]
 1365 0bf8 C7F86031 	 str r3,[r7,#352]
 547:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 548:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         while (k > 0u)
 1366              	 .loc 1 548 0
 1367 0bfc 19E0     	 b .L48
 1368              	.L49:
 549:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         {
 550:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Perform the multiply-accumulate */
 551:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           sum += ((q31_t) * px++ * *py--);
 1369              	 .loc 1 551 0
 1370 0bfe D7F88831 	 ldr r3,[r7,#392]
 1371 0c02 5A1C     	 adds r2,r3,#1
 1372 0c04 C7F88821 	 str r2,[r7,#392]
 1373 0c08 1B78     	 ldrb r3,[r3]
 1374 0c0a 5AB2     	 sxtb r2,r3
 1375 0c0c D7F88431 	 ldr r3,[r7,#388]
 1376 0c10 591E     	 subs r1,r3,#1
 1377 0c12 C7F88411 	 str r1,[r7,#388]
 1378 0c16 1B78     	 ldrb r3,[r3]
 1379 0c18 5BB2     	 sxtb r3,r3
 1380 0c1a 03FB02F3 	 mul r3,r3,r2
 1381 0c1e D7F87821 	 ldr r2,[r7,#376]
 1382 0c22 1344     	 add r3,r3,r2
 1383 0c24 C7F87831 	 str r3,[r7,#376]
 552:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 553:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* Decrement the loop counter */
 554:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           k--;
 1384              	 .loc 1 554 0
 1385 0c28 D7F86031 	 ldr r3,[r7,#352]
 1386 0c2c 013B     	 subs r3,r3,#1
 1387 0c2e C7F86031 	 str r3,[r7,#352]
 1388              	.L48:
 548:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         {
 1389              	 .loc 1 548 0
 1390 0c32 D7F86031 	 ldr r3,[r7,#352]
 1391 0c36 002B     	 cmp r3,#0
 1392 0c38 E1D1     	 bne .L49
 555:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         }
 556:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 557:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Store the result in the accumulator in the destination buffer. */
 558:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         *pOut++ = (q7_t) (__SSAT(sum >> 7, 8));
 1393              	 .loc 1 558 0
 1394 0c3a D7F88C31 	 ldr r3,[r7,#396]
 1395 0c3e 5A1C     	 adds r2,r3,#1
 1396 0c40 C7F88C21 	 str r2,[r7,#396]
 1397              	.LBB68:
 1398 0c44 D7F87821 	 ldr r2,[r7,#376]
 1399 0c48 D211     	 asrs r2,r2,#7
 1400 0c4a C7F8FC20 	 str r2,[r7,#252]
 1401 0c4e D7F8FC20 	 ldr r2,[r7,#252]
 1402              	
 1403 0c52 02F30702 	 ssat r2,#8,r2
 1404              	
 1405              	 .thumb
 1406 0c56 C7F8F820 	 str r2,[r7,#248]
 1407 0c5a D7F8F820 	 ldr r2,[r7,#248]
 1408              	.LBE68:
 1409 0c5e D2B2     	 uxtb r2,r2
 1410 0c60 1A70     	 strb r2,[r3]
 559:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 560:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Increment the MAC count */
 561:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         count++;
 1411              	 .loc 1 561 0
 1412 0c62 D7F85C31 	 ldr r3,[r7,#348]
 1413 0c66 0133     	 adds r3,r3,#1
 1414 0c68 C7F85C31 	 str r3,[r7,#348]
 562:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 563:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
 564:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         px = pIn1 + count;
 1415              	 .loc 1 564 0
 1416 0c6c D7F89421 	 ldr r2,[r7,#404]
 1417 0c70 D7F85C31 	 ldr r3,[r7,#348]
 1418 0c74 1344     	 add r3,r3,r2
 1419 0c76 C7F88831 	 str r3,[r7,#392]
 565:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         py = pSrc2;
 1420              	 .loc 1 565 0
 1421 0c7a D7F87C31 	 ldr r3,[r7,#380]
 1422 0c7e C7F88431 	 str r3,[r7,#388]
 566:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 567:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Decrement the loop counter */
 568:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         blkCnt--;
 1423              	 .loc 1 568 0
 1424 0c82 D7F85831 	 ldr r3,[r7,#344]
 1425 0c86 013B     	 subs r3,r3,#1
 1426 0c88 C7F85831 	 str r3,[r7,#344]
 1427              	.L47:
 540:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 1428              	 .loc 1 540 0
 1429 0c8c D7F85831 	 ldr r3,[r7,#344]
 1430 0c90 002B     	 cmp r3,#0
 1431 0c92 ACD1     	 bne .L50
 1432              	.L46:
 569:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       }
 570:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     }
 571:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 572:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 573:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* --------------------------
 574:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * Initializations of stage3
 575:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * -------------------------*/
 576:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 577:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[src
 578:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[src
 579:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * ....
 580:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
 581:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * sum +=  x[srcALen-1] * y[srcBLen-1]
 582:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      */
 583:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 584:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* In this stage the MAC operations are decreased by 1 for every iteration.
 585:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****        The count variable holds the number of MAC operations performed */
 586:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     count = srcBLen - 1u;
 1433              	 .loc 1 586 0
 1434 0c94 3B46     	 mov r3,r7
 1435 0c96 1B68     	 ldr r3,[r3]
 1436 0c98 013B     	 subs r3,r3,#1
 1437 0c9a C7F85C31 	 str r3,[r7,#348]
 587:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 588:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* Working pointer of inputA */
 589:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     pSrc1 = (pIn1 + srcALen) - (srcBLen - 1u);
 1438              	 .loc 1 589 0
 1439 0c9e 07F10802 	 add r2,r7,#8
 1440 0ca2 3B46     	 mov r3,r7
 1441 0ca4 1268     	 ldr r2,[r2]
 1442 0ca6 1B68     	 ldr r3,[r3]
 1443 0ca8 D31A     	 subs r3,r2,r3
 1444 0caa 0133     	 adds r3,r3,#1
 1445 0cac D7F89421 	 ldr r2,[r7,#404]
 1446 0cb0 1344     	 add r3,r3,r2
 1447 0cb2 C7F88031 	 str r3,[r7,#384]
 590:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     px = pSrc1;
 1448              	 .loc 1 590 0
 1449 0cb6 D7F88031 	 ldr r3,[r7,#384]
 1450 0cba C7F88831 	 str r3,[r7,#392]
 591:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 592:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* Working pointer of inputB */
 593:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     pSrc2 = pIn2 + (srcBLen - 1u);
 1451              	 .loc 1 593 0
 1452 0cbe 3B46     	 mov r3,r7
 1453 0cc0 1B68     	 ldr r3,[r3]
 1454 0cc2 013B     	 subs r3,r3,#1
 1455 0cc4 D7F89021 	 ldr r2,[r7,#400]
 1456 0cc8 1344     	 add r3,r3,r2
 1457 0cca C7F87C31 	 str r3,[r7,#380]
 594:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     py = pSrc2;
 1458              	 .loc 1 594 0
 1459 0cce D7F87C31 	 ldr r3,[r7,#380]
 1460 0cd2 C7F88431 	 str r3,[r7,#388]
 595:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 596:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* -------------------
 597:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * Stage3 process
 598:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****      * ------------------*/
 599:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 600:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     while (blockSize3 > 0)
 1461              	 .loc 1 600 0
 1462 0cd6 12E1     	 b .L51
 1463              	.L58:
 601:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     {
 602:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Accumulator is made zero for every iteration */
 603:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       sum = 0;
 1464              	 .loc 1 603 0
 1465 0cd8 0023     	 movs r3,#0
 1466 0cda C7F87831 	 str r3,[r7,#376]
 604:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 605:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 606:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       k = count >> 2u;
 1467              	 .loc 1 606 0
 1468 0cde D7F85C31 	 ldr r3,[r7,#348]
 1469 0ce2 9B08     	 lsrs r3,r3,#2
 1470 0ce4 C7F86031 	 str r3,[r7,#352]
 607:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 608:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 609:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 610:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       while (k > 0u)
 1471              	 .loc 1 610 0
 1472 0ce8 B4E0     	 b .L52
 1473              	.L55:
 611:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 612:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Reading two inputs, x[srcALen - srcBLen + 1] and x[srcALen - srcBLen + 2] of SrcA buffer
 613:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * px++;
 1474              	 .loc 1 613 0
 1475 0cea D7F88831 	 ldr r3,[r7,#392]
 1476 0cee 5A1C     	 adds r2,r3,#1
 1477 0cf0 C7F88821 	 str r2,[r7,#392]
 1478 0cf4 1B78     	 ldrb r3,[r3]
 1479 0cf6 5BB2     	 sxtb r3,r3
 1480 0cf8 A7F83E31 	 strh r3,[r7,#318]
 614:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * px++;
 1481              	 .loc 1 614 0
 1482 0cfc D7F88831 	 ldr r3,[r7,#392]
 1483 0d00 5A1C     	 adds r2,r3,#1
 1484 0d02 C7F88821 	 str r2,[r7,#392]
 1485 0d06 1B78     	 ldrb r3,[r3]
 1486 0d08 5BB2     	 sxtb r3,r3
 1487 0d0a A7F83C31 	 strh r3,[r7,#316]
 615:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1488              	 .loc 1 615 0
 1489 0d0e B7F93E31 	 ldrsh r3,[r7,#318]
 1490 0d12 9AB2     	 uxth r2,r3
 1491 0d14 B7F93C31 	 ldrsh r3,[r7,#316]
 1492 0d18 1B04     	 lsls r3,r3,#16
 1493 0d1a 1343     	 orrs r3,r3,r2
 1494 0d1c C7F83831 	 str r3,[r7,#312]
 616:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 617:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Reading two inputs, y[srcBLen - 1] and y[srcBLen - 2] of SrcB buffer and packing */
 618:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * py--;
 1495              	 .loc 1 618 0
 1496 0d20 D7F88431 	 ldr r3,[r7,#388]
 1497 0d24 5A1E     	 subs r2,r3,#1
 1498 0d26 C7F88421 	 str r2,[r7,#388]
 1499 0d2a 1B78     	 ldrb r3,[r3]
 1500 0d2c 5BB2     	 sxtb r3,r3
 1501 0d2e A7F83E31 	 strh r3,[r7,#318]
 619:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * py--;
 1502              	 .loc 1 619 0
 1503 0d32 D7F88431 	 ldr r3,[r7,#388]
 1504 0d36 5A1E     	 subs r2,r3,#1
 1505 0d38 C7F88421 	 str r2,[r7,#388]
 1506 0d3c 1B78     	 ldrb r3,[r3]
 1507 0d3e 5BB2     	 sxtb r3,r3
 1508 0d40 A7F83C31 	 strh r3,[r7,#316]
 620:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1509              	 .loc 1 620 0
 1510 0d44 B7F93E31 	 ldrsh r3,[r7,#318]
 1511 0d48 9AB2     	 uxth r2,r3
 1512 0d4a B7F93C31 	 ldrsh r3,[r7,#316]
 1513 0d4e 1B04     	 lsls r3,r3,#16
 1514 0d50 1343     	 orrs r3,r3,r2
 1515 0d52 C7F83431 	 str r3,[r7,#308]
 621:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 622:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* sum += x[srcALen - srcBLen + 1] * y[srcBLen - 1] */
 623:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* sum += x[srcALen - srcBLen + 2] * y[srcBLen - 2] */
 624:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         sum = __SMLAD(input1, input2, sum);
 1516              	 .loc 1 624 0
 1517 0d56 D7F83801 	 ldr r0,[r7,#312]
 1518 0d5a D7F83411 	 ldr r1,[r7,#308]
 1519 0d5e D7F87821 	 ldr r2,[r7,#376]
 1520 0d62 07F12C03 	 add r3,r7,#44
 1521 0d66 1860     	 str r0,[r3]
 1522 0d68 07F12803 	 add r3,r7,#40
 1523 0d6c 1960     	 str r1,[r3]
 1524 0d6e 07F12403 	 add r3,r7,#36
 1525 0d72 1A60     	 str r2,[r3]
 1526              	.LBB69:
 1527              	.LBB70:
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1528              	 .loc 2 1724 0
 1529 0d74 07F12C03 	 add r3,r7,#44
 1530 0d78 1B68     	 ldr r3,[r3]
 1531 0d7a 07F12802 	 add r2,r7,#40
 1532 0d7e 1268     	 ldr r2,[r2]
 1533 0d80 07F12401 	 add r1,r7,#36
 1534 0d84 0968     	 ldr r1,[r1]
 1535              	
 1536 0d86 23FB0212 	 smlad r2,r3,r2,r1
 1537              	
 1538              	 .thumb
 1539 0d8a 07F12003 	 add r3,r7,#32
 1540 0d8e 1A60     	 str r2,[r3]
 1541              	 .loc 2 1725 0
 1542 0d90 07F12003 	 add r3,r7,#32
 1543 0d94 1B68     	 ldr r3,[r3]
 1544              	.LBE70:
 1545              	.LBE69:
 1546              	 .loc 1 624 0
 1547 0d96 C7F87831 	 str r3,[r7,#376]
 625:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 626:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Reading two inputs, x[srcALen - srcBLen + 3] and x[srcALen - srcBLen + 4] of SrcA buffer
 627:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * px++;
 1548              	 .loc 1 627 0
 1549 0d9a D7F88831 	 ldr r3,[r7,#392]
 1550 0d9e 5A1C     	 adds r2,r3,#1
 1551 0da0 C7F88821 	 str r2,[r7,#392]
 1552 0da4 1B78     	 ldrb r3,[r3]
 1553 0da6 5BB2     	 sxtb r3,r3
 1554 0da8 A7F83E31 	 strh r3,[r7,#318]
 628:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * px++;
 1555              	 .loc 1 628 0
 1556 0dac D7F88831 	 ldr r3,[r7,#392]
 1557 0db0 5A1C     	 adds r2,r3,#1
 1558 0db2 C7F88821 	 str r2,[r7,#392]
 1559 0db6 1B78     	 ldrb r3,[r3]
 1560 0db8 5BB2     	 sxtb r3,r3
 1561 0dba A7F83C31 	 strh r3,[r7,#316]
 629:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1562              	 .loc 1 629 0
 1563 0dbe B7F93E31 	 ldrsh r3,[r7,#318]
 1564 0dc2 9AB2     	 uxth r2,r3
 1565 0dc4 B7F93C31 	 ldrsh r3,[r7,#316]
 1566 0dc8 1B04     	 lsls r3,r3,#16
 1567 0dca 1343     	 orrs r3,r3,r2
 1568 0dcc C7F83831 	 str r3,[r7,#312]
 630:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 631:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Reading two inputs, y[srcBLen - 3] and y[srcBLen - 4] of SrcB buffer and packing */
 632:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in1 = (q15_t) * py--;
 1569              	 .loc 1 632 0
 1570 0dd0 D7F88431 	 ldr r3,[r7,#388]
 1571 0dd4 5A1E     	 subs r2,r3,#1
 1572 0dd6 C7F88421 	 str r2,[r7,#388]
 1573 0dda 1B78     	 ldrb r3,[r3]
 1574 0ddc 5BB2     	 sxtb r3,r3
 1575 0dde A7F83E31 	 strh r3,[r7,#318]
 633:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         in2 = (q15_t) * py--;
 1576              	 .loc 1 633 0
 1577 0de2 D7F88431 	 ldr r3,[r7,#388]
 1578 0de6 5A1E     	 subs r2,r3,#1
 1579 0de8 C7F88421 	 str r2,[r7,#388]
 1580 0dec 1B78     	 ldrb r3,[r3]
 1581 0dee 5BB2     	 sxtb r3,r3
 1582 0df0 A7F83C31 	 strh r3,[r7,#316]
 634:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1583              	 .loc 1 634 0
 1584 0df4 B7F93E31 	 ldrsh r3,[r7,#318]
 1585 0df8 9AB2     	 uxth r2,r3
 1586 0dfa B7F93C31 	 ldrsh r3,[r7,#316]
 1587 0dfe 1B04     	 lsls r3,r3,#16
 1588 0e00 1343     	 orrs r3,r3,r2
 1589 0e02 C7F83431 	 str r3,[r7,#308]
 635:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 636:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* sum += x[srcALen - srcBLen + 3] * y[srcBLen - 3] */
 637:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* sum += x[srcALen - srcBLen + 4] * y[srcBLen - 4] */
 638:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         sum = __SMLAD(input1, input2, sum);
 1590              	 .loc 1 638 0
 1591 0e06 D7F83801 	 ldr r0,[r7,#312]
 1592 0e0a D7F83411 	 ldr r1,[r7,#308]
 1593 0e0e D7F87821 	 ldr r2,[r7,#376]
 1594 0e12 07F11C03 	 add r3,r7,#28
 1595 0e16 1860     	 str r0,[r3]
 1596 0e18 07F11803 	 add r3,r7,#24
 1597 0e1c 1960     	 str r1,[r3]
 1598 0e1e 07F11403 	 add r3,r7,#20
 1599 0e22 1A60     	 str r2,[r3]
 1600              	.LBB71:
 1601              	.LBB72:
1724:F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1602              	 .loc 2 1724 0
 1603 0e24 07F11C03 	 add r3,r7,#28
 1604 0e28 1B68     	 ldr r3,[r3]
 1605 0e2a 07F11802 	 add r2,r7,#24
 1606 0e2e 1268     	 ldr r2,[r2]
 1607 0e30 07F11401 	 add r1,r7,#20
 1608 0e34 0968     	 ldr r1,[r1]
 1609              	
 1610 0e36 23FB0212 	 smlad r2,r3,r2,r1
 1611              	
 1612              	 .thumb
 1613 0e3a 07F11003 	 add r3,r7,#16
 1614 0e3e 1A60     	 str r2,[r3]
 1615              	 .loc 2 1725 0
 1616 0e40 07F11003 	 add r3,r7,#16
 1617 0e44 1B68     	 ldr r3,[r3]
 1618              	.LBE72:
 1619              	.LBE71:
 1620              	 .loc 1 638 0
 1621 0e46 C7F87831 	 str r3,[r7,#376]
 639:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 640:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Decrement the loop counter */
 641:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         k--;
 1622              	 .loc 1 641 0
 1623 0e4a D7F86031 	 ldr r3,[r7,#352]
 1624 0e4e 013B     	 subs r3,r3,#1
 1625 0e50 C7F86031 	 str r3,[r7,#352]
 1626              	.L52:
 610:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 1627              	 .loc 1 610 0
 1628 0e54 D7F86031 	 ldr r3,[r7,#352]
 1629 0e58 002B     	 cmp r3,#0
 1630 0e5a 7FF446AF 	 bne .L55
 642:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       }
 643:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 644:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* If the count is not a multiple of 4, compute any remaining MACs here.
 645:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****        ** No loop unrolling is used. */
 646:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       k = count % 0x4u;
 1631              	 .loc 1 646 0
 1632 0e5e D7F85C31 	 ldr r3,[r7,#348]
 1633 0e62 03F00303 	 and r3,r3,#3
 1634 0e66 C7F86031 	 str r3,[r7,#352]
 647:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 648:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       while (k > 0u)
 1635              	 .loc 1 648 0
 1636 0e6a 19E0     	 b .L56
 1637              	.L57:
 649:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 650:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Perform the multiply-accumulates */
 651:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* sum +=  x[srcALen-1] * y[srcBLen-1] */
 652:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         sum += ((q31_t) * px++ * *py--);
 1638              	 .loc 1 652 0
 1639 0e6c D7F88831 	 ldr r3,[r7,#392]
 1640 0e70 5A1C     	 adds r2,r3,#1
 1641 0e72 C7F88821 	 str r2,[r7,#392]
 1642 0e76 1B78     	 ldrb r3,[r3]
 1643 0e78 5AB2     	 sxtb r2,r3
 1644 0e7a D7F88431 	 ldr r3,[r7,#388]
 1645 0e7e 591E     	 subs r1,r3,#1
 1646 0e80 C7F88411 	 str r1,[r7,#388]
 1647 0e84 1B78     	 ldrb r3,[r3]
 1648 0e86 5BB2     	 sxtb r3,r3
 1649 0e88 03FB02F3 	 mul r3,r3,r2
 1650 0e8c D7F87821 	 ldr r2,[r7,#376]
 1651 0e90 1344     	 add r3,r3,r2
 1652 0e92 C7F87831 	 str r3,[r7,#376]
 653:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 654:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Decrement the loop counter */
 655:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         k--;
 1653              	 .loc 1 655 0
 1654 0e96 D7F86031 	 ldr r3,[r7,#352]
 1655 0e9a 013B     	 subs r3,r3,#1
 1656 0e9c C7F86031 	 str r3,[r7,#352]
 1657              	.L56:
 648:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 1658              	 .loc 1 648 0
 1659 0ea0 D7F86031 	 ldr r3,[r7,#352]
 1660 0ea4 002B     	 cmp r3,#0
 1661 0ea6 E1D1     	 bne .L57
 656:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       }
 657:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 658:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Store the result in the accumulator in the destination buffer. */
 659:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       *pOut++ = (q7_t) (__SSAT(sum >> 7, 8));
 1662              	 .loc 1 659 0
 1663 0ea8 D7F88C31 	 ldr r3,[r7,#396]
 1664 0eac 5A1C     	 adds r2,r3,#1
 1665 0eae C7F88C21 	 str r2,[r7,#396]
 1666              	.LBB73:
 1667 0eb2 D7F87821 	 ldr r2,[r7,#376]
 1668 0eb6 D211     	 asrs r2,r2,#7
 1669 0eb8 C7F8F420 	 str r2,[r7,#244]
 1670 0ebc D7F8F420 	 ldr r2,[r7,#244]
 1671              	
 1672 0ec0 02F30702 	 ssat r2,#8,r2
 1673              	
 1674              	 .thumb
 1675 0ec4 C7F8F020 	 str r2,[r7,#240]
 1676 0ec8 D7F8F020 	 ldr r2,[r7,#240]
 1677              	.LBE73:
 1678 0ecc D2B2     	 uxtb r2,r2
 1679 0ece 1A70     	 strb r2,[r3]
 660:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 661:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 662:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       px = ++pSrc1;
 1680              	 .loc 1 662 0
 1681 0ed0 D7F88031 	 ldr r3,[r7,#384]
 1682 0ed4 0133     	 adds r3,r3,#1
 1683 0ed6 C7F88031 	 str r3,[r7,#384]
 1684 0eda D7F88031 	 ldr r3,[r7,#384]
 1685 0ede C7F88831 	 str r3,[r7,#392]
 663:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       py = pSrc2;
 1686              	 .loc 1 663 0
 1687 0ee2 D7F87C31 	 ldr r3,[r7,#380]
 1688 0ee6 C7F88431 	 str r3,[r7,#388]
 664:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 665:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Decrement the MAC count */
 666:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       count--;
 1689              	 .loc 1 666 0
 1690 0eea D7F85C31 	 ldr r3,[r7,#348]
 1691 0eee 013B     	 subs r3,r3,#1
 1692 0ef0 C7F85C31 	 str r3,[r7,#348]
 667:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 668:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Decrement the loop counter */
 669:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       blockSize3--;
 1693              	 .loc 1 669 0
 1694 0ef4 D7F85031 	 ldr r3,[r7,#336]
 1695 0ef8 013B     	 subs r3,r3,#1
 1696 0efa C7F85031 	 str r3,[r7,#336]
 1697              	.L51:
 600:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     {
 1698              	 .loc 1 600 0
 1699 0efe D7F85031 	 ldr r3,[r7,#336]
 1700 0f02 002B     	 cmp r3,#0
 1701 0f04 3FF7E8AE 	 bgt .L58
 670:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 671:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     }
 672:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 673:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* set status as ARM_MATH_SUCCESS */
 674:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     status = ARM_MATH_SUCCESS;
 1702              	 .loc 1 674 0
 1703 0f08 0023     	 movs r3,#0
 1704 0f0a 87F84F31 	 strb r3,[r7,#335]
 1705              	.L3:
 675:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   }
 676:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 677:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   /* Return to application */
 678:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   return (status);
 1706              	 .loc 1 678 0
 1707 0f0e 97F84F31 	 ldrb r3,[r7,#335]
 1708 0f12 5BB2     	 sxtb r3,r3
 679:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 680:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** #else
 681:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 682:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   /* Run the below code for Cortex-M0 */
 683:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 684:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *pIn1 = pSrcA;                            /* inputA pointer */
 685:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q7_t *pIn2 = pSrcB;                            /* inputB pointer */
 686:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   q31_t sum;                                     /* Accumulator */
 687:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   uint32_t i, j;                                 /* loop counters */
 688:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   arm_status status;                             /* status of Partial convolution */
 689:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 690:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   /* Check for range of output samples to be calculated */
 691:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1u))))
 692:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   {
 693:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* Set status as ARM_ARGUMENT_ERROR */
 694:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 695:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   }
 696:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   else
 697:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   {
 698:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* Loop to calculate convolution for output length number of values */
 699:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     for (i = firstIndex; i <= (firstIndex + numPoints - 1); i++)
 700:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     {
 701:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Initialize sum with zero to carry on MAC operations */
 702:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       sum = 0;
 703:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 704:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Loop to perform MAC operations according to convolution equation */
 705:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       for (j = 0; j <= i; j++)
 706:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       {
 707:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         /* Check the array limitations */
 708:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         if (((i - j) < srcBLen) && (j < srcALen))
 709:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         {
 710:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           /* z[i] += x[i-j] * y[j] */
 711:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****           sum += ((q15_t) pIn1[j] * (pIn2[i - j]));
 712:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****         }
 713:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       }
 714:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 715:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       /* Store the output in the destination buffer */
 716:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****       pDst[i] = (q7_t) __SSAT((sum >> 7u), 8u);
 717:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     }
 718:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     /* set status as ARM_SUCCESS as there are no argument errors */
 719:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****     status = ARM_MATH_SUCCESS;
 720:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   }
 721:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c ****   return (status);
 722:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 723:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** #endif /*  #if defined (ARM_MATH_DSP) */
 724:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** 
 725:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_q7.c **** }
 1709              	 .loc 1 725 0
 1710 0f14 1846     	 mov r0,r3
 1711 0f16 07F5CC77 	 add r7,r7,#408
 1712              	.LCFI3:
 1713              	 .cfi_def_cfa_offset 8
 1714 0f1a BD46     	 mov sp,r7
 1715              	.LCFI4:
 1716              	 .cfi_def_cfa_register 13
 1717              	 
 1718 0f1c 90BC     	 pop {r4,r7}
 1719              	.LCFI5:
 1720              	 .cfi_restore 7
 1721              	 .cfi_restore 4
 1722              	 .cfi_def_cfa_offset 0
 1723 0f1e 7047     	 bx lr
 1724              	 .cfi_endproc
 1725              	.LFE135:
 1727              	 .text
 1728              	.Letext0:
 1729              	 .file 3 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 1730              	 .file 4 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 1731              	 .file 5 "F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Dave/Generated/CMSIS_DSP/arm_math.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_conv_partial_q7.c
    {standard input}:20     .text.arm_conv_partial_q7:00000000 $t
    {standard input}:25     .text.arm_conv_partial_q7:00000000 arm_conv_partial_q7
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
