# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_2.srcs/sources_1/calc/bd/mpram/mpram/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "D:/Xilinx/vivado2018/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_2.srcs/sources_1/calc/bd/mpram/mpram/ip/mpram_blk_mem_gen_0_0/sim/mpram_blk_mem_gen_0_0.v" \
"../../../../project_2.srcs/sources_1/calc/bd/mpram/mpram/ip/mpram_xbar_0/sim/mpram_xbar_0.v" \
"../../../../project_2.srcs/sources_1/calc/bd/mpram/mpram/ip/mpram_s00_data_fifo_0/sim/mpram_s00_data_fifo_0.v" \
"../../../../project_2.srcs/sources_1/calc/bd/mpram/mpram/ip/mpram_s01_data_fifo_0/sim/mpram_s01_data_fifo_0.v" \
"../../../../project_2.srcs/sources_1/calc/bd/mpram/mpram/sim/mpram.v" \

sv xil_defaultlib  --include "../../../../project_2.srcs/sources_1/calc/bd/mpram/mpram/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "D:/Xilinx/vivado2018/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_2.srcs/sources_1/calc/src/alu.sv" \
"../../../../project_2.srcs/sources_1/calc/src/calc.sv" \
"../../../../project_2.srcs/sources_1/calc/src/loader.sv" \
"../../../../project_2.srcs/sources_1/calc/src/router.sv" \
"../../../../project_2.srcs/sources_1/calc/src/sc_fifo.sv" \
"../../../../project_2.srcs/sources_1/calc/src/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
