<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>nqueens</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>10</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>4093141</Worst-caseLatency>
            <Best-caseRealTimeLatency>33.330 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>13.642 ms</Worst-caseRealTimeLatency>
            <Interval-min>11</Interval-min>
            <Interval-max>4093142</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_98_3>
                <Slack>2.43</Slack>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>255</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>0</min>
                        <max>12240</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>0</min>
                        <max>40795</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>11</min>
                        <max>48</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_98_3>
            <VITIS_LOOP_110_5>
                <Slack>2.43</Slack>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>31</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>0</min>
                        <max>1116</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>0</min>
                        <max>3719</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>5</min>
                        <max>36</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_110_5>
            <VITIS_LOOP_119_7>
                <Slack>2.43</Slack>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>31</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>0</min>
                        <max>4079197</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>0</min>
                        <max>13595963</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>3</min>
                        <max>131587</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_15_1>
                    <Slack>2.43</Slack>
                    <TripCount>
                        <range>
                            <min>0</min>
                            <max>255</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>0</min>
                            <max>131583</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>0</min>
                            <max>438566</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>3</min>
                            <max>516</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_15_1>
            </VITIS_LOOP_119_7>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>nqueens.cpp:53</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_98_3>
                    <Name>VITIS_LOOP_98_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>nqueens.cpp:98</SourceLocation>
                </VITIS_LOOP_98_3>
                <VITIS_LOOP_110_5>
                    <Name>VITIS_LOOP_110_5</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>nqueens.cpp:110</SourceLocation>
                </VITIS_LOOP_110_5>
                <VITIS_LOOP_119_7>
                    <Name>VITIS_LOOP_119_7</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>nqueens.cpp:119</SourceLocation>
                    <VITIS_LOOP_15_1>
                        <Name>VITIS_LOOP_15_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>nqueens.cpp:18~nqueens.cpp:122</SourceLocation>
                    </VITIS_LOOP_15_1>
                </VITIS_LOOP_119_7>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <FF>3546</FF>
            <LUT>5534</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>nqueens</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>nqueens</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>nqueens</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>nqueens</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>nqueens</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>nqueens</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>taskIn_TDATA</name>
            <Object>taskIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>taskIn_TVALID</name>
            <Object>taskIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>taskIn_TREADY</name>
            <Object>taskIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>taskOut_TDATA</name>
            <Object>taskOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>taskOut_TVALID</name>
            <Object>taskOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>taskOut_TREADY</name>
            <Object>taskOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>argOut_TDATA</name>
            <Object>argOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>argOut_TVALID</name>
            <Object>argOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>argOut_TREADY</name>
            <Object>argOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>closureIn_TDATA</name>
            <Object>closureIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>closureIn_TVALID</name>
            <Object>closureIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>closureIn_TREADY</name>
            <Object>closureIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mallocIn_TDATA</name>
            <Object>mallocIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mallocIn_TVALID</name>
            <Object>mallocIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mallocIn_TREADY</name>
            <Object>mallocIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>nqueens</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485</InstName>
                    <ModuleName>nqueens_Pipeline_VITIS_LOOP_84_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>485</ID>
                    <BindInstances>icmp_ln84_fu_116_p2 add_ln84_fu_122_p2 shl_ln85_fu_160_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495</InstName>
                    <ModuleName>nqueens_Pipeline_VITIS_LOOP_94_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>495</ID>
                    <BindInstances>icmp_ln94_fu_127_p2 add_ln94_fu_133_p2 lshr_ln95_fu_195_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505</InstName>
                    <ModuleName>nqueens_Pipeline_VITIS_LOOP_102_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>505</ID>
                    <BindInstances>icmp_ln102_fu_132_p2 add_ln102_fu_138_p2 shl_ln103_fu_187_p2 shl_ln103_2_fu_204_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516</InstName>
                    <ModuleName>nqueens_Pipeline_VITIS_LOOP_113_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>516</ID>
                    <BindInstances>icmp_ln113_fu_89_p2 add_ln113_fu_95_p2 add_ln114_fu_106_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524</InstName>
                    <ModuleName>nqueens_Pipeline_VITIS_LOOP_18_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>524</ID>
                    <BindInstances>icmp_ln18_fu_139_p2 add_ln20_fu_149_p2 icmp_ln21_fu_163_p2 add_ln18_fu_168_p2 sub_ln21_fu_177_p2 sub_ln21_1_fu_186_p2 icmp_ln21_1_fu_191_p2 add_ln21_fu_197_p2 icmp_ln21_2_fu_202_p2 or_ln21_fu_208_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537</InstName>
                    <ModuleName>nqueens_Pipeline_VITIS_LOOP_142_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>537</ID>
                    <BindInstances>icmp_ln142_fu_145_p2 add_ln142_fu_151_p2 arg_ret_addr_fu_187_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>spawn_U bs_U l_bs_U l_a_U icmp_ln72_fu_617_p2 icmp_ln84_fu_643_p2 add_ln105_fu_654_p2 icmp_ln98_fu_676_p2 add_ln98_fu_681_p2 add_ln105_1_fu_692_p2 shl_ln105_fu_731_p2 shl_ln105_2_fu_748_p2 i_4_fu_764_p2 icmp_ln110_fu_782_p2 i_7_fu_787_p2 add_ln116_fu_806_p2 arg_j_fu_816_p2 icmp_ln119_fu_846_p2 add_ln119_fu_851_p2 icmp_ln18_fu_937_p2 add_ln18_fu_942_p2 add_ln17_fu_952_p2 icmp_ln18_1_fu_962_p2 cond_fu_967_p2 add_ln15_fu_973_p2 spawn_count_1_fu_987_p2 icmp_ln126_fu_873_p2 add_ln137_fu_879_p2 shl_ln137_fu_1004_p2 shl_ln137_2_fu_1021_p2 add_ln137_1_fu_1037_p2 shl_ln137_3_fu_1063_p2 shl_ln137_5_fu_1080_p2 add_ln137_2_fu_1095_p2 shl_ln137_6_fu_1121_p2 add_ln137_3_fu_1137_p2 shl_ln137_7_fu_1159_p2 add_ln137_4_fu_1175_p2 shl_ln137_8_fu_1197_p2 add_ln157_fu_919_p2 shl_ln157_fu_1226_p2 add_ln75_fu_623_p2 shl_ln75_fu_1245_p2 shl_ln75_2_fu_1262_p2 control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>nqueens_Pipeline_VITIS_LOOP_84_1</Name>
            <Loops>
                <VITIS_LOOP_84_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>135</Average-caseLatency>
                    <Worst-caseLatency>263</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.450 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.877 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 256</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_84_1>
                        <Name>VITIS_LOOP_84_1</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>255</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 261</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.870 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_84_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>nqueens.cpp:84</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_84_1>
                            <Name>VITIS_LOOP_84_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>nqueens.cpp:84</SourceLocation>
                        </VITIS_LOOP_84_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>100</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>243</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_fu_116_p2" SOURCE="nqueens.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_122_p2" SOURCE="nqueens.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_84_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln85_fu_160_p2" SOURCE="nqueens.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln85" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nqueens_Pipeline_VITIS_LOOP_94_2</Name>
            <Loops>
                <VITIS_LOOP_94_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>138</Average-caseLatency>
                    <Worst-caseLatency>266</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.887 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 256</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_94_2>
                        <Name>VITIS_LOOP_94_2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>255</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 264</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.880 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_94_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>nqueens.cpp:94</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_94_2>
                            <Name>VITIS_LOOP_94_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>nqueens.cpp:94</SourceLocation>
                        </VITIS_LOOP_94_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>287</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>459</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_94_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_fu_127_p2" SOURCE="nqueens.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_133_p2" SOURCE="nqueens.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_94_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln95_fu_195_p2" SOURCE="nqueens.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln95" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nqueens_Pipeline_VITIS_LOOP_102_4</Name>
            <Loops>
                <VITIS_LOOP_102_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>39</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_102_4>
                        <Name>VITIS_LOOP_102_4</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 37</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.123 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_102_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>nqueens.cpp:102</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_102_4>
                            <Name>VITIS_LOOP_102_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>nqueens.cpp:102</SourceLocation>
                        </VITIS_LOOP_102_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>156</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>422</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln102_fu_132_p2" SOURCE="nqueens.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_138_p2" SOURCE="nqueens.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_102_4" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln103_fu_187_p2" SOURCE="nqueens.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_102_4" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln103_2_fu_204_p2" SOURCE="nqueens.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln103_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nqueens_Pipeline_VITIS_LOOP_113_6</Name>
            <Loops>
                <VITIS_LOOP_113_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_113_6>
                        <Name>VITIS_LOOP_113_6</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 31</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.103 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_113_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>nqueens.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_113_6>
                            <Name>VITIS_LOOP_113_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>nqueens.cpp:113</SourceLocation>
                        </VITIS_LOOP_113_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>80</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_113_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln113_fu_89_p2" SOURCE="nqueens.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_95_p2" SOURCE="nqueens.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_106_p2" SOURCE="nqueens.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nqueens_Pipeline_VITIS_LOOP_18_2</Name>
            <Loops>
                <VITIS_LOOP_18_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.258</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.860 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.706 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 510</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_2>
                        <Name>VITIS_LOOP_18_2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>254</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 510</Latency>
                        <AbsoluteTimeLatency>6.666 ns ~ 1.700 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_18_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>nqueens.cpp:18~nqueens.cpp:122</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_18_2>
                            <Name>VITIS_LOOP_18_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>nqueens.cpp:18~nqueens.cpp:122</SourceLocation>
                        </VITIS_LOOP_18_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>48</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>254</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln18_fu_139_p2" SOURCE="nqueens.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_149_p2" SOURCE="nqueens.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_163_p2" SOURCE="nqueens.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_168_p2" SOURCE="nqueens.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_177_p2" SOURCE="nqueens.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_1_fu_186_p2" SOURCE="nqueens.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln21_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_1_fu_191_p2" SOURCE="nqueens.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_197_p2" SOURCE="nqueens.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_2_fu_202_p2" SOURCE="nqueens.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln21_fu_208_p2" SOURCE="nqueens.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln21" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nqueens_Pipeline_VITIS_LOOP_142_8</Name>
            <Loops>
                <VITIS_LOOP_142_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.847</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.113 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_142_8>
                        <Name>VITIS_LOOP_142_8</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 32</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.107 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_142_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>nqueens.cpp:142</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_142_8>
                            <Name>VITIS_LOOP_142_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>nqueens.cpp:142</SourceLocation>
                        </VITIS_LOOP_142_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>148</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_142_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_fu_145_p2" SOURCE="nqueens.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_151_p2" SOURCE="nqueens.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_8" OPTYPE="add" PRAGMA="" RTLNAME="arg_ret_addr_fu_187_p2" SOURCE="nqueens.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="arg_ret_addr" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nqueens</Name>
            <Loops>
                <VITIS_LOOP_98_3/>
                <VITIS_LOOP_110_5/>
                <VITIS_LOOP_119_7>
                    <VITIS_LOOP_15_1/>
                </VITIS_LOOP_119_7>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>4093141</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.330 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.642 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11 ~ 4093142</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_98_3>
                        <Name>VITIS_LOOP_98_3</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>255</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 12240</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.796 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>11</min>
                                <max>48</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>11 ~ 48</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505</Instance>
                        </InstanceList>
                    </VITIS_LOOP_98_3>
                    <VITIS_LOOP_110_5>
                        <Name>VITIS_LOOP_110_5</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1116</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 3.720 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>36</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 36</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516</Instance>
                        </InstanceList>
                    </VITIS_LOOP_110_5>
                    <VITIS_LOOP_119_7>
                        <Name>VITIS_LOOP_119_7</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 4079197</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 13.596 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>3</min>
                                <max>131587</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>3 ~ 131587</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_15_1>
                            <Name>VITIS_LOOP_15_1</Name>
                            <Slack>2.43</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>255</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 131583</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 0.439 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>3</min>
                                    <max>516</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>3 ~ 516</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524</Instance>
                            </InstanceList>
                        </VITIS_LOOP_15_1>
                    </VITIS_LOOP_119_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>nqueens.cpp:53</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_98_3>
                            <Name>VITIS_LOOP_98_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>nqueens.cpp:98</SourceLocation>
                        </VITIS_LOOP_98_3>
                        <VITIS_LOOP_110_5>
                            <Name>VITIS_LOOP_110_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>nqueens.cpp:110</SourceLocation>
                        </VITIS_LOOP_110_5>
                        <VITIS_LOOP_119_7>
                            <Name>VITIS_LOOP_119_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>nqueens.cpp:119</SourceLocation>
                            <VITIS_LOOP_15_1>
                                <Name>VITIS_LOOP_15_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>nqueens.cpp:18~nqueens.cpp:122</SourceLocation>
                            </VITIS_LOOP_15_1>
                        </VITIS_LOOP_119_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>3546</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5534</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="spawn_U" SOURCE="nqueens.cpp:88" STORAGESIZE="1 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="spawn" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bs_U" SOURCE="nqueens.cpp:89" STORAGESIZE="64 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bs" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="l_bs_U" SOURCE="nqueens.cpp:90" STORAGESIZE="8 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="l_bs" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="l_a_U" SOURCE="nqueens.cpp:93" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="l_a" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln72_fu_617_p2" SOURCE="nqueens.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_fu_643_p2" SOURCE="nqueens.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_654_p2" SOURCE="nqueens.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_98_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln98_fu_676_p2" SOURCE="nqueens.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_681_p2" SOURCE="nqueens.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_692_p2" SOURCE="nqueens.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_98_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln105_fu_731_p2" SOURCE="nqueens.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_98_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln105_2_fu_748_p2" SOURCE="nqueens.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln105_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_764_p2" SOURCE="nqueens.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_110_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_fu_782_p2" SOURCE="nqueens.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_5" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_787_p2" SOURCE="nqueens.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="i_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_806_p2" SOURCE="nqueens.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="arg_j_fu_816_p2" SOURCE="nqueens.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="arg_j" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_119_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_fu_846_p2" SOURCE="nqueens.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_851_p2" SOURCE="nqueens.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln18_fu_937_p2" SOURCE="nqueens.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_942_p2" SOURCE="nqueens.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_952_p2" SOURCE="nqueens.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln18_1_fu_962_p2" SOURCE="nqueens.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="seteq" PRAGMA="" RTLNAME="cond_fu_967_p2" SOURCE="nqueens.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_973_p2" SOURCE="nqueens.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_7" OPTYPE="add" PRAGMA="" RTLNAME="spawn_count_1_fu_987_p2" SOURCE="nqueens.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="spawn_count_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln126_fu_873_p2" SOURCE="nqueens.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_879_p2" SOURCE="nqueens.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln137_fu_1004_p2" SOURCE="nqueens.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln137_2_fu_1021_p2" SOURCE="nqueens.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln137_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_1_fu_1037_p2" SOURCE="nqueens.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln137_3_fu_1063_p2" SOURCE="nqueens.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln137_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln137_5_fu_1080_p2" SOURCE="nqueens.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln137_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_2_fu_1095_p2" SOURCE="nqueens.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln137_6_fu_1121_p2" SOURCE="nqueens.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln137_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_3_fu_1137_p2" SOURCE="nqueens.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln137_7_fu_1159_p2" SOURCE="nqueens.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln137_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_4_fu_1175_p2" SOURCE="nqueens.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln137_8_fu_1197_p2" SOURCE="nqueens.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln137_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_919_p2" SOURCE="nqueens.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln157_fu_1226_p2" SOURCE="nqueens.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_623_p2" SOURCE="nqueens.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln75_fu_1245_p2" SOURCE="nqueens.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln75_2_fu_1262_p2" SOURCE="nqueens.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln75_2" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="taskIn" index="0" direction="in" srcType="stream&lt;nqueens_args, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="taskIn" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="taskOut" index="1" direction="out" srcType="stream&lt;nqueens_args, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="taskOut" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="argOut" index="2" direction="out" srcType="stream&lt;unsigned long, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="argOut" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="closureIn" index="3" direction="in" srcType="stream&lt;unsigned long, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="closureIn" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mallocIn" index="4" direction="in" srcType="stream&lt;unsigned long, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="mallocIn" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mem" index="5" direction="inout" srcType="void*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="mem_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mem_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="mem_1" access="W" description="Data signal of mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="mem" access="W" description="Bit 31 to 0 of mem"/>
                    </fields>
                </register>
                <register offset="0x14" name="mem_2" access="W" description="Data signal of mem" range="32">
                    <fields>
                        <field offset="0" width="32" name="mem" access="W" description="Bit 63 to 32 of mem"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="mem"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem:taskIn:taskOut:argOut:closureIn:mallocIn</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="mem"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="64" argName="mem"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="taskIn" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="256" portPrefix="taskIn_">
            <ports>
                <port>taskIn_TDATA</port>
                <port>taskIn_TREADY</port>
                <port>taskIn_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="taskIn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="taskOut" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="256" portPrefix="taskOut_">
            <ports>
                <port>taskOut_TDATA</port>
                <port>taskOut_TREADY</port>
                <port>taskOut_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="taskOut"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="argOut" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="64" portPrefix="argOut_">
            <ports>
                <port>argOut_TDATA</port>
                <port>argOut_TREADY</port>
                <port>argOut_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="argOut"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="closureIn" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="64" portPrefix="closureIn_">
            <ports>
                <port>closureIn_TDATA</port>
                <port>closureIn_TREADY</port>
                <port>closureIn_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="closureIn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mallocIn" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="64" portPrefix="mallocIn_">
            <ports>
                <port>mallocIn_TDATA</port>
                <port>mallocIn_TREADY</port>
                <port>mallocIn_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="mallocIn"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 8 -&gt; 64, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">mem_1, 0x10, 32, W, Data signal of mem</column>
                    <column name="s_axi_control">mem_2, 0x14, 32, W, Data signal of mem</column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="argOut">out, both, 64, 1, 1</column>
                    <column name="closureIn">in, both, 64, 1, 1</column>
                    <column name="mallocIn">in, both, 64, 1, 1</column>
                    <column name="taskIn">in, both, 256, 1, 1</column>
                    <column name="taskOut">out, both, 256, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="taskIn">in, stream&lt;nqueens_args 0&gt;&amp;</column>
                    <column name="taskOut">out, stream&lt;nqueens_args 0&gt;&amp;</column>
                    <column name="argOut">out, stream&lt;unsigned long 0&gt;&amp;</column>
                    <column name="closureIn">in, stream&lt;unsigned long 0&gt;&amp;</column>
                    <column name="mallocIn">in, stream&lt;unsigned long 0&gt;&amp;</column>
                    <column name="mem">inout, void*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="taskIn">taskIn, interface, , </column>
                    <column name="taskOut">taskOut, interface, , </column>
                    <column name="argOut">argOut, interface, , </column>
                    <column name="closureIn">closureIn, interface, , </column>
                    <column name="mallocIn">mallocIn, interface, , </column>
                    <column name="mem">m_axi_gmem, interface, , channel=0</column>
                    <column name="mem">s_axi_control, register, offset, name=mem_1 offset=0x10 range=32</column>
                    <column name="mem">s_axi_control, register, offset, name=mem_2 offset=0x14 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_gmem">write, 3, 64</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">mem, nqueens.cpp:85:75, write, Widen Fail, , VITIS_LOOP_84_1, nqueens.cpp:84:20, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">mem, nqueens.cpp:85:75, write, Inferred, variable, VITIS_LOOP_84_1, nqueens.cpp:84:20, , </column>
                    <column name="m_axi_gmem">mem, nqueens.cpp:95:14, read, Widen Fail, , VITIS_LOOP_94_2, nqueens.cpp:94:20, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">mem, nqueens.cpp:95:14, read, Inferred, variable, VITIS_LOOP_94_2, nqueens.cpp:94:20, , </column>
                    <column name="m_axi_gmem">mem, nqueens.cpp:103:71, write, Widen Fail, , VITIS_LOOP_102_4, nqueens.cpp:102:23, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">mem, nqueens.cpp:103:71, write, Fail, , VITIS_LOOP_98_3, nqueens.cpp:98:20, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">mem, nqueens.cpp:103:71, write, Inferred, variable, VITIS_LOOP_102_4, nqueens.cpp:102:23, , </column>
                    <column name="m_axi_gmem">mem, nqueens.cpp:105:69, write, Fail, , VITIS_LOOP_98_3, nqueens.cpp:98:20, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">mem, nqueens.cpp:137:55, write, Widen Fail, , , , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">mem, nqueens.cpp:137:55, write, Widen Fail, , , , 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">mem, nqueens.cpp:137:55, write, Inferred, 3, , , , </column>
                    <column name="m_axi_gmem">mem, nqueens.cpp:137:55, write, Inferred, 4, , , , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="nqueens.cpp:31" status="valid" parentFunction="cont" variable="" isDirective="0" options="mode = axis port = taskIn"/>
        <Pragma type="interface" location="nqueens.cpp:32" status="valid" parentFunction="cont" variable="" isDirective="0" options="mode = axis port = argOut"/>
        <Pragma type="interface" location="nqueens.cpp:33" status="valid" parentFunction="cont" variable="" isDirective="0" options="mode = m_axi port = mem"/>
        <Pragma type="interface" location="nqueens.cpp:58" status="valid" parentFunction="nqueens" variable="" isDirective="0" options="mode = axis port = taskIn"/>
        <Pragma type="interface" location="nqueens.cpp:59" status="valid" parentFunction="nqueens" variable="" isDirective="0" options="mode = axis port = taskOut"/>
        <Pragma type="interface" location="nqueens.cpp:60" status="valid" parentFunction="nqueens" variable="" isDirective="0" options="mode = axis port = argOut"/>
        <Pragma type="interface" location="nqueens.cpp:61" status="valid" parentFunction="nqueens" variable="" isDirective="0" options="mode = axis port = closureIn"/>
        <Pragma type="interface" location="nqueens.cpp:62" status="valid" parentFunction="nqueens" variable="" isDirective="0" options="mode = axis port = mallocIn"/>
        <Pragma type="interface" location="nqueens.cpp:63" status="valid" parentFunction="nqueens" variable="" isDirective="0" options="mode = m_axi port = mem"/>
    </PragmaReport>
</profile>

