INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/ece385/lab2/8bitprocessor/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/ece385/lab2/8bitprocessor/HexDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/ece385/lab2/8bitprocessor/Reg_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/ece385/lab2/8bitprocessor/Register_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/ece385/lab2/8bitprocessor/Router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/ece385/lab2/8bitprocessor/Synchronizers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/ece385/lab2/8bitprocessor/compute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/ece385/lab2/8bitprocessor/Processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wht20/Desktop/ece385/lab2/8_bit_processor/8_bit_processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
