# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 70
attribute \top 1
attribute \src "dut.sv:44.1-84.10"
attribute \dynports 1
module \macc2
  parameter \SIZEIN 16
  parameter \SIZEOUT 40
  attribute \src "dut.sv:45.8-45.11"
  wire input 1 \clk
  attribute \src "dut.sv:46.8-46.10"
  wire input 2 \ce
  attribute \src "dut.sv:47.8-47.11"
  wire input 3 \rst
  attribute \src "dut.sv:48.28-48.29"
  wire width 16 input 4 signed \a
  attribute \src "dut.sv:48.31-48.32"
  wire width 16 input 5 signed \b
  attribute \src "dut.sv:49.30-49.39"
  wire width 40 output 6 signed \accum_out
  attribute \src "dut.sv:50.9-50.17"
  wire output 7 \overflow
  attribute \src "dut.sv:53.25-53.34"
  attribute \reg 1
  attribute \init 16'0000000000000000
  wire width 16 signed \a_reg
  attribute \src "dut.sv:53.36-53.45"
  attribute \reg 1
  attribute \init 16'0000000000000000
  wire width 16 signed \b_reg
  attribute \src "dut.sv:53.47-53.57"
  attribute \reg 1
  attribute \init 16'0000000000000000
  wire width 16 signed \a_reg2
  attribute \src "dut.sv:53.59-53.69"
  attribute \reg 1
  attribute \init 16'0000000000000000
  wire width 16 signed \b_reg2
  attribute \src "dut.sv:54.27-54.39"
  attribute \reg 1
  attribute \init 0
  wire width 32 signed \mult_reg
  attribute \src "dut.sv:55.24-55.37"
  attribute \reg 1
  attribute \init 41'00000000000000000000000000000000000000000
  wire width 41 signed \adder_out
  attribute \src "dut.sv:56.5-56.21"
  attribute \reg 1
  attribute \init 1'0
  wire \overflow_reg
  wire width 41 $auto$expression.cpp:2055:import_operation$40
  attribute \unused_bits "40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 signed $auto$rtlil.cc:3474:Mux$36
  wire width 32 $auto$expression.cpp:2127:import_operation$38
  wire $auto$rtlil.cc:3397:Ge$32
  cell $ge $ge$dut.sv:79$31
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 41
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \adder_out
    connect \B 64'0000000000000000000000001000000000000000000000000000000000000000
    connect \Y $auto$rtlil.cc:3397:Ge$32
  end
  cell $or $or$dut.sv:79$33
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3397:Ge$32
    connect \B \overflow_reg
    connect \Y \overflow
  end
  cell $mux $mux$dut.sv:82$35
    parameter \WIDTH 64
    connect \A { \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out }
    connect \B 64'0000000000000000000000000111111111111111111111111111111111111111
    connect \S \overflow
    connect \Y { $auto$rtlil.cc:3474:Mux$36 [63:40] \accum_out }
  end
  cell $mul $mul$dut.sv:64$39
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 16
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \a_reg2
    connect \B \b_reg2
    connect \Y $auto$expression.cpp:2127:import_operation$38
  end
  cell $add $add$dut.sv:66$41
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 41
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 41
    connect \A \adder_out
    connect \B \mult_reg
    connect \Y $auto$expression.cpp:2055:import_operation$40
  end
  attribute \src "dut.sv:57.1-78.4"
  attribute \always_ff 1
  cell $sdff $auto$ff.cc:337:slice$63
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \SRST \rst
    connect \D \overflow
    connect \Q \overflow_reg
  end
  attribute \src "dut.sv:57.1-78.4"
  attribute \always_ff 1
  cell $sdff $auto$ff.cc:337:slice$64
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk
    connect \SRST \rst
    connect \D \a
    connect \Q \a_reg
  end
  attribute \src "dut.sv:57.1-78.4"
  attribute \always_ff 1
  cell $sdff $auto$ff.cc:337:slice$65
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk
    connect \SRST \rst
    connect \D \b
    connect \Q \b_reg
  end
  attribute \src "dut.sv:57.1-78.4"
  attribute \always_ff 1
  cell $sdff $auto$ff.cc:337:slice$66
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk
    connect \SRST \rst
    connect \D \a_reg
    connect \Q \a_reg2
  end
  attribute \src "dut.sv:57.1-78.4"
  attribute \always_ff 1
  cell $sdff $auto$ff.cc:337:slice$67
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk
    connect \SRST \rst
    connect \D \b_reg
    connect \Q \b_reg2
  end
  attribute \src "dut.sv:57.1-78.4"
  attribute \always_ff 1
  cell $sdff $auto$ff.cc:337:slice$68
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \SRST \rst
    connect \D $auto$expression.cpp:2127:import_operation$38
    connect \Q \mult_reg
  end
  attribute \src "dut.sv:57.1-78.4"
  attribute \always_ff 1
  cell $sdff $auto$ff.cc:337:slice$69
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 41'00000000000000000000000000000000000000000
    parameter \WIDTH 41
    connect \CLK \clk
    connect \SRST \rst
    connect \D $auto$expression.cpp:2055:import_operation$40
    connect \Q \adder_out
  end
  connect $auto$rtlil.cc:3474:Mux$36 [39:0] \accum_out
end
