// Seed: 2737949941
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout uwire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_3 == id_3;
  assign id_2 = id_1;
  logic id_4 = id_3 < -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd86
) (
    input  supply1 _id_0,
    output supply0 id_1
);
  wor [-1 'b0 ==  id_0 : id_0] id_3 = id_3#(
      .id_3(1),
      .id_3(1)
  ) && 'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign id_1 = id_0;
endmodule
